Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 07:57:38 PDT 2021
Options: -files ../Genus_inputs/Script_Adders_mmmc.tcl -log log_Adders_mmmc.log 
Date:    Tue Oct 24 01:36:28 2023
Host:    ip-172-31-46-123.us-east-2.compute.internal (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*1physical cpu*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB) (32778796KB)
PID:     7368
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (12 seconds elapsed).

#@ Processing -files option
@genus 1> source ../Genus_inputs/Script_Adders_mmmc.tcl
#@ Begin verbose source ../Genus_inputs/Script_Adders_mmmc.tcl
@file(Script_Adders_mmmc.tcl) 7: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
@file(Script_Adders_mmmc.tcl) 12: puts "Hostname : [info hostname]"
Hostname : ip-172-31-46-123.us-east-2.compute.internal
@file(Script_Adders_mmmc.tcl) 17: set DESIGN risc_v_top
@file(Script_Adders_mmmc.tcl) 18: set Timing_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/
@file(Script_Adders_mmmc.tcl) 19: set LEF_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ 
@file(Script_Adders_mmmc.tcl) 24: set LEF_List {gsclib045_tech.lef gsclib045_macro.lef gsclib045_multibitsDFF.lef}
@file(Script_Adders_mmmc.tcl) 26: set GEN_EFF medium
@file(Script_Adders_mmmc.tcl) 27: set MAP_OPT_EFF high
@file(Script_Adders_mmmc.tcl) 28: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(Script_Adders_mmmc.tcl) 30: set RELEASE [lindex [get_db program_version] end]
@file(Script_Adders_mmmc.tcl) 32: set _OUTPUTS_PATH outputs_${DATE}
@file(Script_Adders_mmmc.tcl) 33: set _NETLIST_PATH Netlist
@file(Script_Adders_mmmc.tcl) 34: set _REPORTS_PATH reports_${DATE}
@file(Script_Adders_mmmc.tcl) 35: set _LOG_PATH logs_${DATE}
@file(Script_Adders_mmmc.tcl) 39: set RTL_LIST {Counter_02_Limit_ovf.v risc_v_top.v multiplexor_param.v ffd_param_pc_risk.v adder.v branch_prediction.v instr_memory.v ffd_param_clear_n.v imm_gen.v register_file.v jump_detection_unit.v control_unit.v hazard_detection_unit.v ALU_control.v double_multiplexor_param.v ALU.v forward_unit.v master_memory_map.v data_memory.v uart_IP.v branch_control_unit.v uart_full_duplex.v UART_Rx.v uart_tx.v uart_tx_fsm.v ffd_param_clear.v Delayer.v Bit_Rate_Pulse.v ffd_param.v parallel2serial.v Shift_Register_R_Param.v FSM_UART_Rx.v Counter_Param.v}
@file(Script_Adders_mmmc.tcl) 40: set QRC_TECH_FILE {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch}
@file(Script_Adders_mmmc.tcl) 44: set_db init_lib_search_path "$Timing_Libs_Path $LEF_Libs_Path"
  Setting attribute of root '/': 'init_lib_search_path' = /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/
@file(Script_Adders_mmmc.tcl) 45: set_db / .script_search_path {../Genus_inputs} 
  Setting attribute of root '/': 'script_search_path' = ../Genus_inputs
@file(Script_Adders_mmmc.tcl) 46: set_db / .init_hdl_search_path {../../src} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../../src
@file(Script_Adders_mmmc.tcl) 47: set_db qos_report_power true
  Setting attribute of root '/': 'qos_report_power' = true
@file(Script_Adders_mmmc.tcl) 57: set_db / .information_level 11 
  Setting attribute of root '/': 'information_level' = 11
@file(Script_Adders_mmmc.tcl) 59: set_db hdl_track_filename_row_col true 
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(Script_Adders_mmmc.tcl) 61: set_db lp_power_unit mW 
  Setting attribute of root '/': 'lp_power_unit' = mW
@file(Script_Adders_mmmc.tcl) 75: read_mmmc ../Genus_inputs/mmmc_Adders.tcl
Sourcing '../Genus_inputs/mmmc_Adders.tcl' (Tue Oct 24 01:36:41 UTC 2023)...
#@ Begin verbose source ../Genus_inputs/mmmc_Adders.tcl
@file(mmmc_Adders.tcl) 8: create_library_set -name LS_slow -timing { 
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib  \ 
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib }
@file(mmmc_Adders.tcl) 12: create_library_set -name LS_fast -timing {
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib \
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib }
@file(mmmc_Adders.tcl) 19: create_opcond -name OP_Adders_slow	-process 1 -voltage 0.9  -temperature 125
@file(mmmc_Adders.tcl) 20: create_opcond -name OP_Adders_fast	-process 1 -voltage 1.32 -temperature 0
@file(mmmc_Adders.tcl) 24: create_timing_condition -name TC_Adders_slow    -opcond OP_Adders_slow  -library_sets { LS_slow }
@file(mmmc_Adders.tcl) 25: create_timing_condition -name TC_Adders_fast    -opcond OP_Adders_fast  -library_sets { LS_fast }
@file(mmmc_Adders.tcl) 40: create_delay_corner -name DC_Adders_slow -early_timing_condition TC_Adders_slow \
                    -late_timing_condition TC_Adders_slow 
@file(mmmc_Adders.tcl) 48: create_delay_corner -name DC_Adders_fast -early_timing_condition TC_Adders_fast \
                    -late_timing_condition TC_Adders_fast
@file(mmmc_Adders.tcl) 56: create_constraint_mode -name CM_Adders_slow -sdc_files { \
   ../Genus_inputs/constraints_Adders_slow_sdc.tcl
}
            Reading file '/users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/../Genus_inputs/constraints_Adders_slow_sdc.tcl'
@file(mmmc_Adders.tcl) 60: create_constraint_mode -name CM_Adders_fast -sdc_files { \
   ../Genus_inputs/constraints_Adders_fast_sdc.tcl
}
            Reading file '/users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/../Genus_inputs/constraints_Adders_fast_sdc.tcl'
@file(mmmc_Adders.tcl) 69: create_analysis_view -name view_Adders_slow -constraint_mode CM_Adders_slow -delay_corner  DC_Adders_slow
@file(mmmc_Adders.tcl) 70: create_analysis_view -name view_Adders_fast -constraint_mode CM_Adders_fast -delay_corner  DC_Adders_fast
@file(mmmc_Adders.tcl) 74: set_analysis_view -setup { view_Adders_slow view_Adders_fast }

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib, Line 67517)

Reading library /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.libInfo    : Appending library. [LBR-3]
        : Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
        : Appending libraries will overwrite some of the characteristics of the library.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3574)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3578)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3684)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3688)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4486)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4490)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4596)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4600)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6358)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6362)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6366)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6370)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6476)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6480)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6484)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6488)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 8262)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 8266)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 8270)

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 49
  Appending library. [LBR-3]: 1
  *******************************************
 
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib'
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_multibitsDFF.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:TC_Adders_slow'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
#@ End verbose source ../Genus_inputs/mmmc_Adders.tcl
@file(Script_Adders_mmmc.tcl) 77: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF read_mmmc command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF read_mmmc command
@file(Script_Adders_mmmc.tcl) 78: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: 1> resume

Resuming...@file(Script_Adders_mmmc.tcl) 84: read_physical -lef $LEF_List
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHLDX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHLDX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOLX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOLX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISONLX1_OFF cannot be found in library.
@file(Script_Adders_mmmc.tcl) 86: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF read_physical command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF read_physical command
@file(Script_Adders_mmmc.tcl) 87: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: 0> resume

Resuming...@file(Script_Adders_mmmc.tcl) 96: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF read_qrc command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF read_qrc command
@file(Script_Adders_mmmc.tcl) 97: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -1> resume

Resuming...@file(Script_Adders_mmmc.tcl) 105: set_db tns_opto true 
  Setting attribute of root '/': 'tns_opto' = true
@file(Script_Adders_mmmc.tcl) 110: read_hdl -v2001 $RTL_LIST
Warning : Cannot open file. [VLOGPT-650]
        : File 'Counter_02_Limit_ovf.v'.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
            Reading Verilog file '../../src/risc_v_top.v'
            Reading Verilog file '../../src/multiplexor_param.v'
            Reading Verilog file '../../src/ffd_param_pc_risk.v'
            Reading Verilog file '../../src/adder.v'
            Reading Verilog file '../../src/branch_prediction.v'
reg [BRANCH_NO-1:0] BHT = {BRANCH_NO{1'b0}};
                                           |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '../../src/branch_prediction.v' on line 26, column 44.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
            Reading Verilog file '../../src/instr_memory.v'
initial begin
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../../src/instr_memory.v' on line 21, column 7.
            Reading Verilog file '../../src/ffd_param_clear_n.v'
            Reading Verilog file '../../src/imm_gen.v'
            Reading Verilog file '../../src/register_file.v'
initial begin
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../../src/register_file.v' on line 51, column 7.
            Reading Verilog file '../../src/jump_detection_unit.v'
            Reading Verilog file '../../src/control_unit.v'
            Reading Verilog file '../../src/hazard_detection_unit.v'
            Reading Verilog file '../../src/ALU_control.v'
            Reading Verilog file '../../src/double_multiplexor_param.v'
            Reading Verilog file '../../src/ALU.v'
            Reading Verilog file '../../src/forward_unit.v'
            Reading Verilog file '../../src/master_memory_map.v'
            Reading Verilog file '../../src/data_memory.v'
initial begin
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../../src/data_memory.v' on line 52, column 7.
            Reading Verilog file '../../src/uart_IP.v'
            Reading Verilog file '../../src/branch_control_unit.v'
            Reading Verilog file '../../src/uart_full_duplex.v'
            Reading Verilog file '../../src/UART_Rx.v'
            Reading Verilog file '../../src/uart_tx.v'
            Reading Verilog file '../../src/uart_tx_fsm.v'
            Reading Verilog file '../../src/ffd_param_clear.v'
            Reading Verilog file '../../src/Delayer.v'
            Reading Verilog file '../../src/Bit_Rate_Pulse.v'
            Reading Verilog file '../../src/ffd_param.v'
            Reading Verilog file '../../src/parallel2serial.v'
            Reading Verilog file '../../src/Shift_Register_R_Param.v'
            Reading Verilog file '../../src/FSM_UART_Rx.v'
            Reading Verilog file '../../src/Counter_Param.v'
@file(Script_Adders_mmmc.tcl) 111: elaborate $DESIGN
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'risc_v_top' from file '../../src/risc_v_top.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'multiplexor_param_LENGTH32' from file '../../src/multiplexor_param.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ffd_param_pc_risk_LENGTH32_RST_VAL32h00400000' from file '../../src/ffd_param_pc_risk.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adder_LENGTH32' from file '../../src/adder.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 15 in the file '../../src/adder.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 15 in the file '../../src/adder.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'branch_prediction_DATA_WIDTH32_BRANCH_NO8' from file '../../src/branch_prediction.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'BHB' in module 'branch_prediction_DATA_WIDTH32_BRANCH_NO8' in file '../../src/branch_prediction.v' on line 25.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 46.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 71.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 70.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 69.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 71.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 70.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 69.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 45 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 45 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=2 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=2 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=2 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=2 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 69 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 69 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instr_memory_DATA_WIDTH32_ADDR_WIDTH10' from file '../../src/instr_memory.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rom_memory' in module 'instr_memory_DATA_WIDTH32_ADDR_WIDTH10' in file '../../src/instr_memory.v' on line 17.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 18 in the file '../../src/instr_memory.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 18 in the file '../../src/instr_memory.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ffd_param_clear_n_LENGTH1' from file '../../src/ffd_param_clear_n.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [1] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 23.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [1] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 25.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'multiplexor_param_LENGTH64' from file '../../src/multiplexor_param.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ffd_param_clear_n_LENGTH64' from file '../../src/ffd_param_clear_n.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [64] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 23.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [64] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 25.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'imm_gen' from file '../../src/imm_gen.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_file' from file '../../src/register_file.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'registers' in module 'register_file' in file '../../src/register_file.v' on line 22.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 31 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 31 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=2 Z=1) at line 31 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=2 Z=1) at line 31 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=2 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=2 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'reg_t2' of instance 'reg_file' of module 'register_file' inside module 'risc_v_top' in file '../../src/risc_v_top.v' on line 179.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'reg_t3' of instance 'reg_file' of module 'register_file' inside module 'risc_v_top' in file '../../src/risc_v_top.v' on line 179.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'reg_t6' of instance 'reg_file' of module 'register_file' inside module 'risc_v_top' in file '../../src/risc_v_top.v' on line 179.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'jump_detection_unit' from file '../../src/jump_detection_unit.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'control_unit' from file '../../src/control_unit.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 53.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 67.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 81.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 95.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 109.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 123.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 139.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 153.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 168.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 182.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 196.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 210.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'control_unit' in file '../../src/control_unit.v' on line 58.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'control_unit' in file '../../src/control_unit.v' on line 131.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'hazard_detection_unit' from file '../../src/hazard_detection_unit.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'multiplexor_param_LENGTH14' from file '../../src/multiplexor_param.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ffd_param_clear_n_LENGTH193' from file '../../src/ffd_param_clear_n.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [193] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 23.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [193] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 25.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ffd_param_clear_n_LENGTH14' from file '../../src/ffd_param_clear_n.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [14] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 23.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [14] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 25.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALU_control' from file '../../src/ALU_control.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ALU_control' in file '../../src/ALU_control.v' on line 46.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ALU_control' in file '../../src/ALU_control.v' on line 77.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'ALU_control' in file '../../src/ALU_control.v' on line 49.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'ALU_control' in file '../../src/ALU_control.v' on line 46.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'ALU_control' in file '../../src/ALU_control.v' on line 77.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'double_multiplexor_param_LENGTH32' from file '../../src/double_multiplexor_param.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALU_LENGTH32' from file '../../src/ALU.v'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 46 in the file '../../src/ALU.v' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:GB/decoder/b2' is invalid for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'forward_unit' from file '../../src/forward_unit.v'.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'master_memory_map_DATA_WIDTH32_ADDR_WIDTH7' in file '../../src/master_memory_map.v' on line 51.
Info    : Unused module input port. [CDFG-500]
        : Input port 're' is not used in module 'master_memory_map_DATA_WIDTH32_ADDR_WIDTH7' in file '../../src/master_memory_map.v' on line 11.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'master_memory_map_DATA_WIDTH32_ADDR_WIDTH7' in file '../../src/master_memory_map.v' on line 11.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ram' in module 'data_memory_DATA_WIDTH32_ADDR_WIDTH9' in file '../../src/data_memory.v' on line 49.
Info    : Unused module input port. [CDFG-500]
        : Input port 're' is not used in module 'data_memory_DATA_WIDTH32_ADDR_WIDTH9' in file '../../src/data_memory.v' on line 11.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'uart_val' in module 'uart_IP_DATA_WIDTH32' in file '../../src/uart_IP.v' on line 33.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'FSM_UART_Rx' in file '../../src/FSM_UART_Rx.v' on line 61.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'uart_tx_fsm' in file '../../src/uart_tx_fsm.v' on line 58.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'uart_tx_fsm' in file '../../src/uart_tx_fsm.v' on line 112.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'uart_tx_fsm' in file '../../src/uart_tx_fsm.v' on line 112.
    Renamed blackbox module 'Counter_02Limit_ovf' of instance 'bit_counter' to 'Counter_02Limit_ovf_N4_Limit10' to include generic names. This is different from LEC behavior which does not include generic names for blackbox modules.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'bit_counter' in file '../../src/uart_tx.v' on line 76.
        : Check the kind of module a black box is. If it is a lib_cell or a macro, check why the corresponding .lib was not read in. This could be either due to a missing or faulty file or due to an incomplete init_lib_search_path attribute value making restricting access to the missing file. If it is a module of your design, verify whether the path to this module is a part of the files you read or else check that the init_hdl_search_path attribute is not missing some paths.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'Q' of instance 'bit_counter' of module 'Counter_02Limit_ovf_N4_Limit10' inside module 'uart_tx_baud_rate5210' in file '../../src/uart_tx.v' on line 76.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'end_half_time' of instance 'baudrate_counter' of module 'Bit_Rate_Pulse_delay_counts5210' inside module 'uart_tx_baud_rate5210' in file '../../src/uart_tx.v' on line 91.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'risc_v_top'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'Counter_02Limit_ovf_N4_Limit10'.
        : Run check_design to get all unresolved instance. To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: risc_v_top, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: risc_v_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Script_Adders_mmmc.tcl) 114: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(Script_Adders_mmmc.tcl) 115: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:36:35 (Oct24) |  142.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:21) |  00:00:12(00:00:21) | 100.0(100.0) |    1:36:56 (Oct24) |  322.9 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_Adders_mmmc.tcl) 117: check_design


 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        1
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)               39
Assigns                                     34
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                   7492
Multidriven hierarchical Pin(s)             11
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                       100
Constant hierarchical Pin(s)              1566
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        78
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@file(Script_Adders_mmmc.tcl) 119: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF check_design COMMAND & REVIEW RTL SCHEMATIC"
REVIEW LOG FILE FOR EXECUTION RESULTS OF check_design COMMAND & REVIEW RTL SCHEMATIC
@file(Script_Adders_mmmc.tcl) 120: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -2> resume

Resuming...@file(Script_Adders_mmmc.tcl) 123: init_design

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib, Line 67517)

Reading library /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.libInfo    : Appending library. [LBR-3]
        : Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3574)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3578)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3684)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3688)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4486)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4490)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4596)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4600)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6358)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6362)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6366)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6370)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6476)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6480)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6484)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6488)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 8262)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 8266)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 8270)

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 49
  Appending library. [LBR-3]: 1
  *******************************************
 
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib'
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast_vdd1v2_multibitsDFF.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'Counter_02Limit_ovf_N4_Limit10'.
Warning : Inconsistency detected among the units specified in the timing libraries being used. [LBR-714]
        : Libraries with inconsistent time/capacitance units were loaded.
        : Default system time/capacitance unit will be used.
Started checking and loading power intent for design risc_v_top...
==================================================================
No power intent for design 'risc_v_top'.
Completed checking and loading power intent for design risc_v_top (runtime 0.00s).
==================================================================================
#
# Reading SDC ../Genus_inputs/constraints_Adders_slow_sdc.tcl for view:view_Adders_slow (constraint_mode:CM_Adders_slow)
#
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'design' named 'Adders' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '6' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl': current_design Adders.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '65' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl'  cannot find any ports named 'X'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin|port_bus' named '' could not be found.
Warning : Suppressed remaining 'SDC-208' warnings. [SDC-236]
        : The line '65' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl' had total 6 failures.
        : Use the attribute 'collapse_sdc_msg' to control printing of warning 'SDC-208'.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '65' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl': set_input_delay -clock [get_clocks $EXTCLK] -add_delay 200 -name I_DELAY  [get_ports {X Y A B cin nrst}].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '71' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl'  cannot find any ports named 'SUM'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin|port_bus' named '' could not be found.
Warning : Suppressed remaining 'SDC-208' warnings. [SDC-236]
        : The line '71' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl' had total 2 failures.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '71' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl': set_output_delay -clock [get_clocks $EXTCLK] -add_delay 200 -name O_DELAY [get_ports {SUM sum_struct}].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '80' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl'  cannot find any ports named 'X'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port' named '' could not be found.
Warning : Suppressed remaining 'SDC-208' warnings. [SDC-236]
        : The line '80' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl' had total 6 failures.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '80' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl': set_driving_cell -lib_cell BUFX2 [get_ports {X Y A B cin nrst}].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '94' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl'  cannot find any ports named 'SUM'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|port_bus|hnet' named '' could not be found.
Warning : Suppressed remaining 'SDC-208' warnings. [SDC-236]
        : The line '94' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl' had total 2 failures.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '94' of the SDC file '../Genus_inputs/constraints_Adders_slow_sdc.tcl': set_load 5 -pin_load [get_ports {SUM sum_struct}].
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  1.00)
 "current_design"           - successful      2 , failed      1 (runtime  0.00)
 "get_clocks"               - successful      8 , failed      0 (runtime  0.00)
 "get_ports"                - successful      0 , failed      4 (runtime  0.00)
 "set_clock_latency"        - successful      4 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      0 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful      0 , failed      1 (runtime  0.00)
 "set_load"                 - successful      0 , failed      1 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      0 , failed      1 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 9
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC ../Genus_inputs/constraints_Adders_fast_sdc.tcl for view:view_Adders_fast (constraint_mode:CM_Adders_fast)
#
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The 'set_input_delay' command on line '65' in the SDC file '../Genus_inputs/constraints_Adders_fast_sdc.tcl' is not supported on ports which have a clock already defined 'port:risc_v_top/clk_50Mhz'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      3 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      8 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      4 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(Script_Adders_mmmc.tcl) 124: time_info init_design
stamp 'init_design' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:36:35 (Oct24) |  142.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:21) |  00:00:12(00:00:21) |  80.0( 80.8) |    1:36:56 (Oct24) |  322.9 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:26) |  00:00:03(00:00:05) |  20.0( 19.2) |    1:37:01 (Oct24) |  342.2 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_Adders_mmmc.tcl) 126: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF init_design command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF init_design command
@file(Script_Adders_mmmc.tcl) 127: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -3> resume

Resuming...@file(Script_Adders_mmmc.tcl) 131: check_design


 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        1
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)               39
Assigns                                     34
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                   7492
Multidriven hierarchical Pin(s)             11
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                       100
Constant hierarchical Pin(s)              1566
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        78
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@file(Script_Adders_mmmc.tcl) 133: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF check_design command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF check_design command
@file(Script_Adders_mmmc.tcl) 134: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -4> resume

Resuming...@file(Script_Adders_mmmc.tcl) 147: puts "$::dc::sdc_failed_commands > failed.sdc"
 > failed.sdc
@file(Script_Adders_mmmc.tcl) 149: puts "CHECK FOR NO-APPLIED CONSTRAINTS"
CHECK FOR NO-APPLIED CONSTRAINTS
@file(Script_Adders_mmmc.tcl) 150: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -5> resume

Resuming...@file(Script_Adders_mmmc.tcl) 153: check_timing_intent -verbose
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:risc_v_top/view_Adders_fast'.
        : Worst paths will be shown in this view.
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 24 2023  01:37:22 am
  Module:                 risc_v_top
  Library domain:         TC_Adders_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_Adders_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:risc_v_top/clk_50Mhz
hnet:risc_v_top/rst_n
hnet:risc_v_top/uart_IP_module/UART_full_duplex/tx_uart/clear_bit_counter
hnet:risc_v_top/uart_IP_module/UART_full_duplex/tx_uart/shift_register_enable
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       4
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          4
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:risc_v_top/view_Adders_slow'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 24 2023  01:37:22 am
  Module:                 risc_v_top
  Library domain:         TC_Adders_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_Adders_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:risc_v_top/clk_50Mhz
hnet:risc_v_top/rst_n
hnet:risc_v_top/uart_IP_module/UART_full_duplex/tx_uart/clear_bit_counter
hnet:risc_v_top/uart_IP_module/UART_full_duplex/tx_uart/shift_register_enable
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays in mode            
'view_Adders_slow'.  As a result the timing paths leading from the ports have   
no timing constraints derived from clock waveforms.  The'external_delay'        
command is used to create new external delays.                                  

port:risc_v_top/rst_n
port:risc_v_top/rx
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays in mode           
'view_Adders_slow'.  As a result the timing paths leading to the ports have no  
timing constraints derived from clock waveforms.  The'external_delay' command   
is used to create new external delays.                                          

port:risc_v_top/tx
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:risc_v_top/rst_n
port:risc_v_top/rx
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:risc_v_top/tx
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       4
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           2
 Outputs without clocked external delays                          1
 Inputs without external driver/transition                        2
 Outputs without external load                                    1
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         10

@file(Script_Adders_mmmc.tcl) 155: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF check_timing_intent command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF check_timing_intent command
@file(Script_Adders_mmmc.tcl) 156: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -6> resume

Resuming...@file(Script_Adders_mmmc.tcl) 158: report clocks
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 24 2023  01:37:46 am
  Module:                 risc_v_top
  Library domain:         TC_Adders_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_Adders_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

                   Clock                             Clock                  No of   
      Mode         Name    Period   Rise    Fall     Domain    Pin/Port   Registers 
------------------------------------------------------------------------------------
view_Adders_slow  My_CLK    2000.0   0.0   1000.0   domain_1   clk_50Mhz    8083    
view_Adders_fast  My_CLK   10000.0   0.0   5000.0   domain_1   clk_50Mhz    8083    

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

                          Network   Network   Source   Source     Setup        Setup    
                  Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
      Mode        Name     Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------------------------
view_Adders_slow My_CLK      15.0      10.0     30.0     20.0          8.0          8.0 
view_Adders_fast My_CLK      15.0      10.0     30.0     20.0          8.0          8.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

        Mode          From      To      R->R     R->F     F->R     F->F  
-------------------------------------------------------------------------
  view_Adders_slow   My_CLK   My_CLK   1992.0    977.0   1007.0   1992.0 
  view_Adders_fast   My_CLK   My_CLK   9992.0   4977.0   5007.0   9992.0 
@file(Script_Adders_mmmc.tcl) 159: puts "Review Timing Lint Reporte and Clock reports"
Review Timing Lint Reporte and Clock reports
@file(Script_Adders_mmmc.tcl) 160: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -7> resume

Resuming...@file(Script_Adders_mmmc.tcl) 163: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 2
@file(Script_Adders_mmmc.tcl) 164: puts "REVIEW EXCEPTIONS"
REVIEW EXCEPTIONS
@file(Script_Adders_mmmc.tcl) 165: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -8> resume

Resuming...@file(Script_Adders_mmmc.tcl) 167: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Oct24-01:36:41
@file(Script_Adders_mmmc.tcl) 172: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Oct24-01:36:41
@file(Script_Adders_mmmc.tcl) 177: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Oct24-01:36:41
@file(Script_Adders_mmmc.tcl) 191: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(Script_Adders_mmmc.tcl) 192: syn_generic
      Running additional step before syn_gen...

##Generic Timing Info for library domain: TC_Adders_slow typical gate delay: 166.5 ps std_slew: 17.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: risc_v_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.006s)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'uart_IP_module/UART_full_duplex/rx_uart/ff_par/q_reg[0]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'branch_predictor/mux_71_52', 'branch_predictor/mux_BHT_71_65', 
'uart_IP_module/UART_full_duplex/rx_uart/ff_par'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][1]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][20]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 123299
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 3318 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'ex_mem_controlpath_ffd/q_reg[3]', 'memory_rom/rom_memory_reg[0][0]', 
'memory_rom/rom_memory_reg[0][1]', 'memory_rom/rom_memory_reg[0][2]', 
'memory_rom/rom_memory_reg[0][3]', 'memory_rom/rom_memory_reg[0][4]', 
'memory_rom/rom_memory_reg[0][5]', 'memory_rom/rom_memory_reg[0][6]', 
'memory_rom/rom_memory_reg[0][7]', 'memory_rom/rom_memory_reg[0][8]', 
'memory_rom/rom_memory_reg[0][9]', 'memory_rom/rom_memory_reg[0][10]', 
'memory_rom/rom_memory_reg[0][11]', 'memory_rom/rom_memory_reg[0][12]', 
'memory_rom/rom_memory_reg[0][13]', 'memory_rom/rom_memory_reg[0][14]', 
'memory_rom/rom_memory_reg[0][15]', 'memory_rom/rom_memory_reg[0][16]', 
'memory_rom/rom_memory_reg[0][17]', 'memory_rom/rom_memory_reg[0][18]', 
'memory_rom/rom_memory_reg[0][19]', 'memory_rom/rom_memory_reg[0][20]', 
'memory_rom/rom_memory_reg[0][21]', 'memory_rom/rom_memory_reg[0][22]', 
'memory_rom/rom_memory_reg[0][23]', 'memory_rom/rom_memory_reg[0][24]', 
'memory_rom/rom_memory_reg[0][25]', 'memory_rom/rom_memory_reg[0][26]', 
'memory_rom/rom_memory_reg[0][27]', 'memory_rom/rom_memory_reg[0][28]', 
'memory_rom/rom_memory_reg[0][29]', 'memory_rom/rom_memory_reg[0][30]', 
'memory_rom/rom_memory_reg[0][31]', 'memory_rom/rom_memory_reg[1][0]', 
'memory_rom/rom_memory_reg[1][1]', 'memory_rom/rom_memory_reg[1][2]', 
'memory_rom/rom_memory_reg[1][3]', 'memory_rom/rom_memory_reg[1][4]', 
'memory_rom/rom_memory_reg[1][5]', 'memory_rom/rom_memory_reg[1][6]', 
'memory_rom/rom_memory_reg[1][7]', 'memory_rom/rom_memory_reg[1][8]', 
'memory_rom/rom_memory_reg[1][9]', 'memory_rom/rom_memory_reg[1][10]', 
'memory_rom/rom_memory_reg[1][11]', 'memory_rom/rom_memory_reg[1][12]', 
'memory_rom/rom_memory_reg[1][13]', 'memory_rom/rom_memory_reg[1][14]', 
'memory_rom/rom_memory_reg[1][15]', 'memory_rom/rom_memory_reg[1][16]', 
'memory_rom/rom_memory_reg[1][17]', 'memory_rom/rom_memory_reg[1][18]', 
'memory_rom/rom_memory_reg[1][19]', 'memory_rom/rom_memory_reg[1][20]', 
'memory_rom/rom_memory_reg[1][21]', 'memory_rom/rom_memory_reg[1][22]', 
'memory_rom/rom_memory_reg[1][23]', 'memory_rom/rom_memory_reg[1][24]', 
'memory_rom/rom_memory_reg[1][25]', 'memory_rom/rom_memory_reg[1][26]', 
'memory_rom/rom_memory_reg[1][27]', 'memory_rom/rom_memory_reg[1][28]', 
'memory_rom/rom_memory_reg[1][29]', 'memory_rom/rom_memory_reg[1][30]', 
'memory_rom/rom_memory_reg[1][31]', 'memory_rom/rom_memory_reg[2][0]', 
'memory_rom/rom_memory_reg[2][1]', 'memory_rom/rom_memory_reg[2][2]', 
'memory_rom/rom_memory_reg[2][3]', 'memory_rom/rom_memory_reg[2][4]', 
'memory_rom/rom_memory_reg[2][5]', 'memory_rom/rom_memory_reg[2][6]', 
'memory_rom/rom_memory_reg[2][7]', 'memory_rom/rom_memory_reg[2][8]', 
'memory_rom/rom_memory_reg[2][9]', 'memory_rom/rom_memory_reg[2][10]', 
'memory_rom/rom_memory_reg[2][11]', 'memory_rom/rom_memory_reg[2][12]', 
'memory_rom/rom_memory_reg[2][13]', 'memory_rom/rom_memory_reg[2][14]', 
'memory_rom/rom_memory_reg[2][15]', 'memory_rom/rom_memory_reg[2][16]', 
'memory_rom/rom_memory_reg[2][17]', 'memory_rom/rom_memory_reg[2][18]', 
'memory_rom/rom_memory_reg[2][19]', 'memory_rom/rom_memory_reg[2][20]', 
'memory_rom/rom_memory_reg[2][21]', 'memory_rom/rom_memory_reg[2][22]', 
'memory_rom/rom_memory_reg[2][23]', 'memory_rom/rom_memory_reg[2][24]', 
'memory_rom/rom_memory_reg[2][25]', 'memory_rom/rom_memory_reg[2][26]', 
'memory_rom/rom_memory_reg[2][27]', 'memory_rom/rom_memory_reg[2][28]', 
'memory_rom/rom_memory_reg[2][29]', 'memory_rom/rom_memory_reg[2][30]', 
'memory_rom/rom_memory_reg[2][31]', 'memory_rom/rom_memory_reg[3][0]', 
'memory_rom/rom_memory_reg[3][1]', 'memory_rom/rom_memory_reg[3][2]', 
'memory_rom/rom_memory_reg[3][3]', 'memory_rom/rom_memory_reg[3][4]', 
'memory_rom/rom_memory_reg[3][5]', 'memory_rom/rom_memory_reg[3][6]', 
'memory_rom/rom_memory_reg[3][7]', 'memory_rom/rom_memory_reg[3][8]', 
'memory_rom/rom_memory_reg[3][9]', 'memory_rom/rom_memory_reg[3][10]', 
'memory_rom/rom_memory_reg[3][11]', 'memory_rom/rom_memory_reg[3][12]', 
'memory_rom
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'memory_rom/ctl_address_30_3', 
'uart_IP_module/UART_full_duplex/tx_uart/baudrate_counter/eq_22_50', 
'uart_IP_module/UART_full_duplex/tx_uart/baudrate_counter/mux_22_50'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'hazard_detection/mux_pc_stall_23_24', 
'hazard_detection/mux_stall_mux_23_24'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'risc_v_top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:38:05 (Oct24) |  428.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: risc_v_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'memory_map/memory_map_mult/mult2', 'memory_map/memory_map_mult/mult3'.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: risc_v_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'g2' and 'g4' in 'ALU_LENGTH32' have been merged.
        : This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute to 'false'.
Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'sll_50_22' and 'sll_74_22' in 'ALU_LENGTH32' have been merged.
Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'srl_62_22' and 'srl_78_22' in 'ALU_LENGTH32' have been merged.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 38, runtime: 0.064s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
          Accepted mux input consolidation in module master_memory_map_DATA_WIDTH32_ADDR_WIDTH7 for instance(s): mux_WSel_1_51_7
Completed mux input consolidation (accepts: 1, rejects: 0, runtime: 0.006s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 1.548s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.070s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.009s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 4, runtime: 0.003s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed identity transform (accepts: 0, rejects: 1, runtime: 0.007s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.006s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed clip mux common data inputs (accepts: 2, rejects: 0, runtime: 0.023s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 3
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'memory_rom' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
new_area=518121135  new_slack=-601.30  new_is_better=1
new_area=721096425  new_slack=-562.70  new_is_better=1
new_area=16024365  new_slack=-140.20  new_is_better=1
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'risc_v_top':
          live_trim(2) sop(5) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder_jump' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder_pc_4' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder_pc_prev_4' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_block' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'branch_control' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'branch_predictor' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ff_pc' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult1' in module 'double_multiplexor_param_LENGTH32_3_420' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult2' in module 'double_multiplexor_param_LENGTH32_3_420' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult3' in module 'double_multiplexor_param_LENGTH32_3_420' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'forwardA_mux' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'forwardB_mux' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'fwd_unit' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'hazard_detection' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'if_id_datapath_ffd' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult1' in module 'double_multiplexor_param_LENGTH32' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'memory_map_mult' in module 'master_memory_map_DATA_WIDTH32_ADDR_WIDTH7' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'memory_map' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'memory_ram' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'risc_v_top'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mult_alu_param_mult3_mux_18_14' in design 'CDN_DP_region_24_0'.
	The following set of instances are flattened ( mult_alu_param_mult3_mux_18_14 mult_alu_param_mult2_mux_18_14 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_24_0'
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_24_0_c1' to a form more suitable for further optimization.
      Timing add_unsigned_carry...
      Timing csa_tree...
      Timing add_unsigned...
      Timing csa_tree_482...
      Timing csa_tree_525...
      Timing equal_adder...
      Timing add_unsigned_563...
      Timing lt_unsigned_rtlopto_model_681...
      Timing geq_unsigned_604_rtlopto_model_683...
      Timing geq_unsigned_602_rtlopto_model_684...
      Timing geq_unsigned_rtlopto_model_685...
      Timing lt_unsigned_600_rtlopto_model_686...
      Timing lt_unsigned_598_rtlopto_model_687...
      Timing leq_unsigned_596_rtlopto_model_688...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_ff_pc_mux_q_24_10' in design 'CDN_DP_region_24_0_c1'.
	The following set of instances are flattened ( ff_pc_mux_q_24_10 mult_branch_predict_mux_18_14 mult_pc_mux_18_14 mult_pc_restore_mux_18_14 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_24_0_c2' to a form more suitable for further optimization.
      Timing lt_unsigned_rtlopto_model_1157...
      Timing geq_unsigned_604_rtlopto_model_1159...
      Timing geq_unsigned_602_rtlopto_model_1160...
      Timing geq_unsigned_rtlopto_model_1161...
      Timing lt_unsigned_600_rtlopto_model_1162...
      Timing lt_unsigned_598_rtlopto_model_1163...
      Timing leq_unsigned_596_rtlopto_model_1164...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_ff_pc_mux_q_24_10' in design 'CDN_DP_region_24_0_c2'.
	The following set of instances are flattened ( ff_pc_mux_q_24_10 mult_branch_predict_mux_18_14 mult_pc_mux_18_14 mult_pc_restore_mux_18_14 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_24_0_c3' to a form more suitable for further optimization.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_memory_map_mux_add_val_33_32' in design 'CDN_DP_region_24_0_c3'.
	The following set of instances are flattened ( memory_map_mux_add_val_33_32 memory_map_mux_add_val_35_33 ).

      Timing lt_unsigned_rtlopto_model_1645...
      Timing geq_unsigned_604_rtlopto_model_1647...
      Timing geq_unsigned_602_rtlopto_model_1648...
      Timing geq_unsigned_rtlopto_model_1649...
      Timing lt_unsigned_600_rtlopto_model_1650...
      Timing lt_unsigned_598_rtlopto_model_1651...
      Timing leq_unsigned_596_rtlopto_model_1652...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_24_0_c4' to a form more suitable for further optimization.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_memory_map_mux_add_val_33_32' in design 'CDN_DP_region_24_0_c4'.
	The following set of instances are flattened ( memory_map_mux_add_val_33_32 memory_map_mux_add_val_35_33 ).

      Timing lt_unsigned_rtlopto_model_2132...
      Timing geq_unsigned_604_rtlopto_model_2134...
      Timing geq_unsigned_602_rtlopto_model_2135...
      Timing geq_unsigned_rtlopto_model_2136...
      Timing lt_unsigned_600_rtlopto_model_2137...
      Timing lt_unsigned_598_rtlopto_model_2138...
      Timing leq_unsigned_596_rtlopto_model_2139...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_24_0_c5' to a form more suitable for further optimization.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_memory_map_mux_add_val_33_32' in design 'CDN_DP_region_24_0_c5'.
	The following set of instances are flattened ( memory_map_mux_add_val_33_32 memory_map_mux_add_val_35_33 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_memory_map_mux_add_val_33_32' in design 'CDN_DP_region_24_0_c5'.
	The following set of instances are flattened ( memory_map_mux_add_val_33_32 memory_map_mux_add_val_35_33 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_memory_map_mux_add_val_33_32' in design 'CDN_DP_region_24_0_c5'.
	The following set of instances are flattened ( memory_map_mux_add_val_33_32 memory_map_mux_add_val_35_33 ).

      Timing lt_unsigned_rtlopto_model_2631...
      Timing geq_unsigned_604_rtlopto_model_2633...
      Timing geq_unsigned_602_rtlopto_model_2634...
      Timing geq_unsigned_rtlopto_model_2635...
      Timing lt_unsigned_600_rtlopto_model_2636...
      Timing lt_unsigned_598_rtlopto_model_2637...
      Timing leq_unsigned_596_rtlopto_model_2638...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_24_0_c6' to a form more suitable for further optimization.
      Timing addsub_unsigned_2658...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_24_0_c6 in risc_v_top':
	  (alu_block_add_42_22, alu_block_add_38_22)

      Timing csa_tree_3008...
      Timing csa_tree_3018...
      Timing lt_unsigned_rtlopto_model_3289...
      Timing geq_unsigned_604_rtlopto_model_3291...
      Timing geq_unsigned_602_rtlopto_model_3292...
      Timing geq_unsigned_rtlopto_model_3293...
      Timing lt_unsigned_600_rtlopto_model_3294...
      Timing lt_unsigned_598_rtlopto_model_3295...
      Timing leq_unsigned_596_rtlopto_model_3296...
CDN_DP_region_24_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_24_0_c0 in risc_v_top: area: 174585456675 ,dp = 31 mux = 98 sg = slow         worst_clk_period: -4592028935095457943685366656458477049139426289534278904031380676065855492477960205618511858929779986172086041202652336773535388953106677313149046248640035433686190113713133483681816560122045141042477044651583561827668310257889548624380826237899115560832068045744731304350449664.0000 
    wns: 46804  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  14315228  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 300
 skipped
CDN_DP_region_24_0_c1 in risc_v_top: area: 170178756300 ,dp = 24 mux = 96 sg = fast         worst_clk_period: 0.0000 
    wns: 46122  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  14299433  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_24_0_c2 in risc_v_top: area: 170178756300 ,dp = 24 mux = 96 sg = very_slow    worst_clk_period: 0.0000 
    wns: 46122  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  14299433  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_24_0_c3 in risc_v_top: area: 171070779285 ,dp = 24 mux = 99 sg = very_fast    worst_clk_period: 0.0000 
    wns: 46122  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  14189922  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_24_0_c4 in risc_v_top: area: 171070779285 ,dp = 24 mux = 99 sg = very_fast    worst_clk_period: 0.0000 
    wns: 46122  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  14189922  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_24_0_c5 in risc_v_top: area: 171070779285 ,dp = 24 mux = 99 sg = very_fast    worst_clk_period: 0.0000 
    wns: 46122  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  14189922  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_24_0_c6 in risc_v_top: area: 173324873295 ,dp = 25 mux = 101 sg = very_fast    worst_clk_period: 0.0000 
    wns: 46122  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  14175952  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_24_0_c6 in risc_v_top: area: 173324873295 ,dp = 25 mux = 101 sg = very_fast    worst_clk_period: 0.0000 
    wns: 46122  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  14175952  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 170178756300.  Fastest config wns;  46122
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_24_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     174585456675       170178756300       170178756300       171070779285       171070779285       171070779285       173324873295  
##>            WNS         -4680.40           -4612.20           -4612.20           -4612.20           -4612.20           -4612.20           -4612.20  
##>            TNS         14315228           14299433           14299433           14189922           14189922           14189922           14175952  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  1  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  4                  4                  4                  4                  4                  7  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_24_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           174585456675 (      )    107369502.00 (        )             0 (        )              
##> datapath_rewrite_one_def       START           174585456675 ( +0.00)    107369502.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           174585456675 ( +0.00)    107369502.00 (   +0.00)             0 (       0)              
##>                                  END           174526700670 ( -0.03)    107369502.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           174526700670 ( +0.00)    107369502.00 (   +0.00)             0 (       0)              
##>                                  END           174526700670 ( +0.00)    107369502.00 (   +0.00)             0 (       0)           0  
##>  rewrite                       START           174526700670 ( +0.00)    107369502.00 (   +0.00)             0 (       0)              (a,ar) 2scompliment_from --> 2scompliment_to
##>                                  END           174259627920 ( -0.15)    107369502.00 (   +0.00)             0 (       0)           0  
##>                                  END           174259627920 ( -0.19)    107369502.00 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START           174259627920 ( +0.00)    107369502.00 (   +0.00)             0 (       0)              
##>                                  END           170622097065 ( -2.09)    107369517.40 (  +15.40)             0 (       0)           1  
##> csa_opto                       START           170622097065 ( +0.00)    214748364.70 (+107378847.30)             0 (       0)              
##>                                  END           176957062695 ( +3.71)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           176957062695 ( +1.36)    214748364.70 (+107378862.70)             0 (       0)           2  
##>canonicalize_by_names           START           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START           176957062695 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176941038330 ( -0.01)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           1  
##>context_based_simplify          START           176941038330 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           175974234975 ( -0.55)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START           175974234975 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           175974234975 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           175974234975 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           173324873295 ( -1.51)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           173324873295 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           173324873295 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END           173324873295 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END           173324873295 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START           173324873295 ( +0.00)    -4612.20 (-214752976.90)      14175952 (14175952)              
##>                                  END           173324873295 ( +0.00)    -4612.20 (   +0.00)      14175952 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_24_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_24_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_baudrate_counter_mux_count_29_17' in design 'CDN_DP_region_26_0'.
	The following set of instances are flattened ( baudrate_counter_mux_count_29_17 baudrate_counter_mux_count_30_21 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_26_0'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing increment_unsigned...
      Timing increment_unsigned_3336...
      Timing equal_unsigned_619_rtlopto_model_3347...
      Timing equal_unsigned_615_rtlopto_model_3348...
      Timing increment_unsigned_3336_3349...
      Timing increment_unsigned_3350...
      Timing equal_unsigned_619_rtlopto_model_3364...
      Timing equal_unsigned_615_rtlopto_model_3365...
      Timing increment_unsigned_3336_3366...
      Timing increment_unsigned_3367...
      Timing equal_unsigned_619_rtlopto_model_3381...
      Timing equal_unsigned_615_rtlopto_model_3382...
      Timing increment_unsigned_3336_3383...
      Timing increment_unsigned_3384...
      Timing equal_unsigned_619_rtlopto_model_3398...
      Timing equal_unsigned_615_rtlopto_model_3399...
      Timing increment_unsigned_3336_3400...
      Timing increment_unsigned_3401...
      Timing equal_unsigned_619_rtlopto_model_3415...
      Timing equal_unsigned_615_rtlopto_model_3416...
      Timing increment_unsigned_3336_3417...
      Timing increment_unsigned_3418...
      Timing equal_unsigned_619_rtlopto_model_3432...
      Timing equal_unsigned_615_rtlopto_model_3433...
      Timing increment_unsigned_3336_3434...
      Timing increment_unsigned_3435...
CDN_DP_region_26_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_26_0_c0 in uart_tx_baud_rate5210: area: 2964507525 ,dp = 4 mux = 9 sg = slow         worst_clk_period: 0.0000 
    wns: 416  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  416  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_26_0_c1 in uart_tx_baud_rate5210: area: 2547874035 ,dp = 4 mux = 9 sg = fast         worst_clk_period: 0.0000 
    wns: 416  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  416  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_26_0_c2 in uart_tx_baud_rate5210: area: 2547874035 ,dp = 4 mux = 9 sg = very_slow    worst_clk_period: 0.0000 
    wns: 416  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  416  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_26_0_c3 in uart_tx_baud_rate5210: area: 2547874035 ,dp = 4 mux = 9 sg = very_fast    worst_clk_period: 0.0000 
    wns: 416  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  416  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_26_0_c4 in uart_tx_baud_rate5210: area: 2547874035 ,dp = 4 mux = 9 sg = very_fast    worst_clk_period: 0.0000 
    wns: 416  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  416  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_26_0_c5 in uart_tx_baud_rate5210: area: 2547874035 ,dp = 4 mux = 9 sg = very_fast    worst_clk_period: 0.0000 
    wns: 416  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  416  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_26_0_c6 in uart_tx_baud_rate5210: area: 2547874035 ,dp = 4 mux = 9 sg = very_fast    worst_clk_period: 0.0000 
    wns: 416  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  416  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_26_0_c7 in uart_tx_baud_rate5210: area: 7926719220 ,dp = 4 mux = 9 sg = very_fast    worst_clk_period: 0.0000 
    wns: 11050  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  242108  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_26_0_c6 in uart_tx_baud_rate5210: area: 2547874035 ,dp = 4 mux = 9 sg = very_fast    worst_clk_period: 0.0000 
    wns: 416  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  416  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 2547874035.  Fastest config wns;  416
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_26_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2964507525         2547874035         2547874035         2547874035         2547874035         2547874035         2547874035         7926719220  
##>            WNS           -41.60             -41.60             -41.60             -41.60             -41.60             -41.60             -41.60           -1105.00  
##>            TNS              416                416                416                416                416                416                416             242108  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_26_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2964507525 (      )    107374140.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START             2964507525 ( +0.00)    107374140.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2964507525 ( +0.00)    107374140.80 (   +0.00)             0 (       0)              
##>                                  END             2964507525 ( +0.00)    107374140.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2964507525 ( +0.00)    107374140.80 (   +0.00)             0 (       0)              
##>                                  END             2964507525 ( +0.00)    107374140.80 (   +0.00)             0 (       0)           0  
##>                                  END             2964507525 ( +0.00)    107374140.80 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             2964507525 ( +0.00)    107374140.80 (   +0.00)             0 (       0)              
##>                                  END             2964507525 ( +0.00)    107374140.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2964507525 ( +0.00)    214748364.70 (+107374223.90)             0 (       0)              
##>                                  END             2868361335 ( -3.24)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2868361335 ( -3.24)    214748364.70 (+107374223.90)             0 (       0)           0  
##>canonicalize_by_names           START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             2868361335 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2547874035 (-11.17)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             2547874035 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2547874035 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2547874035 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2547874035 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             2547874035 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             2547874035 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2547874035 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2547874035 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             2547874035 ( +0.00)      -41.60 (-214748406.30)           416 (     416)              
##>                                  END             2547874035 ( +0.00)      -41.60 (   +0.00)           416 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_26_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_26_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr2
      Timing equal_unsigned_619_rtlopto_model_3468...
      Timing equal_unsigned_625_rtlopto_model_3469...
      Timing increment_unsigned_3336_3470...
      Timing equal_unsigned_619_rtlopto_model_3478...
      Timing equal_unsigned_625_rtlopto_model_3479...
      Timing increment_unsigned_3336_3480...
      Timing equal_unsigned_619_rtlopto_model_3488...
      Timing equal_unsigned_625_rtlopto_model_3489...
      Timing increment_unsigned_3336_3490...
      Timing equal_unsigned_619_rtlopto_model_3498...
      Timing equal_unsigned_625_rtlopto_model_3499...
      Timing increment_unsigned_3336_3500...
      Timing equal_unsigned_619_rtlopto_model_3508...
      Timing equal_unsigned_625_rtlopto_model_3509...
      Timing increment_unsigned_3336_3510...
      Timing equal_unsigned_619_rtlopto_model_3518...
      Timing equal_unsigned_625_rtlopto_model_3519...
      Timing increment_unsigned_3336_3520...
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in Bit_Rate_Pulse_delay_counts5210: area: 1089656820 ,dp = 3 mux = 3 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_0_c1 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c2 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c3 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c4 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c5 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c6 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c7 in Bit_Rate_Pulse_delay_counts5210: area: 4267822545 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 10478  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  76533  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_1_0_c6 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 870657165.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1089656820          870657165          870657165          870657165          870657165          870657165          870657165         4267822545  
##>            WNS          +115.60            +169.40            +169.40            +169.40            +169.40            +169.40            +169.40           -1047.80  
##>            TNS                0                  0                  0                  0                  0                  0                  0              76533  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             1089656820 (      )    107374298.00 (        )             0 (        )              
##> datapath_rewrite_one_def       START             1089656820 ( +0.00)    107374298.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1089656820 ( +0.00)    107374298.00 (   +0.00)             0 (       0)              
##>                                  END             1089656820 ( +0.00)    107374298.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1089656820 ( +0.00)    107374298.00 (   +0.00)             0 (       0)              
##>                                  END             1089656820 ( +0.00)    107374298.00 (   +0.00)             0 (       0)           0  
##>                                  END             1089656820 ( +0.00)    107374298.00 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             1089656820 ( +0.00)    107374298.00 (   +0.00)             0 (       0)              
##>                                  END             1089656820 ( +0.00)    107374298.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1089656820 ( +0.00)    214748364.70 (+107374066.70)             0 (       0)              
##>                                  END             1041583725 ( -4.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1041583725 ( -4.41)    214748364.70 (+107374066.70)             0 (       0)           0  
##>canonicalize_by_names           START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              870657165 (-16.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              870657165 ( +0.00)      169.40 (-214748195.30)             0 (       0)              
##>                                  END              870657165 ( +0.00)      169.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_19_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_19_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_19_0_c0 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = slow         worst_clk_period: 0.0000 
    wns: 6449  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  61000  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_19_0_c1 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = fast         worst_clk_period: 0.0000 
    wns: 6449  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  61000  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_19_0_c2 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_slow    worst_clk_period: 0.0000 
    wns: 6449  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  61000  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_19_0_c3 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 6449  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  61000  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_19_0_c4 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 6449  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  61000  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_19_0_c5 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 6449  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  61000  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_19_0_c6 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 6449  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  61000  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_19_0_c7 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 6449  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  61000  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_19_0_c7 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 6449  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  61000  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 2131240545.  Fastest config wns;  6449
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_19_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2131240545         2131240545         2131240545         2131240545         2131240545         2131240545         2131240545         2131240545  
##>            WNS          -644.90            -644.90            -644.90            -644.90            -644.90            -644.90            -644.90            -644.90  
##>            TNS            61000              61000              61000              61000              61000              61000              61000              61000  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_19_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2131240545 (      )     -644.90 (        )         61000 (        )              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>createMaxCarrySave              START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##> datapath_rewrite_one_def       START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##> csa_opto                       START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>canonicalize_by_names           START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>dpopt_share_one_def             START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>datapath_rewrite_post_share     START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>dp_combine_const_mult_with_com  START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>dp_operator_level_decompositio  START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>selective_flatten_dp_config     START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>createMaxCarrySave              START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##> datapath_rewrite_one_def       START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>  fast_cse_elim                 START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>  fast_cse_elim                 START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##> csa_opto                       START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>context_based_simplify          START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>group_csa_final_adder_dp        START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>create_score                    START             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)              
##>                                  END             2131240545 ( +0.00)     -644.90 (   +0.00)         61000 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_19_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_19_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_3_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr3
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned_3543...
      Timing increment_unsigned_3543_3546...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_3543_3552...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_3543_3558...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_3543_3564...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_3543_3570...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_3543_3576...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_3543_3582...
CDN_DP_region_3_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_3_0_c0 in Counter_Param_n4: area: 176268015 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -4592028560736357206071016671676683660421298745355967424577592107607369664860528034990117175214915431991180800896882935423726797533181435258328545303891650426683718928021641709484488239872233115693906449826672425088660902289224480335462870432614203775841010181758957120833716224.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 300
 skipped
CDN_DP_region_3_0_c1 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c2 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c3 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c4 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c5 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c6 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c7 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_3_0_c7 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 74780370.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_3_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        176268015           74780370           74780370           74780370           74780370           74780370           74780370           74780370  
##>            WNS          +401.90            +415.30            +415.30            +415.30            +415.30            +415.30            +415.30            +415.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_3_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              176268015 (      )      401.90 (        )             0 (        )              
##> rewrite                        START              235024020 (+33.33)      374.10 (  -27.80)             0 (       0)              (a,ar) Expr3_from --> Expr3_to
##>                                  END              400609125 (+70.45)      374.10 (   +0.00)             0 (       0)           0  
##>                                  END              176268015 ( +0.00)      401.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              176268015 ( +0.00)      401.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              176268015 ( +0.00)      401.90 (   +0.00)             0 (       0)              
##>  rewrite                       START              176268015 ( +0.00)      401.90 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END              106829100 (-39.39)      415.30 (  +13.40)             0 (       0)           0  
##>                                  END              106829100 (-39.39)      415.30 (  +13.40)             0 (       0)           0  
##> csa_opto                       START              106829100 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 (-15.00)      415.30 (   +0.00)             0 (       0)           0  
##>                                  END               90804735 (-48.48)      415.30 (  +13.40)             0 (       0)           0  
##>canonicalize_by_names           START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>                                  END               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START               90804735 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               74780370 (-17.65)      415.30 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START               74780370 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               74780370 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START               74780370 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               74780370 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>create_score                    START               74780370 ( +0.00)      415.30 (   +0.00)             0 (       0)              
##>                                  END               74780370 ( +0.00)      415.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_3_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_3_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'risc_v_top'.
      Removing temporary intermediate hierarchies under risc_v_top
Number of big hc bmuxes after = 3
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: risc_v_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: risc_v_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.012s)
              Optimizing muxes in design 'risc_v_top'.
              Post blast muxes in design 'risc_v_top'.

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 175s, ST: 115s, FG: 115s, CPU: 101.2%}, MEM {curr: 1.5G, peak: 1.5G, phys curr: 0.8G, phys peak: 0.8G}, SYS {load: 0.9, cpu: 8, total: 31.3G, free: 7.1G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 177s, ST: 116s, FG: 116s, CPU: 101.2%}, MEM {curr: 1.5G, peak: 1.5G, phys curr: 0.8G, phys peak: 0.8G}, SYS {load: 0.9, cpu: 8, total: 31.3G, free: 7.1G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 178s, ST: 118s, FG: 118s, CPU: 101.2%}, MEM {curr: 1.5G, peak: 1.5G, phys curr: 0.8G, phys peak: 0.8G}, SYS {load: 0.9, cpu: 8, total: 31.3G, free: 7.1G}
Abnormal exit.
Encountered a problem while exiting.
