#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 25 19:27:04 2023
# Process ID: 19676
# Current directory: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11544 D:\FPGA7020\qmx\qmx\4_SourceCode\1_FPGA_Design\ZYNQ_7020_FPGA\18_hs_ad_da\hs_ad_da.xpr
# Log file: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/vivado.log
# Journal file: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/doc/dds_256x8b_wave.coe}] [get_ips rom_256x8b]
generate_target all [get_files  D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci]
export_ip_user_files -of_objects [get_files D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci] -no_script -sync -force -quiet
reset_run rom_256x8b_synth_1
launch_runs -jobs 16 rom_256x8b_synth_1
export_simulation -of_objects [get_files D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci] -directory D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run rom_256x8b_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/doc/dds_256x8b_wave.coe}] [get_ips rom_256x8b]
generate_target all [get_files  D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci]
catch { config_ip_cache -export [get_ips -all rom_256x8b] }
export_ip_user_files -of_objects [get_files D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci] -no_script -sync -force -quiet
reset_run rom_256x8b_synth_1
launch_runs -jobs 16 rom_256x8b_synth_1
export_simulation -of_objects [get_files D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci] -directory D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROBES.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
save_wave_config {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
