\BOOKMARK [0][-]{chapter.1}{Introduzione}{}% 1
\BOOKMARK [0][-]{chapter.1}{Introduzione}{}% 2
\BOOKMARK [1][-]{section*.2}{Logica Programmata}{chapter.1}% 3
\BOOKMARK [2][-]{section*.5}{Esecuzione delle istruzioni}{section*.2}% 4
\BOOKMARK [2][-]{section*.8}{Von Neumann migliorato}{section*.2}% 5
\BOOKMARK [1][-]{section*.10}{Metodi di indirizzamento}{chapter.1}% 6
\BOOKMARK [1][-]{section*.11}{Istanziazione zero}{chapter.1}% 7
\BOOKMARK [0][-]{chapter.2}{Prima istanziazione}{}% 8
\BOOKMARK [1][-]{section.2.1}{Schema a blocchi e definizione dei segnali IN/OUT}{chapter.2}% 9
\BOOKMARK [1][-]{section.2.2}{Regola protocollare}{chapter.2}% 10
\BOOKMARK [1][-]{section.2.3}{Task eseguibili, set di istruzioni e organizzazione della RAM interna}{chapter.2}% 11
\BOOKMARK [1][-]{section.2.4}{Strategia e problematiche}{chapter.2}% 12
\BOOKMARK [0][-]{chapter.3}{Seconda istanziazione}{}% 13
\BOOKMARK [1][-]{section.3.1}{Schema a blocchi e definizione dei segnali IN/OUT}{chapter.3}% 14
\BOOKMARK [2][-]{subsection.3.1.1}{Schema a blocchi}{section.3.1}% 15
\BOOKMARK [2][-]{subsection.3.1.2}{Segnali interni}{section.3.1}% 16
\BOOKMARK [1][-]{section.3.2}{Ulteriori considerazioni di seconda istanziazione}{chapter.3}% 17
\BOOKMARK [1][-]{section.3.3}{Dimensionamento interno dei blocchi di seconda istanziazione}{chapter.3}% 18
\BOOKMARK [2][-]{subsection.3.3.1}{Register bank}{section.3.3}% 19
\BOOKMARK [2][-]{subsection.3.3.2}{Registro IN-OUT}{section.3.3}% 20
\BOOKMARK [2][-]{subsection.3.3.3}{Unit\340 di controllo: CU}{section.3.3}% 21
\BOOKMARK [3][-]{subsubsection.3.3.3.1}{Segnali interni}{subsection.3.3.3}% 22
\BOOKMARK [3][-]{subsubsection.3.3.3.2}{Logica di MOVE}{subsection.3.3.3}% 23
\BOOKMARK [3][-]{subsubsection.3.3.3.3}{Slave RD\137RAM}{subsection.3.3.3}% 24
\BOOKMARK [3][-]{subsubsection.3.3.3.4}{Slave JPA}{subsection.3.3.3}% 25
\BOOKMARK [3][-]{subsubsection.3.3.3.5}{Slave RD}{subsection.3.3.3}% 26
\BOOKMARK [3][-]{subsubsection.3.3.3.6}{Slave WR}{subsection.3.3.3}% 27
\BOOKMARK [3][-]{subsubsection.3.3.3.7}{Slave JPO\137JBO}{subsection.3.3.3}% 28
\BOOKMARK [3][-]{subsubsection.3.3.3.8}{Slave MV}{subsection.3.3.3}% 29
\BOOKMARK [3][-]{subsubsection.3.3.3.9}{ASM MASTER}{subsection.3.3.3}% 30
\BOOKMARK [0][-]{chapter.4}{Descrizione e sintesi del progetto in VHDL}{}% 31
\BOOKMARK [1][-]{section.4.1}{FPGA: struttura interna}{chapter.4}% 32
\BOOKMARK [2][-]{subsection.4.1.1}{CLB}{section.4.1}% 33
\BOOKMARK [1][-]{section.4.2}{Ambiente di sviluppo ISE Design Suite}{chapter.4}% 34
\BOOKMARK [1][-]{section.4.3}{Descrizione in VHDL}{chapter.4}% 35
\BOOKMARK [2][-]{subsection.4.3.1}{Top Module}{section.4.3}% 36
\BOOKMARK [2][-]{subsection.4.3.2}{RAM}{section.4.3}% 37
\BOOKMARK [2][-]{subsection.4.3.3}{CPU}{section.4.3}% 38
\BOOKMARK [2][-]{subsection.4.3.4}{Simulazioni}{section.4.3}% 39
\BOOKMARK [1][-]{section.4.4}{Analisi dei risultati ottenuti}{chapter.4}% 40
\BOOKMARK [2][-]{subsection.4.4.1}{Performance}{section.4.4}% 41
\BOOKMARK [2][-]{subsection.4.4.2}{Area occupata}{section.4.4}% 42
\BOOKMARK [2][-]{subsection.4.4.3}{Power}{section.4.4}% 43
\BOOKMARK [1][-]{section.4.5}{Conclusioni}{chapter.4}% 44
