#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c4752faa740 .scope module, "rom_verilog_tb" "rom_verilog_tb" 2 5;
 .timescale -9 -12;
v0x5c4752f987e0_0 .var "address", 15 0;
v0x5c4752f98b10_0 .var "clk", 0 0;
v0x5c4752fc1670_0 .net "read_operand", 15 0, v0x5c4752f97eb0_0;  1 drivers
v0x5c4752fc1710_0 .net "read_operator", 15 0, v0x5c4752f981a0_0;  1 drivers
v0x5c4752fc17b0_0 .var "reset", 0 0;
E_0x5c4752fa8b30 .event negedge, v0x5c4752f98b10_0;
S_0x5c4752faa8d0 .scope module, "uut" "rom_verilog" 2 15, 3 10 0, S_0x5c4752faa740;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /OUTPUT 16 "read_operator";
    .port_info 2 /OUTPUT 16 "read_operand";
v0x5c4752f71ba0_0 .net "addr", 15 0, v0x5c4752f987e0_0;  1 drivers
v0x5c4752f97eb0_0 .var "read_operand", 15 0;
v0x5c4752f981a0_0 .var "read_operator", 15 0;
v0x5c4752f984b0 .array "rom_array", 15 0, 31 0;
v0x5c4752f984b0_0 .array/port v0x5c4752f984b0, 0;
v0x5c4752f984b0_1 .array/port v0x5c4752f984b0, 1;
v0x5c4752f984b0_2 .array/port v0x5c4752f984b0, 2;
E_0x5c4752fa9550/0 .event edge, v0x5c4752f71ba0_0, v0x5c4752f984b0_0, v0x5c4752f984b0_1, v0x5c4752f984b0_2;
v0x5c4752f984b0_3 .array/port v0x5c4752f984b0, 3;
v0x5c4752f984b0_4 .array/port v0x5c4752f984b0, 4;
v0x5c4752f984b0_5 .array/port v0x5c4752f984b0, 5;
v0x5c4752f984b0_6 .array/port v0x5c4752f984b0, 6;
E_0x5c4752fa9550/1 .event edge, v0x5c4752f984b0_3, v0x5c4752f984b0_4, v0x5c4752f984b0_5, v0x5c4752f984b0_6;
v0x5c4752f984b0_7 .array/port v0x5c4752f984b0, 7;
v0x5c4752f984b0_8 .array/port v0x5c4752f984b0, 8;
v0x5c4752f984b0_9 .array/port v0x5c4752f984b0, 9;
v0x5c4752f984b0_10 .array/port v0x5c4752f984b0, 10;
E_0x5c4752fa9550/2 .event edge, v0x5c4752f984b0_7, v0x5c4752f984b0_8, v0x5c4752f984b0_9, v0x5c4752f984b0_10;
v0x5c4752f984b0_11 .array/port v0x5c4752f984b0, 11;
v0x5c4752f984b0_12 .array/port v0x5c4752f984b0, 12;
v0x5c4752f984b0_13 .array/port v0x5c4752f984b0, 13;
v0x5c4752f984b0_14 .array/port v0x5c4752f984b0, 14;
E_0x5c4752fa9550/3 .event edge, v0x5c4752f984b0_11, v0x5c4752f984b0_12, v0x5c4752f984b0_13, v0x5c4752f984b0_14;
v0x5c4752f984b0_15 .array/port v0x5c4752f984b0, 15;
E_0x5c4752fa9550/4 .event edge, v0x5c4752f984b0_15;
E_0x5c4752fa9550 .event/or E_0x5c4752fa9550/0, E_0x5c4752fa9550/1, E_0x5c4752fa9550/2, E_0x5c4752fa9550/3, E_0x5c4752fa9550/4;
    .scope S_0x5c4752faa8d0;
T_0 ;
    %vpi_call 3 20 "$readmemh", "program.mem", v0x5c4752f984b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5c4752faa8d0;
T_1 ;
    %wait E_0x5c4752fa9550;
    %ix/getv 4, v0x5c4752f71ba0_0;
    %load/vec4a v0x5c4752f984b0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5c4752f981a0_0, 0, 16;
    %ix/getv 4, v0x5c4752f71ba0_0;
    %load/vec4a v0x5c4752f984b0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5c4752f97eb0_0, 0, 16;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5c4752faa740;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x5c4752f98b10_0;
    %inv;
    %store/vec4 v0x5c4752f98b10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c4752faa740;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4752f98b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c4752fc17b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4752fc17b0_0, 0, 1;
    %wait E_0x5c4752fa8b30;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5c4752f987e0_0, 0, 16;
    %wait E_0x5c4752fa8b30;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5c4752f987e0_0, 0, 16;
    %wait E_0x5c4752fa8b30;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x5c4752f987e0_0, 0, 16;
    %wait E_0x5c4752fa8b30;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x5c4752f987e0_0, 0, 16;
    %wait E_0x5c4752fa8b30;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x5c4752f987e0_0, 0, 16;
    %wait E_0x5c4752fa8b30;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x5c4752f987e0_0, 0, 16;
    %wait E_0x5c4752fa8b30;
    %delay 100000, 0;
    %vpi_call 2 55 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5c4752faa740;
T_4 ;
    %vpi_call 2 61 "$monitor", "Time=%t | Address=%h | OPERAND=%h | OPERATOR=%h", $time, v0x5c4752f987e0_0, v0x5c4752fc1710_0, v0x5c4752fc1670_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "rom_verilog_tb.v";
    "rom_verilog.v";
