[2025-09-17 18:26:01] START suite=cs trace=classification_phase5_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3890419 heartbeat IPC: 2.57 cumulative IPC: 2.57 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6024410 heartbeat IPC: 4.686 cumulative IPC: 3.32 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6024410 cumulative IPC: 3.32 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6024410 cumulative IPC: 3.32 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 16795368 heartbeat IPC: 0.9284 cumulative IPC: 0.9284 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 28746551 heartbeat IPC: 0.8367 cumulative IPC: 0.8802 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 41418214 heartbeat IPC: 0.7892 cumulative IPC: 0.8476 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 55293342 heartbeat IPC: 0.7207 cumulative IPC: 0.8119 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 69879817 heartbeat IPC: 0.6856 cumulative IPC: 0.783 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 84802183 heartbeat IPC: 0.6701 cumulative IPC: 0.7616 (Simulation time: 00 hr 09 min 19 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 100634458 heartbeat IPC: 0.6316 cumulative IPC: 0.7399 (Simulation time: 00 hr 10 min 41 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 116642384 heartbeat IPC: 0.6247 cumulative IPC: 0.7232 (Simulation time: 00 hr 11 min 57 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 132909716 heartbeat IPC: 0.6147 cumulative IPC: 0.7093 (Simulation time: 00 hr 13 min 28 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 143081387 cumulative IPC: 0.6989 (Simulation time: 00 hr 14 min 59 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 143081387 cumulative IPC: 0.6989 (Simulation time: 00 hr 14 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6989 instructions: 100000003 cycles: 143081387
CPU 0 Branch Prediction Accuracy: 99.88% MPKI: 0.00314 Average ROB Occupancy at Mispredict: 8.553e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00129
BRANCH_INDIRECT: 0.00174
BRANCH_CONDITIONAL: 0.00011
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 437664
LQ_STALL: 0
SQ_STALL: 110044


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 106.31391
REPLAY_LOAD: 91.039665
NON_REPLAY_LOAD: 61.28727

== Total ==
ADDR_TRANS: 122261
REPLAY_LOAD: 185903
NON_REPLAY_LOAD: 129500

== Counts ==
ADDR_TRANS: 1150
REPLAY_LOAD: 2042
NON_REPLAY_LOAD: 2113

cpu0->cpu0_STLB TOTAL        ACCESS:     639498 HIT:     437271 MISS:     202227 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     639498 HIT:     437271 MISS:     202227 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1575175 HIT:     534612 MISS:    1040563 MSHR_MERGE:      12510
cpu0->cpu0_L2C LOAD         ACCESS:     749146 HIT:     200714 MISS:     548432 MSHR_MERGE:         17
cpu0->cpu0_L2C RFO          ACCESS:      62853 HIT:      48289 MISS:      14564 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     240513 HIT:     113721 MISS:     126792 MSHR_MERGE:      12493
cpu0->cpu0_L2C WRITE        ACCESS:      78519 HIT:      78211 MISS:        308 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     444144 HIT:      93677 MISS:     350467 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     170308 ISSUED:     170308 USEFUL:      65127 USELESS:      11455
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 88.92 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5697146 HIT:    5693866 MISS:       3280 MSHR_MERGE:       1112
cpu0->cpu0_L1I LOAD         ACCESS:    5697146 HIT:    5693866 MISS:       3280 MSHR_MERGE:       1112
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 139.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11704746 HIT:   10020201 MISS:    1684545 MSHR_MERGE:     360363
cpu0->cpu0_L1D LOAD         ACCESS:    9489160 HIT:    8502695 MISS:     986465 MSHR_MERGE:     239486
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     318618 HIT:     228418 MISS:      90200 MSHR_MERGE:      19995
cpu0->cpu0_L1D WRITE        ACCESS:    1422289 HIT:    1258872 MISS:     163417 MSHR_MERGE:     100563
cpu0->cpu0_L1D TRANSLATION  ACCESS:     474679 HIT:      30216 MISS:     444463 MSHR_MERGE:        319
cpu0->cpu0_L1D PREFETCH REQUESTED:     318618 ISSUED:     318618 USEFUL:      38960 USELESS:      31036
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4608070 HIT:    4607429 MISS:        641 MSHR_MERGE:        381
cpu0->cpu0_ITLB LOAD         ACCESS:    4608070 HIT:    4607429 MISS:        641 MSHR_MERGE:        381
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 432.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10899630 HIT:   10062820 MISS:     836810 MSHR_MERGE:     197572
cpu0->cpu0_DTLB LOAD         ACCESS:   10899630 HIT:   10062820 MISS:     836810 MSHR_MERGE:     197572
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 56.38 cycles
cpu0->LLC TOTAL        ACCESS:    1043279 HIT:     219727 MISS:     823552 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     548415 HIT:      93477 MISS:     454938 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      14564 HIT:        163 MISS:      14401 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     114299 HIT:      20016 MISS:      94283 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      15534 HIT:      15384 MISS:        150 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     350467 HIT:      90687 MISS:     259780 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 93.12 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      29394
  ROW_BUFFER_MISS:     794007
  AVG DBUS CONGESTED CYCLE: 5.564
Channel 0 WQ ROW_BUFFER_HIT:       4425
  ROW_BUFFER_MISS:      10948
  FULL:          0
Channel 0 REFRESHES ISSUED:      11923

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       336589        54469        42190        86450
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1785         8095         6757        49278
  STLB miss resolved @ L2C                0         5144        25404        13168       114260
  STLB miss resolved @ LLC                0         3847        17344        14274        95423
  STLB miss resolved @ MEM                0         1776        15228        60665       248576

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 77            3           19            0          160
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0           79
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                1            0            0            0            5
  STLB miss resolved @ MEM               14            1            6            3          396
[2025-09-17 18:41:00] END   suite=cs trace=classification_phase5_core3 (rc=0)
