#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct 25 20:09:33 2021
# Process ID: 3433
# Current directory: /home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/impl_1
# Command line: vivado -log shared_bram_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source shared_bram_wrapper.tcl -notrace
# Log file: /home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/impl_1/shared_bram_wrapper.vdi
# Journal file: /home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/impl_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /home/sgeuser30/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/sgeuser30/.Xilinx/Vivado/init.tcl'
source shared_bram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/srv3-vol03/tools01/Xilinx/install_main/Vivado/2020.1/data/ip'.
Command: link_design -top shared_bram_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_axi_gpio_0_3/shared_bram_axi_gpio_0_3.dcp' for cell 'shared_bram_i/LEDs'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_axi_gpio_0_2/shared_bram_axi_gpio_0_2.dcp' for cell 'shared_bram_i/SWITCHES'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_axi_bram_ctrl_0_0/shared_bram_axi_bram_ctrl_0_0.dcp' for cell 'shared_bram_i/SharedBRAM_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_blk_mem_gen_0_0/shared_bram_blk_mem_gen_0_0.dcp' for cell 'shared_bram_i/SharedBlockMemory'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_mdm_1_0/shared_bram_mdm_1_0.dcp' for cell 'shared_bram_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_microblaze_0_0/shared_bram_microblaze_0_0.dcp' for cell 'shared_bram_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_processing_system7_0_0/shared_bram_processing_system7_0_0.dcp' for cell 'shared_bram_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_rst_ps7_0_100M_0/shared_bram_rst_ps7_0_100M_0.dcp' for cell 'shared_bram_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_xbar_1/shared_bram_xbar_1.dcp' for cell 'shared_bram_i/MB_Pheripheral_Interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_xbar_0/shared_bram_xbar_0.dcp' for cell 'shared_bram_i/Shared_BRAM_Interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_auto_pc_0/shared_bram_auto_pc_0.dcp' for cell 'shared_bram_i/Shared_BRAM_Interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_auto_pc_1/shared_bram_auto_pc_1.dcp' for cell 'shared_bram_i/Shared_BRAM_Interconnect/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_auto_pc_2/shared_bram_auto_pc_2.dcp' for cell 'shared_bram_i/Zync_Pheriperal_interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_dlmb_bram_if_cntlr_0/shared_bram_dlmb_bram_if_cntlr_0.dcp' for cell 'shared_bram_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_dlmb_v10_0/shared_bram_dlmb_v10_0.dcp' for cell 'shared_bram_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_ilmb_bram_if_cntlr_0/shared_bram_ilmb_bram_if_cntlr_0.dcp' for cell 'shared_bram_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_ilmb_v10_0/shared_bram_ilmb_v10_0.dcp' for cell 'shared_bram_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_lmb_bram_0/shared_bram_lmb_bram_0.dcp' for cell 'shared_bram_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2235.793 ; gain = 0.000 ; free physical = 61963 ; free virtual = 285489
INFO: [Netlist 29-17] Analyzing 307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_processing_system7_0_0/shared_bram_processing_system7_0_0.xdc] for cell 'shared_bram_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_processing_system7_0_0/shared_bram_processing_system7_0_0.xdc] for cell 'shared_bram_i/processing_system7_0/inst'
Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_microblaze_0_0/shared_bram_microblaze_0_0.xdc] for cell 'shared_bram_i/microblaze_0/U0'
Finished Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_microblaze_0_0/shared_bram_microblaze_0_0.xdc] for cell 'shared_bram_i/microblaze_0/U0'
Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_mdm_1_0/shared_bram_mdm_1_0.xdc] for cell 'shared_bram_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_mdm_1_0/shared_bram_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.570 ; gain = 520.852 ; free physical = 60877 ; free virtual = 284430
Finished Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_mdm_1_0/shared_bram_mdm_1_0.xdc] for cell 'shared_bram_i/mdm_1/U0'
Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_rst_ps7_0_100M_0/shared_bram_rst_ps7_0_100M_0_board.xdc] for cell 'shared_bram_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_rst_ps7_0_100M_0/shared_bram_rst_ps7_0_100M_0_board.xdc] for cell 'shared_bram_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_rst_ps7_0_100M_0/shared_bram_rst_ps7_0_100M_0.xdc] for cell 'shared_bram_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_rst_ps7_0_100M_0/shared_bram_rst_ps7_0_100M_0.xdc] for cell 'shared_bram_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_axi_gpio_0_2/shared_bram_axi_gpio_0_2_board.xdc] for cell 'shared_bram_i/SWITCHES/U0'
Finished Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_axi_gpio_0_2/shared_bram_axi_gpio_0_2_board.xdc] for cell 'shared_bram_i/SWITCHES/U0'
Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_axi_gpio_0_2/shared_bram_axi_gpio_0_2.xdc] for cell 'shared_bram_i/SWITCHES/U0'
Finished Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_axi_gpio_0_2/shared_bram_axi_gpio_0_2.xdc] for cell 'shared_bram_i/SWITCHES/U0'
Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_axi_gpio_0_3/shared_bram_axi_gpio_0_3_board.xdc] for cell 'shared_bram_i/LEDs/U0'
Finished Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_axi_gpio_0_3/shared_bram_axi_gpio_0_3_board.xdc] for cell 'shared_bram_i/LEDs/U0'
Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_axi_gpio_0_3/shared_bram_axi_gpio_0_3.xdc] for cell 'shared_bram_i/LEDs/U0'
Finished Parsing XDC File [/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_axi_gpio_0_3/shared_bram_axi_gpio_0_3.xdc] for cell 'shared_bram_i/LEDs/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'shared_bram_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.srcs/sources_1/bd/shared_bram/ip/shared_bram_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3052.684 ; gain = 0.000 ; free physical = 60742 ; free virtual = 284303
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 3052.684 ; gain = 819.035 ; free physical = 60741 ; free virtual = 284303
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3052.684 ; gain = 0.000 ; free physical = 60528 ; free virtual = 284100

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b1ea6a6f

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3052.684 ; gain = 0.000 ; free physical = 60515 ; free virtual = 284087

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: efcecddd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3052.684 ; gain = 0.000 ; free physical = 60217 ; free virtual = 283796
INFO: [Opt 31-389] Phase Retarget created 110 cells and removed 203 cells
INFO: [Opt 31-1021] In phase Retarget, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17bc2a569

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3052.684 ; gain = 0.000 ; free physical = 60211 ; free virtual = 283791
INFO: [Opt 31-389] Phase Constant propagation created 30 cells and removed 115 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: b458cca2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3052.684 ; gain = 0.000 ; free physical = 60165 ; free virtual = 283748
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 972 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst to drive 39 load(s) on clock net shared_bram_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: f8081f38

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3052.684 ; gain = 0.000 ; free physical = 60155 ; free virtual = 283738
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f8081f38

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3052.684 ; gain = 0.000 ; free physical = 60150 ; free virtual = 283733
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f8081f38

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3052.684 ; gain = 0.000 ; free physical = 60148 ; free virtual = 283731
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             110  |             203  |                                              7  |
|  Constant propagation         |              30  |             115  |                                              1  |
|  Sweep                        |               0  |             972  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3052.684 ; gain = 0.000 ; free physical = 60138 ; free virtual = 283722
Ending Logic Optimization Task | Checksum: 86f30c7f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3052.684 ; gain = 0.000 ; free physical = 60138 ; free virtual = 283722

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 14c142610

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3305.309 ; gain = 0.000 ; free physical = 60064 ; free virtual = 283650
Ending Power Optimization Task | Checksum: 14c142610

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3305.309 ; gain = 252.625 ; free physical = 60069 ; free virtual = 283655

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e3247422

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3305.309 ; gain = 0.000 ; free physical = 59926 ; free virtual = 283519
Ending Final Cleanup Task | Checksum: 1e3247422

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3305.309 ; gain = 0.000 ; free physical = 59925 ; free virtual = 283518

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3305.309 ; gain = 0.000 ; free physical = 59925 ; free virtual = 283518
Ending Netlist Obfuscation Task | Checksum: 1e3247422

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3305.309 ; gain = 0.000 ; free physical = 59925 ; free virtual = 283518
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3305.309 ; gain = 252.625 ; free physical = 59924 ; free virtual = 283517
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3305.309 ; gain = 0.000 ; free physical = 59899 ; free virtual = 283494
INFO: [Common 17-1381] The checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/impl_1/shared_bram_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file shared_bram_wrapper_drc_opted.rpt -pb shared_bram_wrapper_drc_opted.pb -rpx shared_bram_wrapper_drc_opted.rpx
Command: report_drc -file shared_bram_wrapper_drc_opted.rpt -pb shared_bram_wrapper_drc_opted.pb -rpx shared_bram_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/impl_1/shared_bram_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3328.457 ; gain = 23.148 ; free physical = 59549 ; free virtual = 283162
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59348 ; free virtual = 282972
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 136fbc5dc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59348 ; free virtual = 282972
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59348 ; free virtual = 282972

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1032b4474

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59286 ; free virtual = 282914

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11822813b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59255 ; free virtual = 282884

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11822813b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59254 ; free virtual = 282884
Phase 1 Placer Initialization | Checksum: 11822813b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59253 ; free virtual = 282883

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1936d8fc7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59225 ; free virtual = 282855

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 163 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 76 nets or cells. Created 0 new cell, deleted 76 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59054 ; free virtual = 282693

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             76  |                    76  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             76  |                    76  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 23e93d680

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59039 ; free virtual = 282678
Phase 2.2 Global Placement Core | Checksum: 16ba78cfa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59031 ; free virtual = 282670
Phase 2 Global Placement | Checksum: 16ba78cfa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59030 ; free virtual = 282670

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b1f85ba8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59022 ; free virtual = 282662

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2199fa933

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59003 ; free virtual = 282644

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17e1cf213

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59001 ; free virtual = 282643

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e7982ffe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 59001 ; free virtual = 282642

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19e84c9e7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58913 ; free virtual = 282557

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f76fad94

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58903 ; free virtual = 282548

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 27e2f8868

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58902 ; free virtual = 282547
Phase 3 Detail Placement | Checksum: 27e2f8868

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58900 ; free virtual = 282545

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1edc650b9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.479 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c9c1ba49

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58850 ; free virtual = 282497
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d1206e8c

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58847 ; free virtual = 282494
Phase 4.1.1.1 BUFG Insertion | Checksum: 1edc650b9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58845 ; free virtual = 282492
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.479. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fdd10464

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58842 ; free virtual = 282490
Phase 4.1 Post Commit Optimization | Checksum: 1fdd10464

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58839 ; free virtual = 282487

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fdd10464

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58837 ; free virtual = 282486

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fdd10464

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58834 ; free virtual = 282483

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58834 ; free virtual = 282483
Phase 4.4 Final Placement Cleanup | Checksum: 1c54ce52b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58833 ; free virtual = 282481
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c54ce52b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58831 ; free virtual = 282479
Ending Placer Task | Checksum: ec73a10d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58830 ; free virtual = 282478
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58845 ; free virtual = 282493
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58807 ; free virtual = 282467
INFO: [Common 17-1381] The checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/impl_1/shared_bram_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file shared_bram_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58731 ; free virtual = 282388
INFO: [runtcl-4] Executing : report_utilization -file shared_bram_wrapper_utilization_placed.rpt -pb shared_bram_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shared_bram_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58721 ; free virtual = 282379
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 58625 ; free virtual = 282295
INFO: [Common 17-1381] The checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/impl_1/shared_bram_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d02d44b6 ConstDB: 0 ShapeSum: 1c465c57 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18dd9f9f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57625 ; free virtual = 281333
Post Restoration Checksum: NetGraph: e258e114 NumContArr: ab8118e0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18dd9f9f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57622 ; free virtual = 281330

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18dd9f9f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57581 ; free virtual = 281290

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18dd9f9f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57581 ; free virtual = 281290
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 186063bd4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57499 ; free virtual = 281211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.574  | TNS=0.000  | WHS=-0.352 | THS=-62.692|

Phase 2 Router Initialization | Checksum: 1feda9763

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57483 ; free virtual = 281195

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00227814 %
  Global Horizontal Routing Utilization  = 0.00211291 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5067
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5066
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17c110071

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57339 ; free virtual = 281053

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 734
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.503  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 219182e0d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57278 ; free virtual = 280994

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.503  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ccfd833f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57264 ; free virtual = 280982
Phase 4 Rip-up And Reroute | Checksum: ccfd833f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57264 ; free virtual = 280981

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ccfd833f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57263 ; free virtual = 280980

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ccfd833f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57262 ; free virtual = 280979
Phase 5 Delay and Skew Optimization | Checksum: ccfd833f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57261 ; free virtual = 280979

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9f2693a9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57244 ; free virtual = 280962
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.618  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 652d4399

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57243 ; free virtual = 280961
Phase 6 Post Hold Fix | Checksum: 652d4399

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57242 ; free virtual = 280960

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.956871 %
  Global Horizontal Routing Utilization  = 1.37018 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 125c70992

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57239 ; free virtual = 280957

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 125c70992

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57237 ; free virtual = 280955

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e76186e1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57215 ; free virtual = 280935

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.618  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e76186e1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57215 ; free virtual = 280935
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57251 ; free virtual = 280971

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57250 ; free virtual = 280970
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3328.457 ; gain = 0.000 ; free physical = 57202 ; free virtual = 280934
INFO: [Common 17-1381] The checkpoint '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/impl_1/shared_bram_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file shared_bram_wrapper_drc_routed.rpt -pb shared_bram_wrapper_drc_routed.pb -rpx shared_bram_wrapper_drc_routed.rpx
Command: report_drc -file shared_bram_wrapper_drc_routed.rpt -pb shared_bram_wrapper_drc_routed.pb -rpx shared_bram_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/impl_1/shared_bram_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3425.844 ; gain = 97.387 ; free physical = 56863 ; free virtual = 280605
INFO: [runtcl-4] Executing : report_methodology -file shared_bram_wrapper_methodology_drc_routed.rpt -pb shared_bram_wrapper_methodology_drc_routed.pb -rpx shared_bram_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file shared_bram_wrapper_methodology_drc_routed.rpt -pb shared_bram_wrapper_methodology_drc_routed.pb -rpx shared_bram_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/impl_1/shared_bram_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3425.844 ; gain = 0.000 ; free physical = 56622 ; free virtual = 280376
INFO: [runtcl-4] Executing : report_power -file shared_bram_wrapper_power_routed.rpt -pb shared_bram_wrapper_power_summary_routed.pb -rpx shared_bram_wrapper_power_routed.rpx
Command: report_power -file shared_bram_wrapper_power_routed.rpt -pb shared_bram_wrapper_power_summary_routed.pb -rpx shared_bram_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
129 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shared_bram_wrapper_route_status.rpt -pb shared_bram_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file shared_bram_wrapper_timing_summary_routed.rpt -pb shared_bram_wrapper_timing_summary_routed.pb -rpx shared_bram_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file shared_bram_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shared_bram_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shared_bram_wrapper_bus_skew_routed.rpt -pb shared_bram_wrapper_bus_skew_routed.pb -rpx shared_bram_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force shared_bram_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./shared_bram_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Oct 25 20:12:55 2021. For additional details about this file, please refer to the WebTalk help file at /srv3-vol03/tools01/Xilinx/install_main/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3641.621 ; gain = 215.777 ; free physical = 55424 ; free virtual = 279247
INFO: [Common 17-206] Exiting Vivado at Mon Oct 25 20:12:56 2021...
