--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ram_data<0> |    3.243(R)|   -0.110(R)|clk_BUFGP         |   0.000|
ram_data<1> |    3.243(R)|   -0.110(R)|clk_BUFGP         |   0.000|
ram_data<2> |    3.243(R)|   -0.110(R)|clk_BUFGP         |   0.000|
ram_data<3> |    3.238(R)|   -0.105(R)|clk_BUFGP         |   0.000|
ram_data<4> |    3.235(R)|   -0.101(R)|clk_BUFGP         |   0.000|
ram_data<5> |    3.235(R)|   -0.101(R)|clk_BUFGP         |   0.000|
ram_data<6> |    3.293(R)|   -0.169(R)|clk_BUFGP         |   0.000|
ram_data<7> |    3.293(R)|   -0.169(R)|clk_BUFGP         |   0.000|
ram_data<8> |    3.295(R)|   -0.171(R)|clk_BUFGP         |   0.000|
ram_data<9> |    3.295(R)|   -0.171(R)|clk_BUFGP         |   0.000|
ram_data<10>|    3.298(R)|   -0.175(R)|clk_BUFGP         |   0.000|
ram_data<11>|    3.298(R)|   -0.175(R)|clk_BUFGP         |   0.000|
ram_data<12>|    3.304(R)|   -0.182(R)|clk_BUFGP         |   0.000|
ram_data<13>|    3.304(R)|   -0.182(R)|clk_BUFGP         |   0.000|
ram_data<14>|    3.306(R)|   -0.185(R)|clk_BUFGP         |   0.000|
ram_data<15>|    3.306(R)|   -0.185(R)|clk_BUFGP         |   0.000|
rst         |    6.273(R)|   -0.446(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram_addr<0> |    7.810(R)|clk_BUFGP         |   0.000|
ram_addr<1> |    7.859(R)|clk_BUFGP         |   0.000|
ram_addr<2> |    7.325(R)|clk_BUFGP         |   0.000|
ram_addr<3> |    8.166(R)|clk_BUFGP         |   0.000|
ram_addr<4> |    7.931(R)|clk_BUFGP         |   0.000|
ram_addr<5> |    7.862(R)|clk_BUFGP         |   0.000|
ram_addr<6> |    7.822(R)|clk_BUFGP         |   0.000|
ram_addr<7> |    7.820(R)|clk_BUFGP         |   0.000|
ram_addr<8> |    8.083(R)|clk_BUFGP         |   0.000|
ram_addr<9> |    7.554(R)|clk_BUFGP         |   0.000|
ram_addr<10>|    7.813(R)|clk_BUFGP         |   0.000|
ram_addr<11>|    7.553(R)|clk_BUFGP         |   0.000|
ram_addr<12>|    7.867(R)|clk_BUFGP         |   0.000|
ram_addr<13>|    7.543(R)|clk_BUFGP         |   0.000|
ram_addr<14>|    8.158(R)|clk_BUFGP         |   0.000|
ram_addr<15>|    7.820(R)|clk_BUFGP         |   0.000|
ram_data<0> |    9.547(R)|clk_BUFGP         |   0.000|
ram_data<1> |    9.912(R)|clk_BUFGP         |   0.000|
ram_data<2> |    9.595(R)|clk_BUFGP         |   0.000|
ram_data<3> |    9.337(R)|clk_BUFGP         |   0.000|
ram_data<4> |    8.250(R)|clk_BUFGP         |   0.000|
ram_data<5> |    8.267(R)|clk_BUFGP         |   0.000|
ram_data<6> |    8.433(R)|clk_BUFGP         |   0.000|
ram_data<7> |    8.399(R)|clk_BUFGP         |   0.000|
ram_data<8> |    8.477(R)|clk_BUFGP         |   0.000|
ram_data<9> |    8.542(R)|clk_BUFGP         |   0.000|
ram_data<10>|    8.759(R)|clk_BUFGP         |   0.000|
ram_data<11>|    9.040(R)|clk_BUFGP         |   0.000|
ram_data<12>|    9.198(R)|clk_BUFGP         |   0.000|
ram_data<13>|    8.929(R)|clk_BUFGP         |   0.000|
ram_data<14>|    8.732(R)|clk_BUFGP         |   0.000|
ram_data<15>|    8.978(R)|clk_BUFGP         |   0.000|
ram_oe      |    8.057(R)|clk_BUFGP         |   0.000|
ram_rw      |    8.160(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.639|   14.937|   15.300|   15.545|
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 13 22:52:48 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 370 MB



