Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ps2_keyboard_model
Compiling module xil_defaultlib.GPRS
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.barrel
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.rv32is
Compiling module xil_defaultlib.testmem
Compiling module xil_defaultlib.testdmem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.clkgen(clk_freq=25000000)
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.text_mem
Compiling module xil_defaultlib.ascii2rgb
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.clkgen(clk_freq=10000000)
Compiling module xil_defaultlib.scancode_ram
Compiling module xil_defaultlib.shift_ram
Compiling module xil_defaultlib.ps2_keyboard
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.clkgen_default
Compiling module xil_defaultlib.bcd7seg
Compiling module xil_defaultlib.mainDesign
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
