

================================================================
== Vitis HLS Report for 'message_passing'
================================================================
* Date:           Wed Apr 14 23:01:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.834 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17708|    17708|  0.177 ms|  0.177 ms|  17708|  17708|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                           |     5700|     5700|         1|          1|          1|   5700|       yes|
        |- VITIS_LOOP_47_1_VITIS_LOOP_51_2  |    12004|    12004|         6|          1|          1|  12000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 6, States = { 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 10 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln46 = br void %memset.loop" [GIN_compute.cpp:46]   --->   Operation 15 'br' 'br_ln46' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = phi i13 0, void, i13 %empty_45, void %memset.loop.split"   --->   Operation 16 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.75ns)   --->   "%empty_45 = add i13 %empty, i13 1"   --->   Operation 17 'add' 'empty_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.64ns)   --->   "%exitcond963 = icmp_eq  i13 %empty, i13 5700"   --->   Operation 19 'icmp' 'exitcond963' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5700, i64 5700, i64 5700"   --->   Operation 20 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond963, void %memset.loop.split, void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast = zext i13 %empty"   --->   Operation 22 'zext' 'p_cast' <Predicate = (!exitcond963)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%message_V_addr = getelementptr i32 %message_V, i64 0, i64 %p_cast"   --->   Operation 23 'getelementptr' 'message_V_addr' <Predicate = (!exitcond963)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.03ns)   --->   "%store_ln0 = store i32 0, i16 %message_V_addr"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond963)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60000> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!exitcond963)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln47 = br void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [GIN_compute.cpp:47]   --->   Operation 26 'br' 'br_ln47' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.21>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 %add_ln47_1, void %split, i14 0, void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader" [GIN_compute.cpp:47]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%e = phi i6 %select_ln47_1, void %split, i6 0, void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader" [GIN_compute.cpp:47]   --->   Operation 28 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%dim = phi i9 %add_ln51, void %split, i9 0, void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader" [GIN_compute.cpp:51]   --->   Operation 29 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.76ns)   --->   "%add_ln47_1 = add i14 %indvar_flatten, i14 1" [GIN_compute.cpp:47]   --->   Operation 30 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.65ns)   --->   "%icmp_ln47 = icmp_eq  i14 %indvar_flatten, i14 12000" [GIN_compute.cpp:47]   --->   Operation 32 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %split, void" [GIN_compute.cpp:47]   --->   Operation 33 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln47 = add i6 %e, i6 1" [GIN_compute.cpp:47]   --->   Operation 34 'add' 'add_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.59ns)   --->   "%icmp_ln51 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:51]   --->   Operation 35 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.30ns)   --->   "%select_ln47 = select i1 %icmp_ln51, i9 0, i9 %dim" [GIN_compute.cpp:47]   --->   Operation 36 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.29ns)   --->   "%select_ln47_1 = select i1 %icmp_ln51, i6 %add_ln47, i6 %e" [GIN_compute.cpp:47]   --->   Operation 37 'select' 'select_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln48_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln47, i1 0" [GIN_compute.cpp:48]   --->   Operation 38 'bitconcatenate' 'shl_ln48_mid1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %e, i1 0" [GIN_compute.cpp:48]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln47_2 = select i1 %icmp_ln51, i7 %shl_ln48_mid1, i7 %shl_ln" [GIN_compute.cpp:47]   --->   Operation 40 'select' 'select_ln47_2' <Predicate = (!icmp_ln47)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %select_ln47_2" [GIN_compute.cpp:47]   --->   Operation 41 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln47" [GIN_compute.cpp:48]   --->   Operation 42 'getelementptr' 'edge_list_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (1.20ns)   --->   "%edge_list_load = load i10 %edge_list_addr" [GIN_compute.cpp:47]   --->   Operation 43 'load' 'edge_list_load' <Predicate = (!icmp_ln47)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln47 = or i7 %select_ln47_2, i7 1" [GIN_compute.cpp:47]   --->   Operation 44 'or' 'or_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i7 %or_ln47" [GIN_compute.cpp:47]   --->   Operation 45 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln47_1" [GIN_compute.cpp:49]   --->   Operation 46 'getelementptr' 'edge_list_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (1.20ns)   --->   "%edge_list_load_1 = load i10 %edge_list_addr_1" [GIN_compute.cpp:47]   --->   Operation 47 'load' 'edge_list_load_1' <Predicate = (!icmp_ln47)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 48 [1/1] (0.71ns)   --->   "%add_ln51 = add i9 %select_ln47, i9 1" [GIN_compute.cpp:51]   --->   Operation 48 'add' 'add_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i6 %select_ln47_1"   --->   Operation 49 'zext' 'zext_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 50 [3/3] (0.99ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i15 %zext_ln703, i15 300"   --->   Operation 50 'mul' 'mul_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/2] (1.20ns)   --->   "%edge_list_load = load i10 %edge_list_addr" [GIN_compute.cpp:47]   --->   Operation 51 'load' 'edge_list_load' <Predicate = (!icmp_ln47)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %edge_list_load"   --->   Operation 52 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 53 [3/3] (0.99ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln703_1 = mul i16 %trunc_ln703, i16 300"   --->   Operation 53 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [1/2] (1.20ns)   --->   "%edge_list_load_1 = load i10 %edge_list_addr_1" [GIN_compute.cpp:47]   --->   Operation 54 'load' 'edge_list_load_1' <Predicate = (!icmp_ln47)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i32 %edge_list_load_1"   --->   Operation 55 'trunc' 'trunc_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 56 [3/3] (0.99ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_2 = mul i16 %trunc_ln703_1, i16 300"   --->   Operation 56 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 57 [2/3] (0.99ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i15 %zext_ln703, i15 300"   --->   Operation 57 'mul' 'mul_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 58 [2/3] (0.99ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln703_1 = mul i16 %trunc_ln703, i16 300"   --->   Operation 58 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [2/3] (0.99ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_2 = mul i16 %trunc_ln703_1, i16 300"   --->   Operation 59 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 60 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln703 = mul i15 %zext_ln703, i15 300"   --->   Operation 60 'mul' 'mul_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 61 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln703_1 = mul i16 %trunc_ln703, i16 300"   --->   Operation 61 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_2 = mul i16 %trunc_ln703_1, i16 300"   --->   Operation 62 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i9 %select_ln47"   --->   Operation 63 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i9 %select_ln47"   --->   Operation 64 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_1 = add i15 %mul_ln703, i15 %zext_ln703_2"   --->   Operation 65 'add' 'add_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 66 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_2 = add i16 %mul_ln703_2, i16 %zext_ln703_1"   --->   Operation 66 'add' 'add_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_3 = add i16 %mul_ln703_1, i16 %zext_ln703_1"   --->   Operation 67 'add' 'add_ln703_3' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.68>
ST_8 : Operation 68 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_1 = add i15 %mul_ln703, i15 %zext_ln703_2"   --->   Operation 68 'add' 'add_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i15 %add_ln703_1"   --->   Operation 69 'zext' 'zext_ln703_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%edge_embedding_V_addr = getelementptr i32 %edge_embedding_V, i64 0, i64 %zext_ln703_3"   --->   Operation 70 'getelementptr' 'edge_embedding_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 71 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_2 = add i16 %mul_ln703_2, i16 %zext_ln703_1"   --->   Operation 71 'add' 'add_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i16 %add_ln703_2"   --->   Operation 72 'zext' 'zext_ln703_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%message_V_addr_1 = getelementptr i32 %message_V, i64 0, i64 %zext_ln703_4"   --->   Operation 73 'getelementptr' 'message_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 74 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_3 = add i16 %mul_ln703_1, i16 %zext_ln703_1"   --->   Operation 74 'add' 'add_ln703_3' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i16 %add_ln703_3"   --->   Operation 75 'zext' 'zext_ln703_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_5"   --->   Operation 76 'getelementptr' 'node_embedding_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 77 [2/2] (2.03ns)   --->   "%edge_embedding_V_load = load i18 %edge_embedding_V_addr"   --->   Operation 77 'load' 'edge_embedding_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150000> <RAM>
ST_8 : Operation 78 [2/2] (2.03ns)   --->   "%node_embedding_V_load = load i16 %node_embedding_V_addr"   --->   Operation 78 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60000> <RAM>
ST_8 : Operation 79 [2/2] (2.03ns)   --->   "%message_V_load = load i16 %message_V_addr_1"   --->   Operation 79 'load' 'message_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60000> <RAM>

State 9 <SV = 8> <Delay = 5.83>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_47_1_VITIS_LOOP_51_2_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12000, i64 12000, i64 12000"   --->   Operation 81 'speclooptripcount' 'empty_47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [GIN_compute.cpp:51]   --->   Operation 83 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 84 [1/2] (2.03ns)   --->   "%edge_embedding_V_load = load i18 %edge_embedding_V_addr"   --->   Operation 84 'load' 'edge_embedding_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150000> <RAM>
ST_9 : Operation 85 [1/2] (2.03ns)   --->   "%node_embedding_V_load = load i16 %node_embedding_V_addr"   --->   Operation 85 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60000> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i32 %edge_embedding_V_load"   --->   Operation 86 'trunc' 'trunc_ln703_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln703_3 = trunc i32 %node_embedding_V_load"   --->   Operation 87 'trunc' 'trunc_ln703_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.88ns)   --->   "%msg_V = add i32 %node_embedding_V_load, i32 %edge_embedding_V_load"   --->   Operation 88 'add' 'msg_V' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.87ns)   --->   "%add_ln53 = add i31 %trunc_ln703_3, i31 %trunc_ln703_2" [GIN_compute.cpp:53]   --->   Operation 89 'add' 'add_ln53' <Predicate = (!icmp_ln47)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %msg_V, i32 31"   --->   Operation 90 'bitselect' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%msg_V_1 = select i1 %tmp, i31 0, i31 %add_ln53" [GIN_compute.cpp:54]   --->   Operation 91 'select' 'msg_V_1' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%zext_ln53 = zext i31 %msg_V_1" [GIN_compute.cpp:53]   --->   Operation 92 'zext' 'zext_ln53' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 93 [1/2] (2.03ns)   --->   "%message_V_load = load i16 %message_V_addr_1"   --->   Operation 93 'load' 'message_V_load' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60000> <RAM>
ST_9 : Operation 94 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln703 = add i32 %message_V_load, i32 %zext_ln53"   --->   Operation 94 'add' 'add_ln703' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (2.03ns)   --->   "%store_ln703 = store i32 %add_ln703, i16 %message_V_addr_1"   --->   Operation 95 'store' 'store_ln703' <Predicate = (!icmp_ln47)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60000> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [GIN_compute.cpp:69]   --->   Operation 97 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ message_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ edge_embedding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ node_embedding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
br_ln46               (br               ) [ 01100000000]
empty                 (phi              ) [ 00100000000]
empty_45              (add              ) [ 01100000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
exitcond963           (icmp             ) [ 00100000000]
empty_46              (speclooptripcount) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
p_cast                (zext             ) [ 00000000000]
message_V_addr        (getelementptr    ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
br_ln0                (br               ) [ 01100000000]
br_ln47               (br               ) [ 00011111110]
indvar_flatten        (phi              ) [ 00001000000]
e                     (phi              ) [ 00001000000]
dim                   (phi              ) [ 00001000000]
add_ln47_1            (add              ) [ 00011111110]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
icmp_ln47             (icmp             ) [ 00001111110]
br_ln47               (br               ) [ 00000000000]
add_ln47              (add              ) [ 00000000000]
icmp_ln51             (icmp             ) [ 00000000000]
select_ln47           (select           ) [ 00001111000]
select_ln47_1         (select           ) [ 00011111110]
shl_ln48_mid1         (bitconcatenate   ) [ 00000000000]
shl_ln                (bitconcatenate   ) [ 00000000000]
select_ln47_2         (select           ) [ 00000000000]
zext_ln47             (zext             ) [ 00000000000]
edge_list_addr        (getelementptr    ) [ 00001100000]
or_ln47               (or               ) [ 00000000000]
zext_ln47_1           (zext             ) [ 00000000000]
edge_list_addr_1      (getelementptr    ) [ 00001100000]
add_ln51              (add              ) [ 00011111110]
zext_ln703            (zext             ) [ 00001011000]
edge_list_load        (load             ) [ 00000000000]
trunc_ln703           (trunc            ) [ 00001011000]
edge_list_load_1      (load             ) [ 00000000000]
trunc_ln703_1         (trunc            ) [ 00001011000]
mul_ln703             (mul              ) [ 00001000100]
mul_ln703_1           (mul              ) [ 00001000100]
mul_ln703_2           (mul              ) [ 00001000100]
zext_ln703_1          (zext             ) [ 00001000100]
zext_ln703_2          (zext             ) [ 00001000100]
add_ln703_1           (add              ) [ 00000000000]
zext_ln703_3          (zext             ) [ 00000000000]
edge_embedding_V_addr (getelementptr    ) [ 00001000010]
add_ln703_2           (add              ) [ 00000000000]
zext_ln703_4          (zext             ) [ 00000000000]
message_V_addr_1      (getelementptr    ) [ 00001000010]
add_ln703_3           (add              ) [ 00000000000]
zext_ln703_5          (zext             ) [ 00000000000]
node_embedding_V_addr (getelementptr    ) [ 00001000010]
specloopname_ln0      (specloopname     ) [ 00000000000]
empty_47              (speclooptripcount) [ 00000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
specloopname_ln51     (specloopname     ) [ 00000000000]
edge_embedding_V_load (load             ) [ 00000000000]
node_embedding_V_load (load             ) [ 00000000000]
trunc_ln703_2         (trunc            ) [ 00000000000]
trunc_ln703_3         (trunc            ) [ 00000000000]
msg_V                 (add              ) [ 00000000000]
add_ln53              (add              ) [ 00000000000]
tmp                   (bitselect        ) [ 00000000000]
msg_V_1               (select           ) [ 00000000000]
zext_ln53             (zext             ) [ 00000000000]
message_V_load        (load             ) [ 00000000000]
add_ln703             (add              ) [ 00000000000]
store_ln703           (store            ) [ 00000000000]
br_ln0                (br               ) [ 00011111110]
ret_ln69              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="message_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edge_list">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edge_embedding_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_embedding_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="node_embedding_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_47_1_VITIS_LOOP_51_2_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="message_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="13" slack="0"/>
<pin id="84" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="message_V_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="16" slack="0"/>
<pin id="93" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
<pin id="95" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln0/2 message_V_load/8 store_ln703/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="edge_list_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="7" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
<pin id="113" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge_list_load/4 edge_list_load_1/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="edge_list_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr_1/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="edge_embedding_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="15" slack="0"/>
<pin id="127" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_embedding_V_addr/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="message_V_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="message_V_addr_1/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="node_embedding_V_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="16" slack="0"/>
<pin id="141" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_embedding_V_addr/8 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="18" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge_embedding_V_load/8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="node_embedding_V_load/8 "/>
</bind>
</comp>

<comp id="157" class="1005" name="empty_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="1"/>
<pin id="159" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="empty_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="13" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="1"/>
<pin id="170" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="e_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="1"/>
<pin id="181" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="e (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="e_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e/4 "/>
</bind>
</comp>

<comp id="190" class="1005" name="dim_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="1"/>
<pin id="192" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="dim_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="empty_45_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_45/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="exitcond963_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="0" index="1" bw="13" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond963/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln47_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln47_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="0" index="1" bw="14" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln47_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln51_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln47_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="9" slack="0"/>
<pin id="246" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln47_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_1/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shl_ln48_mid1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln48_mid1/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shl_ln_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln47_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_2/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln47_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="or_ln47_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln47_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln51_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln703_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="1"/>
<pin id="306" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln703_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln703_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_1/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln703_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="3"/>
<pin id="317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln703_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="3"/>
<pin id="320" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln703_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="15" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_3/8 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln703_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_4/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln703_5_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_5/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln703_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_2/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln703_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_3/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="msg_V_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="msg_V/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln53_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="31" slack="0"/>
<pin id="349" dir="0" index="1" bw="31" slack="0"/>
<pin id="350" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="msg_V_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="31" slack="0"/>
<pin id="365" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="msg_V_1/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln53_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/9 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln703_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="31" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/9 "/>
</bind>
</comp>

<comp id="380" class="1007" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="15" slack="0"/>
<pin id="383" dir="0" index="2" bw="9" slack="0"/>
<pin id="384" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/5 add_ln703_1/7 "/>
</bind>
</comp>

<comp id="389" class="1007" name="grp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="0"/>
<pin id="392" dir="0" index="2" bw="9" slack="0"/>
<pin id="393" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/5 add_ln703_3/7 "/>
</bind>
</comp>

<comp id="398" class="1007" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="0" index="2" bw="9" slack="0"/>
<pin id="402" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_2/5 add_ln703_2/7 "/>
</bind>
</comp>

<comp id="407" class="1005" name="empty_45_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="13" slack="0"/>
<pin id="409" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="415" class="1005" name="add_ln47_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="14" slack="0"/>
<pin id="417" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47_1 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln47_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="424" class="1005" name="select_ln47_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="3"/>
<pin id="426" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="select_ln47 "/>
</bind>
</comp>

<comp id="430" class="1005" name="select_ln47_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln47_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="edge_list_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="1"/>
<pin id="438" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="edge_list_addr_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="1"/>
<pin id="443" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr_1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="add_ln51_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="9" slack="0"/>
<pin id="448" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="451" class="1005" name="zext_ln703_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="15" slack="1"/>
<pin id="453" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703 "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln703_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="1"/>
<pin id="458" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703 "/>
</bind>
</comp>

<comp id="461" class="1005" name="trunc_ln703_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="1"/>
<pin id="463" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="zext_ln703_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="zext_ln703_2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="15" slack="1"/>
<pin id="474" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703_2 "/>
</bind>
</comp>

<comp id="477" class="1005" name="edge_embedding_V_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="18" slack="1"/>
<pin id="479" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="edge_embedding_V_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="message_V_addr_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="message_V_addr_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="node_embedding_V_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="node_embedding_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="87" pin=4"/></net>

<net id="97"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="123" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="137" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="130" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="161" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="161" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="161" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="222"><net_src comp="172" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="172" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="183" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="194" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="194" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="236" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="230" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="183" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="230" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="183" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="236" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="258" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="266" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="291"><net_src comp="274" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="302"><net_src comp="242" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="105" pin="7"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="105" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="336"><net_src comp="144" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="150" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="150" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="144" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="337" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="333" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="74" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="341" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="76" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="78" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="347" pin="2"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="87" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="373" pin="2"/><net_sink comp="87" pin=4"/></net>

<net id="385"><net_src comp="304" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="318" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="388"><net_src comp="380" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="394"><net_src comp="307" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="315" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="397"><net_src comp="389" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="403"><net_src comp="311" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="64" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="315" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="406"><net_src comp="398" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="410"><net_src comp="201" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="418"><net_src comp="218" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="423"><net_src comp="224" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="242" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="433"><net_src comp="250" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="439"><net_src comp="98" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="444"><net_src comp="115" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="449"><net_src comp="298" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="454"><net_src comp="304" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="459"><net_src comp="307" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="464"><net_src comp="311" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="469"><net_src comp="315" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="475"><net_src comp="318" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="480"><net_src comp="123" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="485"><net_src comp="130" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="491"><net_src comp="137" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: message_V | {2 9 }
 - Input state : 
	Port: message_passing : message_V | {8 9 }
	Port: message_passing : edge_list | {4 5 }
	Port: message_passing : edge_embedding_V | {8 9 }
	Port: message_passing : node_embedding_V | {8 9 }
  - Chain level:
	State 1
	State 2
		empty_45 : 1
		exitcond963 : 1
		br_ln0 : 2
		p_cast : 1
		message_V_addr : 2
		store_ln0 : 3
	State 3
	State 4
		add_ln47_1 : 1
		icmp_ln47 : 1
		br_ln47 : 2
		add_ln47 : 1
		icmp_ln51 : 1
		select_ln47 : 2
		select_ln47_1 : 2
		shl_ln48_mid1 : 2
		shl_ln : 1
		select_ln47_2 : 3
		zext_ln47 : 4
		edge_list_addr : 5
		edge_list_load : 6
		or_ln47 : 4
		zext_ln47_1 : 4
		edge_list_addr_1 : 5
		edge_list_load_1 : 6
		add_ln51 : 3
	State 5
		mul_ln703 : 1
		trunc_ln703 : 1
		mul_ln703_1 : 2
		trunc_ln703_1 : 1
		mul_ln703_2 : 2
	State 6
	State 7
		add_ln703_1 : 1
		add_ln703_2 : 1
		add_ln703_3 : 1
	State 8
		zext_ln703_3 : 1
		edge_embedding_V_addr : 2
		zext_ln703_4 : 1
		message_V_addr_1 : 2
		zext_ln703_5 : 1
		node_embedding_V_addr : 2
		edge_embedding_V_load : 3
		node_embedding_V_load : 3
		message_V_load : 3
	State 9
		trunc_ln703_2 : 1
		trunc_ln703_3 : 1
		msg_V : 1
		add_ln53 : 2
		tmp : 2
		msg_V_1 : 3
		zext_ln53 : 4
		add_ln703 : 5
		store_ln703 : 6
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    empty_45_fu_201   |    0    |    0    |    20   |
|          |   add_ln47_1_fu_218  |    0    |    0    |    21   |
|          |    add_ln47_fu_230   |    0    |    0    |    13   |
|    add   |    add_ln51_fu_298   |    0    |    0    |    16   |
|          |     msg_V_fu_341     |    0    |    0    |    39   |
|          |    add_ln53_fu_347   |    0    |    0    |    38   |
|          |   add_ln703_fu_373   |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln47_fu_242  |    0    |    0    |    9    |
|  select  | select_ln47_1_fu_250 |    0    |    0    |    6    |
|          | select_ln47_2_fu_274 |    0    |    0    |    7    |
|          |    msg_V_1_fu_361    |    0    |    0    |    31   |
|----------|----------------------|---------|---------|---------|
|          |  exitcond963_fu_207  |    0    |    0    |    12   |
|   icmp   |   icmp_ln47_fu_224   |    0    |    0    |    12   |
|          |   icmp_ln51_fu_236   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_380      |    1    |    0    |    0    |
|  muladd  |      grp_fu_389      |    1    |    0    |    0    |
|          |      grp_fu_398      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     p_cast_fu_213    |    0    |    0    |    0    |
|          |   zext_ln47_fu_282   |    0    |    0    |    0    |
|          |  zext_ln47_1_fu_293  |    0    |    0    |    0    |
|          |   zext_ln703_fu_304  |    0    |    0    |    0    |
|   zext   |  zext_ln703_1_fu_315 |    0    |    0    |    0    |
|          |  zext_ln703_2_fu_318 |    0    |    0    |    0    |
|          |  zext_ln703_3_fu_321 |    0    |    0    |    0    |
|          |  zext_ln703_4_fu_325 |    0    |    0    |    0    |
|          |  zext_ln703_5_fu_329 |    0    |    0    |    0    |
|          |   zext_ln53_fu_369   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate| shl_ln48_mid1_fu_258 |    0    |    0    |    0    |
|          |     shl_ln_fu_266    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln47_fu_287    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln703_fu_307  |    0    |    0    |    0    |
|   trunc  | trunc_ln703_1_fu_311 |    0    |    0    |    0    |
|          | trunc_ln703_2_fu_333 |    0    |    0    |    0    |
|          | trunc_ln703_3_fu_337 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_353      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |    0    |   274   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln47_1_reg_415     |   14   |
|       add_ln51_reg_446      |    9   |
|         dim_reg_190         |    9   |
|          e_reg_179          |    6   |
|edge_embedding_V_addr_reg_477|   18   |
|   edge_list_addr_1_reg_441  |   10   |
|    edge_list_addr_reg_436   |   10   |
|       empty_45_reg_407      |   13   |
|        empty_reg_157        |   13   |
|      icmp_ln47_reg_420      |    1   |
|    indvar_flatten_reg_168   |   14   |
|   message_V_addr_1_reg_482  |   16   |
|node_embedding_V_addr_reg_488|   16   |
|    select_ln47_1_reg_430    |    6   |
|     select_ln47_reg_424     |    9   |
|    trunc_ln703_1_reg_461    |   16   |
|     trunc_ln703_reg_456     |   16   |
|     zext_ln703_1_reg_466    |   16   |
|     zext_ln703_2_reg_472    |   15   |
|      zext_ln703_reg_451     |   15   |
+-----------------------------+--------+
|            Total            |   242  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_87 |  p4  |   2  |  16  |   32   ||    9    |
| grp_access_fu_105 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_144 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_150 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_380    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_380    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_389    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_389    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_398    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_398    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   322  ||  5.031  ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   274  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   117  |
|  Register |    -   |    -   |   242  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   242  |   391  |
+-----------+--------+--------+--------+--------+
