Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri May 12 14:20:45 2017
| Host         : Dan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             183 |           54 |
| Yes          | No                    | Yes                    |              20 |            6 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------+---------------------+------------------+----------------+
|         Clock Signal         |     Enable Signal     |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG               | p1/eqOp               |                     |                1 |              2 |
|  clk_IBUF_BUFG               | p1/multOp             | p1/Reg_IF_ID_reg[1] |                1 |              4 |
|  p5/extension_reg[5]_i_1_n_0 |                       |                     |                2 |              5 |
|  clk_IBUF_BUFG               | p1/Reg_MEM_WB_reg[21] |                     |                4 |             16 |
|  p7/rez_mult_reg[15]_i_1_n_0 |                       |                     |                7 |             16 |
|  clk_IBUF_BUFG               |                       |                     |                6 |             20 |
|  clk_IBUF_BUFG               | p1/multOp             | p2/AR[0]            |                6 |             20 |
|  clk_IBUF_BUFG               | p1/p_0_in             |                     |                6 |             48 |
|  clk_IBUF_BUFG               | p1/multOp             |                     |               54 |            183 |
+------------------------------+-----------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


