// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE // -- Begin function _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception3262[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.visible .entry _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE(
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<268>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3539>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<315>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r273, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd89, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r274, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r274, 34943;
	@%p2 bra 	$L__BB0_172;
	bra.uni 	$L__BB0_1;
$L__BB0_172:                            // %L10
	ld.param.u64 	%rd90, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r4, %r3, 9;
	mov.u32 	%r5, %tid.x;
	or.b32  	%r275, %r4, %r5;
	or.b32  	%r276, %r275, %r2;
	mul.wide.u32 	%rd96, %r276, 4;
	add.s64 	%rd5, %rd90, %rd96;
	mov.u32 	%r277, 1;
	st.global.u32 	[%rd5], %r277;
	and.b32  	%r6, %r5, 3;
	shr.u32 	%r7, %r5, 2;
	mul.lo.s32 	%r278, %r6, %r7;
	and.b32  	%r279, %r278, 7;
	cvt.rn.f32.s32 	%f185, %r279;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f1, %f185, %f186;
	abs.f32 	%f750, %f1;
	setp.lt.f32 	%p3, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p263, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p3 bra 	$L__BB0_184;
// %bb.173:
	@%p263 bra 	$L__BB0_180;
	bra.uni 	$L__BB0_174;
$L__BB0_180:
	mov.b32 	%r160, %f750;
	and.b32  	%r280, %r160, 8388607;
	or.b32  	%r3492, %r280, 1065353216;
	mov.b32 	%f745, %r3492;
	add.s32 	%r281, %r160, -1073741824;
	and.b32  	%r3493, %r281, -8388608;
	setp.eq.s32 	%p10, %r3493, 0;
	@%p10 bra 	$L__BB0_183;
// %bb.181:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_182:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r282, %r3493, 192937984;
	add.s32 	%r283, %r3492, %r282;
	mov.b32 	%f197, %r283;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3493, %r3493, %r282;
	mov.b32 	%r3492, %f745;
	setp.ne.s32 	%p11, %r3493, 0;
	setp.ne.s32 	%p12, %r3492, 0;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_182;
$L__BB0_183:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p14, %r160, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p14;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_184;
$L__BB0_174:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r159, %f154;
	setp.lt.u32 	%p5, %r159, 1073741824;
	@%p5 bra 	$L__BB0_179;
// %bb.175:
	setp.lt.u32 	%p6, %r159, -2147483647;
	@%p6 bra 	$L__BB0_177;
// %bb.176:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p9, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p9;
	bra.uni 	$L__BB0_179;
$L__BB0_177:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p7, %f154, 0f40800000;
	@%p7 bra 	$L__BB0_179;
// %bb.178:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p8, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p8;
$L__BB0_179:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_184:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p15, %f206, 0f7F800000;
	mov.b32 	%r284, %f1;
	and.b32  	%r167, %r284, -2147483648;
	@%p15 bra 	$L__BB0_186;
// %bb.185:
	mov.b32 	%r285, %f746;
	or.b32  	%r286, %r167, %r285;
	mov.b32 	%f746, %r286;
$L__BB0_186:                            // %__nv_fmodf.exit
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r293, %f207;
	and.b32  	%r294, %r293, -2147483648;
	shl.b32 	%r170, %r5, 1;
	and.b32  	%r301, %r170, 2;
	mul.lo.s32 	%r171, %r301, %r7;
	cvt.rn.f32.s32 	%f239, %r171;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p23, %f726, 0f40000000;
	setp.gtu.f32 	%p264, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p23 bra 	$L__BB0_13;
// %bb.2:
	@%p264 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_3;
$L__BB0_9:
	mov.b32 	%r9, %f726;
	and.b32  	%r302, %r9, 8388607;
	or.b32  	%r3458, %r302, 1065353216;
	mov.b32 	%f705, %r3458;
	add.s32 	%r303, %r9, -1073741824;
	and.b32  	%r3459, %r303, -8388608;
	setp.eq.s32 	%p30, %r3459, 0;
	@%p30 bra 	$L__BB0_12;
// %bb.10:                              // %__nv_fmaf_rn.exit4.i.i.i2331.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_11:                             // %__nv_fmaf_rn.exit4.i.i.i2331
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r304, %r3459, 192937984;
	add.s32 	%r305, %r3458, %r304;
	mov.b32 	%f251, %r305;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3459, %r3459, %r304;
	mov.b32 	%r3458, %f705;
	setp.ne.s32 	%p31, %r3459, 0;
	setp.ne.s32 	%p32, %r3458, 0;
	and.pred  	%p33, %p31, %p32;
	@%p33 bra 	$L__BB0_11;
$L__BB0_12:                             // %__internal_fmodf_slowpath_mod.exit.i.i2333
	setp.gt.u32 	%p34, %r9, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p34;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_13;
$L__BB0_3:                              // %__nv_fast_fdividef.exit.i.i.i2310
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f4, %f704, 0fC0000000, %f726;
	mov.b32 	%r8, %f4;
	setp.lt.u32 	%p25, %r8, 1073741824;
	@%p25 bra 	$L__BB0_8;
// %bb.4:
	setp.lt.u32 	%p26, %r8, -2147483647;
	@%p26 bra 	$L__BB0_6;
// %bb.5:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p29, %f4, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p29;
	bra.uni 	$L__BB0_8;
$L__BB0_6:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p27, %f4, 0f40800000;
	@%p27 bra 	$L__BB0_8;
// %bb.7:                               // %__nv_fmaf_rn.exit.i.i.i2314
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f4;
	setp.ge.f32 	%p28, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p28;
$L__BB0_8:                              // %__internal_fmodf_fastpath_quot.exit.i.i2317
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_13:                             // %__internal_fmodf_kernel.exit.i2336
	or.b32  	%r295, %r294, 1056964608;
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p35, %f260, 0f7F800000;
	mov.b32 	%r306, %f168;
	and.b32  	%r16, %r306, -2147483648;
	@%p35 bra 	$L__BB0_15;
// %bb.14:
	mov.b32 	%r307, %f706;
	or.b32  	%r308, %r16, %r307;
	mov.b32 	%f706, %r308;
$L__BB0_15:                             // %__nv_fmodf.exit2337
	mov.b32 	%f208, %r295;
	add.f32 	%f261, %f706, %f706;
	mov.b32 	%r309, %f261;
	and.b32  	%r310, %r309, -2147483648;
	or.b32  	%r311, %r310, 1056964608;
	add.s32 	%r317, %r171, %r7;
	cvt.rn.f32.s32 	%f291, %r317;
	div.approx.f32 	%f20, %f291, %f240;
	abs.f32 	%f730, %f20;
	setp.lt.f32 	%p43, %f730, 0f40000000;
	setp.gtu.f32 	%p265, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p43 bra 	$L__BB0_27;
// %bb.16:
	@%p265 bra 	$L__BB0_23;
	bra.uni 	$L__BB0_17;
$L__BB0_23:
	mov.b32 	%r18, %f730;
	and.b32  	%r318, %r18, 8388607;
	or.b32  	%r3460, %r318, 1065353216;
	mov.b32 	%f709, %r3460;
	add.s32 	%r319, %r18, -1073741824;
	and.b32  	%r3461, %r319, -8388608;
	setp.eq.s32 	%p50, %r3461, 0;
	@%p50 bra 	$L__BB0_26;
// %bb.24:                              // %__nv_fmaf_rn.exit4.i.i.i2362.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_25:                             // %__nv_fmaf_rn.exit4.i.i.i2362
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r320, %r3461, 192937984;
	add.s32 	%r321, %r3460, %r320;
	mov.b32 	%f303, %r321;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3461, %r3461, %r320;
	mov.b32 	%r3460, %f709;
	setp.ne.s32 	%p51, %r3461, 0;
	setp.ne.s32 	%p52, %r3460, 0;
	and.pred  	%p53, %p51, %p52;
	@%p53 bra 	$L__BB0_25;
$L__BB0_26:                             // %__internal_fmodf_slowpath_mod.exit.i.i2364
	setp.gt.u32 	%p54, %r18, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p54;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_27;
$L__BB0_17:                             // %__nv_fast_fdividef.exit.i.i.i2341
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f23, %f708, 0fC0000000, %f730;
	mov.b32 	%r17, %f23;
	setp.lt.u32 	%p45, %r17, 1073741824;
	@%p45 bra 	$L__BB0_22;
// %bb.18:
	setp.lt.u32 	%p46, %r17, -2147483647;
	@%p46 bra 	$L__BB0_20;
// %bb.19:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p49, %f23, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p49;
	bra.uni 	$L__BB0_22;
$L__BB0_20:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p47, %f23, 0f40800000;
	@%p47 bra 	$L__BB0_22;
// %bb.21:                              // %__nv_fmaf_rn.exit.i.i.i2345
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f23;
	setp.ge.f32 	%p48, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p48;
$L__BB0_22:                             // %__internal_fmodf_fastpath_quot.exit.i.i2348
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_27:                             // %__internal_fmodf_kernel.exit.i2367
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	mov.b32 	%f262, %r311;
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p55, %f312, 0f7F800000;
	mov.b32 	%r322, %f20;
	and.b32  	%r25, %r322, -2147483648;
	@%p55 bra 	$L__BB0_29;
// %bb.28:
	mov.b32 	%r323, %f710;
	or.b32  	%r324, %r25, %r323;
	mov.b32 	%f710, %r324;
$L__BB0_29:                             // %__nv_fmodf.exit2368
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p16, %f211, 0f4B000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r331, %f313;
	and.b32  	%r332, %r331, -2147483648;
	or.b32  	%r333, %r332, 1056964608;
	mov.b32 	%f314, %r333;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	mul.lo.s32 	%r28, %r170, %r7;
	and.b32  	%r339, %r28, 2;
	cvt.rn.f32.s32 	%f345, %r339;
	div.approx.f32 	%f37, %f345, %f703;
	abs.f32 	%f734, %f37;
	setp.lt.f32 	%p63, %f734, 0f40000000;
	setp.gtu.f32 	%p266, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p63 bra 	$L__BB0_41;
// %bb.30:
	@%p266 bra 	$L__BB0_37;
	bra.uni 	$L__BB0_31;
$L__BB0_37:
	mov.b32 	%r30, %f734;
	and.b32  	%r340, %r30, 8388607;
	or.b32  	%r3462, %r340, 1065353216;
	mov.b32 	%f713, %r3462;
	add.s32 	%r341, %r30, -1073741824;
	and.b32  	%r3463, %r341, -8388608;
	setp.eq.s32 	%p70, %r3463, 0;
	@%p70 bra 	$L__BB0_40;
// %bb.38:                              // %__nv_fmaf_rn.exit4.i.i.i2393.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_39:                             // %__nv_fmaf_rn.exit4.i.i.i2393
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r342, %r3463, 192937984;
	add.s32 	%r343, %r3462, %r342;
	mov.b32 	%f357, %r343;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3463, %r3463, %r342;
	mov.b32 	%r3462, %f713;
	setp.ne.s32 	%p71, %r3463, 0;
	setp.ne.s32 	%p72, %r3462, 0;
	and.pred  	%p73, %p71, %p72;
	@%p73 bra 	$L__BB0_39;
$L__BB0_40:                             // %__internal_fmodf_slowpath_mod.exit.i.i2395
	setp.gt.u32 	%p74, %r30, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p74;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_41;
$L__BB0_31:                             // %__nv_fast_fdividef.exit.i.i.i2372
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f40, %f712, 0fC0000000, %f734;
	mov.b32 	%r29, %f40;
	setp.lt.u32 	%p65, %r29, 1073741824;
	@%p65 bra 	$L__BB0_36;
// %bb.32:
	setp.lt.u32 	%p66, %r29, -2147483647;
	@%p66 bra 	$L__BB0_34;
// %bb.33:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p69, %f40, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p69;
	bra.uni 	$L__BB0_36;
$L__BB0_34:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p67, %f40, 0f40800000;
	@%p67 bra 	$L__BB0_36;
// %bb.35:                              // %__nv_fmaf_rn.exit.i.i.i2376
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f40;
	setp.ge.f32 	%p68, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p68;
$L__BB0_36:                             // %__internal_fmodf_fastpath_quot.exit.i.i2379
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_41:                             // %__internal_fmodf_kernel.exit.i2398
	selp.f32 	%f212, %f207, %f210, %p16;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p17, %f211, 0f3F000000;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p36, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p56, %f317, 0f4B000000;
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p75, %f366, 0f7F800000;
	mov.b32 	%r344, %f37;
	and.b32  	%r37, %r344, -2147483648;
	@%p75 bra 	$L__BB0_43;
// %bb.42:
	mov.b32 	%r345, %f714;
	or.b32  	%r346, %r37, %r345;
	mov.b32 	%f714, %r346;
$L__BB0_43:                             // %__nv_fmodf.exit2399
	selp.f32 	%f214, %f213, %f212, %p17;
	selp.f32 	%f266, %f261, %f264, %p36;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p37, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p56;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p57, %f317, 0f3F000000;
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r347, %f367;
	and.b32  	%r348, %r347, -2147483648;
	or.b32  	%r349, %r348, 1056964608;
	mov.b32 	%f368, %r349;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p76, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p76;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p77, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p77;
	cvt.rzi.s32.f32 	%r350, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r351, %r350, 1;
	setp.eq.b32 	%p78, %r351, 1;
	selp.f32 	%f386, %f384, %f385, %p78;
	selp.f32 	%f387, %f385, %f384, %p78;
	and.b32  	%r352, %r350, 2;
	setp.eq.s32 	%p79, %r352, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p79;
	add.s32 	%r353, %r350, 1;
	and.b32  	%r354, %r353, 2;
	setp.eq.s32 	%p80, %r354, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p81, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f721, %f394, %f389, %p81;
	abs.f32 	%f395, %f714;
	add.s32 	%r355, %r28, %r7;
	and.b32  	%r356, %r355, 3;
	cvt.rn.f32.s32 	%f397, %r356;
	div.approx.f32 	%f56, %f397, %f703;
	abs.f32 	%f738, %f56;
	setp.lt.f32 	%p83, %f738, 0f40000000;
	setp.gtu.f32 	%p267, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p83 bra 	$L__BB0_55;
// %bb.44:
	@%p267 bra 	$L__BB0_51;
	bra.uni 	$L__BB0_45;
$L__BB0_51:
	mov.b32 	%r39, %f738;
	and.b32  	%r357, %r39, 8388607;
	or.b32  	%r3464, %r357, 1065353216;
	mov.b32 	%f717, %r3464;
	add.s32 	%r358, %r39, -1073741824;
	and.b32  	%r3465, %r358, -8388608;
	setp.eq.s32 	%p90, %r3465, 0;
	@%p90 bra 	$L__BB0_54;
// %bb.52:                              // %__nv_fmaf_rn.exit4.i.i.i2424.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_53:                             // %__nv_fmaf_rn.exit4.i.i.i2424
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r359, %r3465, 192937984;
	add.s32 	%r360, %r3464, %r359;
	mov.b32 	%f409, %r360;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3465, %r3465, %r359;
	mov.b32 	%r3464, %f717;
	setp.ne.s32 	%p91, %r3465, 0;
	setp.ne.s32 	%p92, %r3464, 0;
	and.pred  	%p93, %p91, %p92;
	@%p93 bra 	$L__BB0_53;
$L__BB0_54:                             // %__internal_fmodf_slowpath_mod.exit.i.i2426
	setp.gt.u32 	%p94, %r39, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p94;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_55;
$L__BB0_45:                             // %__nv_fast_fdividef.exit.i.i.i2403
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f59, %f716, 0fC0000000, %f738;
	mov.b32 	%r38, %f59;
	setp.lt.u32 	%p85, %r38, 1073741824;
	@%p85 bra 	$L__BB0_50;
// %bb.46:
	setp.lt.u32 	%p86, %r38, -2147483647;
	@%p86 bra 	$L__BB0_48;
// %bb.47:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p89, %f59, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p89;
	bra.uni 	$L__BB0_50;
$L__BB0_48:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p87, %f59, 0f40800000;
	@%p87 bra 	$L__BB0_50;
// %bb.49:                              // %__nv_fmaf_rn.exit.i.i.i2407
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f59;
	setp.ge.f32 	%p88, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p88;
$L__BB0_50:                             // %__internal_fmodf_fastpath_quot.exit.i.i2410
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_55:                             // %__internal_fmodf_kernel.exit.i2429
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f268, %f267, %f266, %p37;
	selp.f32 	%f320, %f319, %f318, %p57;
	selp.f32 	%f392, %f387, %f391, %p80;
	setp.gt.f32 	%p82, %f395, 0f4B800000;
	add.f32 	%f396, %f721, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p95, %f418, 0f7F800000;
	mov.b32 	%r361, %f56;
	and.b32  	%r46, %r361, -2147483648;
	@%p95 bra 	$L__BB0_57;
// %bb.56:
	mov.b32 	%r362, %f718;
	or.b32  	%r363, %r46, %r362;
	mov.b32 	%f718, %r363;
$L__BB0_57:                             // %__nv_fmodf.exit2430
	mul.f32 	%f216, %f215, %f215;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	selp.f32 	%f55, %f396, %f392, %p82;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r364, %f419;
	and.b32  	%r365, %r364, -2147483648;
	or.b32  	%r366, %r365, 1056964608;
	mov.b32 	%f420, %r366;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p96, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p96;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p97, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p97;
	cvt.rzi.s32.f32 	%r367, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r368, %r367, 1;
	setp.eq.b32 	%p98, %r368, 1;
	selp.f32 	%f438, %f436, %f437, %p98;
	selp.f32 	%f439, %f437, %f436, %p98;
	and.b32  	%r369, %r367, 2;
	setp.eq.s32 	%p99, %r369, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p99;
	add.s32 	%r370, %r367, 1;
	and.b32  	%r371, %r370, 2;
	setp.eq.s32 	%p100, %r371, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p100;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p101, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f723, %f446, %f441, %p101;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p102, %f447, 0f4B800000;
	add.f32 	%f448, %f723, 0f3F800000;
	selp.f32 	%f74, %f448, %f444, %p102;
	and.b32  	%r47, %r5, 2;
	setp.eq.s32 	%p103, %r47, 0;
	mov.f32 	%f720, %f55;
	mov.f32 	%f722, %f74;
	@%p103 bra 	$L__BB0_59;
// %bb.58:                              // %L399
	neg.f32 	%f722, %f723;
	neg.f32 	%f720, %f721;
	mov.f32 	%f721, %f55;
	mov.f32 	%f723, %f74;
$L__BB0_59:                             // %L401
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	@%p3 bra 	$L__BB0_194;
// %bb.60:
	@%p263 bra 	$L__BB0_190;
	bra.uni 	$L__BB0_61;
$L__BB0_190:
	mov.b32 	%r173, %f750;
	and.b32  	%r378, %r173, 8388607;
	or.b32  	%r3494, %r378, 1065353216;
	mov.b32 	%f749, %r3494;
	add.s32 	%r379, %r173, -1073741824;
	and.b32  	%r3495, %r379, -8388608;
	setp.eq.s32 	%p111, %r3495, 0;
	@%p111 bra 	$L__BB0_193;
// %bb.191:                             // %__nv_fmaf_rn.exit4.i.i.i2455.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_192:                            // %__nv_fmaf_rn.exit4.i.i.i2455
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r380, %r3495, 192937984;
	add.s32 	%r381, %r3494, %r380;
	mov.b32 	%f459, %r381;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3495, %r3495, %r380;
	mov.b32 	%r3494, %f749;
	setp.ne.s32 	%p112, %r3495, 0;
	setp.ne.s32 	%p113, %r3494, 0;
	and.pred  	%p114, %p112, %p113;
	@%p114 bra 	$L__BB0_192;
$L__BB0_193:                            // %__internal_fmodf_slowpath_mod.exit.i.i2457
	setp.gt.u32 	%p115, %r173, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p115;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_194;
$L__BB0_61:                             // %__nv_fast_fdividef.exit.i.i.i2434
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r172, %f171;
	setp.lt.u32 	%p106, %r172, 1073741824;
	@%p106 bra 	$L__BB0_189;
// %bb.62:
	setp.lt.u32 	%p107, %r172, -2147483647;
	@%p107 bra 	$L__BB0_187;
// %bb.63:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p110, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p110;
	bra.uni 	$L__BB0_189;
$L__BB0_187:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p108, %f171, 0f40800000;
	@%p108 bra 	$L__BB0_189;
// %bb.188:                             // %__nv_fmaf_rn.exit.i.i.i2438
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p109, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p109;
$L__BB0_189:                            // %__internal_fmodf_fastpath_quot.exit.i.i2441
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_194:                            // %__internal_fmodf_kernel.exit.i2460
	cvt.rzi.s32.f32 	%r296, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p116, %f468, 0f7F800000;
	@%p116 bra 	$L__BB0_196;
// %bb.195:
	mov.b32 	%r382, %f750;
	or.b32  	%r383, %r167, %r382;
	mov.b32 	%f750, %r383;
$L__BB0_196:                            // %__nv_fmodf.exit2461
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r297, %r296, 1;
	cvt.rzi.s32.f32 	%r312, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r334, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	add.f32 	%f469, %f750, %f750;
	mov.b32 	%r390, %f469;
	and.b32  	%r391, %r390, -2147483648;
	or.b32  	%r392, %r391, 1056964608;
	mov.b32 	%f470, %r392;
	add.f32 	%f471, %f469, %f470;
	cvt.rzi.f32.f32 	%f472, %f471;
	abs.f32 	%f473, %f469;
	setp.gt.f32 	%p118, %f473, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p118;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p119, %f473, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p119;
	cvt.rzi.s32.f32 	%r393, %f476;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	mul.f32 	%f478, %f477, %f477;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r394, %r393, 1;
	@%p23 bra 	$L__BB0_75;
// %bb.64:
	@%p264 bra 	$L__BB0_71;
	bra.uni 	$L__BB0_65;
$L__BB0_71:
	mov.b32 	%r51, %f726;
	and.b32  	%r398, %r51, 8388607;
	or.b32  	%r3466, %r398, 1065353216;
	mov.b32 	%f725, %r3466;
	add.s32 	%r399, %r51, -1073741824;
	and.b32  	%r3467, %r399, -8388608;
	setp.eq.s32 	%p131, %r3467, 0;
	@%p131 bra 	$L__BB0_74;
// %bb.72:                              // %__nv_fmaf_rn.exit4.i.i.i2486.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_73:                             // %__nv_fmaf_rn.exit4.i.i.i2486
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r400, %r3467, 192937984;
	add.s32 	%r401, %r3466, %r400;
	mov.b32 	%f511, %r401;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3467, %r3467, %r400;
	mov.b32 	%r3466, %f725;
	setp.ne.s32 	%p132, %r3467, 0;
	setp.ne.s32 	%p133, %r3466, 0;
	and.pred  	%p134, %p132, %p133;
	@%p134 bra 	$L__BB0_73;
$L__BB0_74:                             // %__internal_fmodf_slowpath_mod.exit.i.i2488
	setp.gt.u32 	%p135, %r51, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p135;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_75;
$L__BB0_65:                             // %__nv_fast_fdividef.exit.i.i.i2465
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f82, %f724, 0fC0000000, %f726;
	mov.b32 	%r50, %f82;
	setp.lt.u32 	%p126, %r50, 1073741824;
	@%p126 bra 	$L__BB0_70;
// %bb.66:
	setp.lt.u32 	%p127, %r50, -2147483647;
	@%p127 bra 	$L__BB0_68;
// %bb.67:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p130, %f82, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p130;
	bra.uni 	$L__BB0_70;
$L__BB0_68:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p128, %f82, 0f40800000;
	@%p128 bra 	$L__BB0_70;
// %bb.69:                              // %__nv_fmaf_rn.exit.i.i.i2469
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f82;
	setp.ge.f32 	%p129, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p129;
$L__BB0_70:                             // %__internal_fmodf_fastpath_quot.exit.i.i2472
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_75:                             // %__internal_fmodf_kernel.exit.i2491
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p18, %r297, 1;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r313, %r312, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r335, %r334, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p120, %r394, 1;
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p136, %f520, 0f7F800000;
	@%p136 bra 	$L__BB0_77;
// %bb.76:
	mov.b32 	%r402, %f726;
	or.b32  	%r403, %r16, %r402;
	mov.b32 	%f726, %r403;
$L__BB0_77:                             // %__nv_fmodf.exit2492
	selp.f32 	%f226, %f224, %f225, %p18;
	and.b32  	%r298, %r296, 2;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p38, %r313, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p58, %r335, 1;
	selp.f32 	%f488, %f486, %f487, %p120;
	and.b32  	%r395, %r393, 2;
	add.f32 	%f521, %f726, %f726;
	mov.b32 	%r404, %f521;
	and.b32  	%r405, %r404, -2147483648;
	or.b32  	%r406, %r405, 1056964608;
	mov.b32 	%f522, %r406;
	add.f32 	%f523, %f521, %f522;
	cvt.rzi.f32.f32 	%f524, %f523;
	abs.f32 	%f525, %f521;
	setp.gt.f32 	%p138, %f525, 0f4B000000;
	selp.f32 	%f526, %f521, %f524, %p138;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p139, %f525, 0f3F000000;
	selp.f32 	%f528, %f527, %f526, %p139;
	cvt.rzi.s32.f32 	%r407, %f528;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	mul.f32 	%f530, %f529, %f529;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	and.b32  	%r408, %r407, 1;
	setp.eq.b32 	%p140, %r408, 1;
	@%p43 bra 	$L__BB0_89;
// %bb.78:
	@%p265 bra 	$L__BB0_85;
	bra.uni 	$L__BB0_79;
$L__BB0_85:
	mov.b32 	%r59, %f730;
	and.b32  	%r412, %r59, 8388607;
	or.b32  	%r3468, %r412, 1065353216;
	mov.b32 	%f729, %r3468;
	add.s32 	%r413, %r59, -1073741824;
	and.b32  	%r3469, %r413, -8388608;
	setp.eq.s32 	%p151, %r3469, 0;
	@%p151 bra 	$L__BB0_88;
// %bb.86:                              // %__nv_fmaf_rn.exit4.i.i.i2517.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_87:                             // %__nv_fmaf_rn.exit4.i.i.i2517
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r414, %r3469, 192937984;
	add.s32 	%r415, %r3468, %r414;
	mov.b32 	%f561, %r415;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3469, %r3469, %r414;
	mov.b32 	%r3468, %f729;
	setp.ne.s32 	%p152, %r3469, 0;
	setp.ne.s32 	%p153, %r3468, 0;
	and.pred  	%p154, %p152, %p153;
	@%p154 bra 	$L__BB0_87;
$L__BB0_88:                             // %__internal_fmodf_slowpath_mod.exit.i.i2519
	setp.gt.u32 	%p155, %r59, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p155;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_89;
$L__BB0_79:                             // %__nv_fast_fdividef.exit.i.i.i2496
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f99, %f728, 0fC0000000, %f730;
	mov.b32 	%r58, %f99;
	setp.lt.u32 	%p146, %r58, 1073741824;
	@%p146 bra 	$L__BB0_84;
// %bb.80:
	setp.lt.u32 	%p147, %r58, -2147483647;
	@%p147 bra 	$L__BB0_82;
// %bb.81:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p150, %f99, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p150;
	bra.uni 	$L__BB0_84;
$L__BB0_82:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p148, %f99, 0f40800000;
	@%p148 bra 	$L__BB0_84;
// %bb.83:                              // %__nv_fmaf_rn.exit.i.i.i2500
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f99;
	setp.ge.f32 	%p149, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p149;
$L__BB0_84:                             // %__internal_fmodf_fastpath_quot.exit.i.i2503
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_89:                             // %__internal_fmodf_kernel.exit.i2522
	setp.eq.s32 	%p19, %r298, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r299, %r296, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	selp.f32 	%f280, %f278, %f279, %p38;
	and.b32  	%r314, %r312, 2;
	selp.f32 	%f332, %f330, %f331, %p58;
	and.b32  	%r336, %r334, 2;
	setp.eq.s32 	%p121, %r395, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r396, %r393, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	selp.f32 	%f540, %f538, %f539, %p140;
	and.b32  	%r409, %r407, 2;
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p156, %f570, 0f7F800000;
	@%p156 bra 	$L__BB0_91;
// %bb.90:
	mov.b32 	%r416, %f730;
	or.b32  	%r417, %r25, %r416;
	mov.b32 	%f730, %r417;
$L__BB0_91:                             // %__nv_fmodf.exit2523
	selp.f32 	%f227, %f225, %f224, %p18;
	selp.f32 	%f229, %f226, %f228, %p19;
	and.b32  	%r300, %r299, 2;
	setp.eq.f32 	%p21, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	setp.eq.s32 	%p39, %r314, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r315, %r312, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p59, %r336, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r337, %r334, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p120;
	selp.f32 	%f491, %f488, %f490, %p121;
	and.b32  	%r397, %r396, 2;
	setp.eq.f32 	%p123, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	setp.eq.s32 	%p141, %r409, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r410, %r407, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%r424, %f571;
	and.b32  	%r425, %r424, -2147483648;
	or.b32  	%r426, %r425, 1056964608;
	mov.b32 	%f572, %r426;
	add.f32 	%f573, %f571, %f572;
	cvt.rzi.f32.f32 	%f574, %f573;
	abs.f32 	%f575, %f571;
	setp.gt.f32 	%p158, %f575, 0f4B000000;
	selp.f32 	%f576, %f571, %f574, %p158;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p159, %f575, 0f3F000000;
	selp.f32 	%f578, %f577, %f576, %p159;
	cvt.rzi.s32.f32 	%r427, %f578;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	and.b32  	%r428, %r427, 1;
	setp.eq.b32 	%p160, %r428, 1;
	selp.f32 	%f590, %f588, %f589, %p160;
	and.b32  	%r429, %r427, 2;
	setp.eq.s32 	%p161, %r429, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r430, %r427, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	@%p63 bra 	$L__BB0_103;
// %bb.92:
	@%p266 bra 	$L__BB0_99;
	bra.uni 	$L__BB0_93;
$L__BB0_99:
	mov.b32 	%r69, %f734;
	and.b32  	%r432, %r69, 8388607;
	or.b32  	%r3470, %r432, 1065353216;
	mov.b32 	%f733, %r3470;
	add.s32 	%r433, %r69, -1073741824;
	and.b32  	%r3471, %r433, -8388608;
	setp.eq.s32 	%p171, %r3471, 0;
	@%p171 bra 	$L__BB0_102;
// %bb.100:                             // %__nv_fmaf_rn.exit4.i.i.i2548.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_101:                            // %__nv_fmaf_rn.exit4.i.i.i2548
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r434, %r3471, 192937984;
	add.s32 	%r435, %r3470, %r434;
	mov.b32 	%f613, %r435;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3471, %r3471, %r434;
	mov.b32 	%r3470, %f733;
	setp.ne.s32 	%p172, %r3471, 0;
	setp.ne.s32 	%p173, %r3470, 0;
	and.pred  	%p174, %p172, %p173;
	@%p174 bra 	$L__BB0_101;
$L__BB0_102:                            // %__internal_fmodf_slowpath_mod.exit.i.i2550
	setp.gt.u32 	%p175, %r69, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p175;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_103;
$L__BB0_93:                             // %__nv_fast_fdividef.exit.i.i.i2527
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f114, %f732, 0fC0000000, %f734;
	mov.b32 	%r68, %f114;
	setp.lt.u32 	%p166, %r68, 1073741824;
	@%p166 bra 	$L__BB0_98;
// %bb.94:
	setp.lt.u32 	%p167, %r68, -2147483647;
	@%p167 bra 	$L__BB0_96;
// %bb.95:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p170, %f114, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p170;
	bra.uni 	$L__BB0_98;
$L__BB0_96:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p168, %f114, 0f40800000;
	@%p168 bra 	$L__BB0_98;
// %bb.97:                              // %__nv_fmaf_rn.exit.i.i.i2531
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f114;
	setp.ge.f32 	%p169, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p169;
$L__BB0_98:                             // %__internal_fmodf_fastpath_quot.exit.i.i2534
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_103:                            // %__internal_fmodf_kernel.exit.i2553
	setp.eq.s32 	%p20, %r300, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p21;
	abs.f32 	%f236, %f746;
	selp.f32 	%f281, %f279, %f278, %p38;
	selp.f32 	%f283, %f280, %f282, %p39;
	and.b32  	%r316, %r315, 2;
	setp.eq.f32 	%p41, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p58;
	selp.f32 	%f335, %f332, %f334, %p59;
	and.b32  	%r338, %r337, 2;
	setp.eq.f32 	%p61, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p122, %r397, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p123;
	abs.f32 	%f498, %f750;
	selp.f32 	%f541, %f539, %f538, %p140;
	selp.f32 	%f543, %f540, %f542, %p141;
	and.b32  	%r411, %r410, 2;
	setp.eq.f32 	%p143, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p160;
	selp.f32 	%f593, %f590, %f592, %p161;
	and.b32  	%r431, %r430, 2;
	setp.eq.f32 	%p163, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p176, %f622, 0f7F800000;
	@%p176 bra 	$L__BB0_105;
// %bb.104:
	mov.b32 	%r436, %f734;
	or.b32  	%r437, %r37, %r436;
	mov.b32 	%f734, %r437;
$L__BB0_105:                            // %__nv_fmodf.exit2554
	selp.f32 	%f232, %f227, %f231, %p20;
	setp.gt.f32 	%p22, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	setp.eq.s32 	%p40, %r316, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f18, %f288, %f283, %p41;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p60, %r338, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p61;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p122;
	setp.gt.f32 	%p124, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	setp.eq.s32 	%p142, %r411, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f96, %f548, %f543, %p143;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p162, %r431, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p163;
	abs.f32 	%f600, %f730;
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r438, %f623;
	and.b32  	%r439, %r438, -2147483648;
	or.b32  	%r440, %r439, 1056964608;
	mov.b32 	%f624, %r440;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p178, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p178;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p179, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p179;
	cvt.rzi.s32.f32 	%r441, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r442, %r441, 1;
	setp.eq.b32 	%p180, %r442, 1;
	selp.f32 	%f642, %f640, %f641, %p180;
	selp.f32 	%f643, %f641, %f640, %p180;
	and.b32  	%r443, %r441, 2;
	setp.eq.s32 	%p181, %r443, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p181;
	add.s32 	%r444, %r441, 1;
	and.b32  	%r445, %r444, 2;
	setp.eq.s32 	%p182, %r445, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p183, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f741, %f650, %f645, %p183;
	abs.f32 	%f651, %f734;
	@%p83 bra 	$L__BB0_117;
// %bb.106:
	@%p267 bra 	$L__BB0_113;
	bra.uni 	$L__BB0_107;
$L__BB0_113:
	mov.b32 	%r77, %f738;
	and.b32  	%r446, %r77, 8388607;
	or.b32  	%r3472, %r446, 1065353216;
	mov.b32 	%f737, %r3472;
	add.s32 	%r447, %r77, -1073741824;
	and.b32  	%r3473, %r447, -8388608;
	setp.eq.s32 	%p191, %r3473, 0;
	@%p191 bra 	$L__BB0_116;
// %bb.114:                             // %__nv_fmaf_rn.exit4.i.i.i2579.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_115:                            // %__nv_fmaf_rn.exit4.i.i.i2579
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r448, %r3473, 192937984;
	add.s32 	%r449, %r3472, %r448;
	mov.b32 	%f663, %r449;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3473, %r3473, %r448;
	mov.b32 	%r3472, %f737;
	setp.ne.s32 	%p192, %r3473, 0;
	setp.ne.s32 	%p193, %r3472, 0;
	and.pred  	%p194, %p192, %p193;
	@%p194 bra 	$L__BB0_115;
$L__BB0_116:                            // %__internal_fmodf_slowpath_mod.exit.i.i2581
	setp.gt.u32 	%p195, %r77, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p195;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_117;
$L__BB0_107:                            // %__nv_fast_fdividef.exit.i.i.i2558
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f131, %f736, 0fC0000000, %f738;
	mov.b32 	%r76, %f131;
	setp.lt.u32 	%p186, %r76, 1073741824;
	@%p186 bra 	$L__BB0_112;
// %bb.108:
	setp.lt.u32 	%p187, %r76, -2147483647;
	@%p187 bra 	$L__BB0_110;
// %bb.109:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p190, %f131, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p190;
	bra.uni 	$L__BB0_112;
$L__BB0_110:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p188, %f131, 0f40800000;
	@%p188 bra 	$L__BB0_112;
// %bb.111:                             // %__nv_fmaf_rn.exit.i.i.i2562
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f131;
	setp.ge.f32 	%p189, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p189;
$L__BB0_112:                            // %__internal_fmodf_fastpath_quot.exit.i.i2565
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_117:                            // %__internal_fmodf_kernel.exit.i2584
	selp.f32 	%f238, %f237, %f232, %p22;
	selp.f32 	%f286, %f281, %f285, %p40;
	setp.gt.f32 	%p42, %f289, 0f4B800000;
	add.f32 	%f290, %f18, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p60;
	setp.gt.f32 	%p62, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p124;
	selp.f32 	%f546, %f541, %f545, %p142;
	setp.gt.f32 	%p144, %f549, 0f4B800000;
	add.f32 	%f550, %f96, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p162;
	setp.gt.f32 	%p164, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	selp.f32 	%f648, %f643, %f647, %p182;
	setp.gt.f32 	%p184, %f651, 0f4B800000;
	add.f32 	%f652, %f741, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p196, %f672, 0f7F800000;
	@%p196 bra 	$L__BB0_119;
// %bb.118:
	mov.b32 	%r450, %f738;
	or.b32  	%r451, %r46, %r450;
	mov.b32 	%f738, %r451;
$L__BB0_119:                            // %__nv_fmodf.exit2585
	mov.b32 	%r289, %f238;
	mov.b32 	%r292, %f235;
	selp.f32 	%f19, %f290, %f286, %p42;
	selp.f32 	%f344, %f343, %f338, %p62;
	mov.b32 	%r386, %f500;
	mov.b32 	%r389, %f497;
	selp.f32 	%f97, %f550, %f546, %p144;
	selp.f32 	%f602, %f601, %f596, %p164;
	selp.f32 	%f129, %f652, %f648, %p184;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r452, %f673;
	and.b32  	%r453, %r452, -2147483648;
	or.b32  	%r454, %r453, 1056964608;
	mov.b32 	%f674, %r454;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p198, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p198;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p199, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p199;
	cvt.rzi.s32.f32 	%r455, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r456, %r455, 1;
	setp.eq.b32 	%p200, %r456, 1;
	selp.f32 	%f692, %f690, %f691, %p200;
	selp.f32 	%f693, %f691, %f690, %p200;
	and.b32  	%r457, %r455, 2;
	setp.eq.s32 	%p201, %r457, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p201;
	add.s32 	%r458, %r455, 1;
	and.b32  	%r459, %r458, 2;
	setp.eq.s32 	%p202, %r459, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p202;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p203, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f743, %f700, %f695, %p203;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p204, %f701, 0f4B800000;
	add.f32 	%f702, %f743, 0f3F800000;
	selp.f32 	%f146, %f702, %f698, %p204;
	mov.f32 	%f740, %f129;
	mov.f32 	%f742, %f146;
	@%p103 bra 	$L__BB0_121;
// %bb.120:                             // %L692
	neg.f32 	%f742, %f743;
	neg.f32 	%f740, %f741;
	mov.f32 	%f741, %f129;
	mov.f32 	%f743, %f146;
$L__BB0_121:                            // %L694
	xor.b32  	%r288, %r292, -2147483648;
	ld.param.u64 	%rd2, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2];
	mov.b32 	%r327, %f344;
	mov.b32 	%r326, %f19;
	mov.b32 	%r330, %f341;
	mov.b32 	%r329, %f18;
	mov.b32 	%r373, %f720;
	mov.b32 	%r374, %f722;
	mov.b32 	%r376, %f721;
	mov.b32 	%r377, %f723;
	xor.b32  	%r385, %r389, -2147483648;
	mov.b32 	%r420, %f602;
	mov.b32 	%r419, %f97;
	mov.b32 	%r423, %f599;
	mov.b32 	%r422, %f96;
	mov.b32 	%r461, %f740;
	mov.b32 	%r462, %f742;
	mov.b32 	%r464, %f741;
	mov.b32 	%r465, %f743;
	setp.gt.u32 	%p205, %r5, 15;
	mov.u32 	%r182, 999999999;
	@%p205 bra 	$L__BB0_123;
// %bb.122:                             // %L724
	ld.param.u64 	%rd1, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1];
	shl.b32 	%r467, %r5, 4;
	and.b32  	%r468, %r467, 240;
	or.b32  	%r469, %r468, %r1;
	mul.wide.u32 	%rd97, %r469, 4;
	add.s64 	%rd98, %rd1, %rd97;
	ld.global.u32 	%r470, [%rd98];
	cvt.s32.s16 	%r471, %r470;
	shr.s32 	%r472, %r470, 16;
	mul.lo.s32 	%r473, %r472, 546;
	mad.lo.s32 	%r182, %r471, 33, %r473;
$L__BB0_123:                            // %pass376
	ld.param.u64 	%rd3, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3];
	ld.param.u64 	%rd4, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4];
	// begin inline asm
	cvt.rn.f16x2.f32 %r287, %r289, %r288;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r290, %r292, %r289;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r325, %r327, %r326;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r328, %r330, %r329;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r372, %r374, %r373;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r375, %r377, %r376;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r384, %r386, %r385;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r387, %r389, %r386;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r418, %r420, %r419;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r421, %r423, %r422;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r460, %r462, %r461;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r463, %r465, %r464;
	// end inline asm
	shr.u32 	%r475, %r5, 3;
	bfe.u32 	%r476, %r5, 3, 1;
	shl.b32 	%r477, %r1, 1;
	and.b32  	%r478, %r477, 14;
	or.b32  	%r479, %r476, %r478;
	shl.b32 	%r480, %r5, 6;
	and.b32  	%r481, %r480, 192;
	and.b32  	%r482, %r7, 1;
	and.b32  	%r483, %r475, 2;
	or.b32  	%r484, %r482, %r483;
	shl.b32 	%r485, %r484, 4;
	or.b32  	%r486, %r481, %r479;
	or.b32  	%r487, %r486, %r485;
	or.b32  	%r488, %r487, %r4;
	mul.wide.u32 	%rd99, %r488, 4;
	add.s64 	%rd100, %rd2, %rd99;
	ld.global.u32 	%r183, [%rd100];
	ld.global.u32 	%r184, [%rd100+1024];
	shl.b32 	%r489, %r5, 2;
	and.b32  	%r185, %r489, 60;
	and.b32  	%r186, %r489, 64;
	shl.b32 	%r187, %r3, 7;
	and.b32  	%r188, %r5, 16;
	shr.u32 	%r490, %r5, 4;
	and.b32  	%r491, %r170, 30;
	or.b32  	%r492, %r491, %r490;
	mul.lo.s32 	%r493, %r492, 257;
	shr.u32 	%r189, %r1, 3;
	and.b32  	%r494, %r2, 224;
	mad.lo.s32 	%r495, %r189, 257, %r494;
	or.b32  	%r190, %r189, 2;
	mad.lo.s32 	%r496, %r190, 257, %r494;
	or.b32  	%r191, %r189, 4;
	mad.lo.s32 	%r497, %r191, 257, %r494;
	or.b32  	%r192, %r189, 6;
	mad.lo.s32 	%r498, %r192, 257, %r494;
	or.b32  	%r499, %r189, 8;
	mad.lo.s32 	%r500, %r499, 257, %r494;
	or.b32  	%r501, %r189, 10;
	mad.lo.s32 	%r502, %r501, 257, %r494;
	or.b32  	%r503, %r189, 12;
	mad.lo.s32 	%r504, %r503, 257, %r494;
	or.b32  	%r505, %r189, 14;
	mad.lo.s32 	%r506, %r505, 257, %r494;
	or.b32  	%r507, %r189, 16;
	mad.lo.s32 	%r508, %r507, 257, %r494;
	or.b32  	%r509, %r189, 18;
	mad.lo.s32 	%r510, %r509, 257, %r494;
	or.b32  	%r511, %r189, 20;
	mad.lo.s32 	%r512, %r511, 257, %r494;
	or.b32  	%r513, %r189, 22;
	mad.lo.s32 	%r514, %r513, 257, %r494;
	or.b32  	%r515, %r189, 24;
	mad.lo.s32 	%r516, %r515, 257, %r494;
	or.b32  	%r517, %r189, 26;
	mad.lo.s32 	%r518, %r517, 257, %r494;
	or.b32  	%r519, %r189, 28;
	mad.lo.s32 	%r520, %r519, 257, %r494;
	or.b32  	%r521, %r189, 30;
	mad.lo.s32 	%r522, %r521, 257, %r494;
	mul.lo.s32 	%r523, %r6, 2184;
	mad.lo.s32 	%r524, %r479, 33, %r523;
	mad.lo.s32 	%r525, %r484, 546, %r524;
	setp.lt.u32 	%p207, %r5, 4;
	setp.eq.s32 	%p208, %r7, 4;
	setp.eq.s32 	%p209, %r7, 5;
	or.b32  	%r193, %r478, %r490;
	selp.b32 	%r526, 0, 1032, %p103;
	bfe.s32 	%r527, %r5, 3, 1;
	and.b32  	%r528, %r5, 8;
	setp.eq.s32 	%p210, %r528, 0;
	and.b32  	%r529, %r527, 258;
	bfe.s32 	%r530, %r5, 2, 1;
	and.b32  	%r531, %r530, 516;
	and.b32  	%r532, %r5, 1;
	neg.s32 	%r533, %r532;
	and.b32  	%r194, %r533, 2064;
	or.b32  	%r534, %r529, %r526;
	or.b32  	%r195, %r534, %r531;
	or.b32  	%r196, %r195, %r194;
	or.b32  	%r535, %r490, %r477;
	or.b32  	%r197, %r535, 16;
	and.b32  	%r536, %r489, 12;
	bfe.s32 	%r537, %r1, 1, 1;
	and.b32  	%r538, %r1, 2;
	setp.eq.s32 	%p211, %r538, 0;
	and.b32  	%r539, %r537, 1032;
	and.b32  	%r540, %r527, 4144;
	mul.lo.s32 	%r541, %r189, 258;
	bfe.s32 	%r542, %r1, 2, 1;
	and.b32  	%r543, %r1, 4;
	setp.eq.s32 	%p212, %r543, 0;
	and.b32  	%r544, %r542, 516;
	and.b32  	%r545, %r1, 1;
	neg.s32 	%r546, %r545;
	setp.eq.b32 	%p213, %r545, 1;
	and.b32  	%r547, %r546, 2064;
	add.s32 	%r548, %r541, %r536;
	add.s32 	%r549, %r548, %r484;
	add.s32 	%r550, %r549, %r539;
	add.s32 	%r551, %r550, %r540;
	add.s32 	%r552, %r551, %r544;
	add.s32 	%r553, %r552, %r547;
	mul.wide.u32 	%rd101, %r553, 4;
	mov.u64 	%rd102, shmem;
	add.s64 	%rd22, %rd102, %rd101;
	or.b32  	%r554, %r536, %r484;
	cvt.u64.u32 	%rd103, %r554;
	selp.b64 	%rd104, 2064, 0, %p213;
	selp.b64 	%rd105, 0, 516, %p212;
	selp.b64 	%rd106, 0, 4144, %p210;
	selp.b64 	%rd107, 0, 1032, %p211;
	cvt.u64.u32 	%rd108, %r541;
	add.s64 	%rd109, %rd108, %rd107;
	add.s64 	%rd110, %rd109, %rd106;
	add.s64 	%rd111, %rd110, %rd105;
	add.s64 	%rd112, %rd111, %rd104;
	add.s64 	%rd113, %rd112, %rd103;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd23, %rd102, %rd114;
	and.b32  	%r555, %r5, 15;
	or.b32  	%r556, %r2, %r188;
	mul.lo.s32 	%r198, %r3, 41472;
	or.b32  	%r199, %r556, %r555;
	add.s32 	%r557, %r1, %r493;
	mul.wide.u32 	%rd115, %r557, 4;
	add.s64 	%rd24, %rd102, %rd115;
	cvt.u64.u32 	%rd116, %r1;
	cvt.u64.u32 	%rd25, %r493;
	add.s64 	%rd117, %rd25, %rd116;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd26, %rd102, %rd118;
	add.s32 	%r558, %r495, %r5;
	mul.wide.u32 	%rd119, %r558, 4;
	add.s64 	%rd27, %rd102, %rd119;
	add.s32 	%r559, %r496, %r5;
	mul.wide.u32 	%rd120, %r559, 4;
	add.s64 	%rd28, %rd102, %rd120;
	add.s32 	%r560, %r497, %r5;
	mul.wide.u32 	%rd121, %r560, 4;
	add.s64 	%rd29, %rd102, %rd121;
	add.s32 	%r561, %r498, %r5;
	mul.wide.u32 	%rd122, %r561, 4;
	add.s64 	%rd30, %rd102, %rd122;
	add.s32 	%r562, %r500, %r5;
	mul.wide.u32 	%rd123, %r562, 4;
	add.s64 	%rd31, %rd102, %rd123;
	add.s32 	%r563, %r502, %r5;
	mul.wide.u32 	%rd124, %r563, 4;
	add.s64 	%rd32, %rd102, %rd124;
	add.s32 	%r564, %r504, %r5;
	mul.wide.u32 	%rd125, %r564, 4;
	add.s64 	%rd33, %rd102, %rd125;
	add.s32 	%r565, %r506, %r5;
	mul.wide.u32 	%rd126, %r565, 4;
	add.s64 	%rd34, %rd102, %rd126;
	add.s32 	%r566, %r508, %r5;
	mul.wide.u32 	%rd127, %r566, 4;
	add.s64 	%rd35, %rd102, %rd127;
	add.s32 	%r567, %r510, %r5;
	mul.wide.u32 	%rd128, %r567, 4;
	add.s64 	%rd36, %rd102, %rd128;
	add.s32 	%r568, %r512, %r5;
	mul.wide.u32 	%rd129, %r568, 4;
	add.s64 	%rd37, %rd102, %rd129;
	add.s32 	%r569, %r514, %r5;
	mul.wide.u32 	%rd130, %r569, 4;
	add.s64 	%rd38, %rd102, %rd130;
	add.s32 	%r570, %r516, %r5;
	mul.wide.u32 	%rd131, %r570, 4;
	add.s64 	%rd39, %rd102, %rd131;
	add.s32 	%r571, %r518, %r5;
	mul.wide.u32 	%rd132, %r571, 4;
	add.s64 	%rd40, %rd102, %rd132;
	add.s32 	%r572, %r520, %r5;
	mul.wide.u32 	%rd133, %r572, 4;
	add.s64 	%rd41, %rd102, %rd133;
	add.s32 	%r573, %r522, %r5;
	mul.wide.u32 	%rd134, %r573, 4;
	add.s64 	%rd42, %rd102, %rd134;
	add.s32 	%r574, %r525, %r189;
	mul.wide.u32 	%rd135, %r574, 4;
	add.s64 	%rd43, %rd102, %rd135;
	add.s32 	%r575, %r525, %r190;
	mul.wide.u32 	%rd136, %r575, 4;
	add.s64 	%rd44, %rd102, %rd136;
	add.s32 	%r576, %r525, %r191;
	mul.wide.u32 	%rd137, %r576, 4;
	add.s64 	%rd45, %rd102, %rd137;
	add.s32 	%r577, %r525, %r192;
	mul.wide.u32 	%rd138, %r577, 4;
	add.s64 	%rd46, %rd102, %rd138;
	add.s32 	%r578, %r525, %r499;
	mul.wide.u32 	%rd139, %r578, 4;
	add.s64 	%rd47, %rd102, %rd139;
	add.s32 	%r579, %r525, %r501;
	mul.wide.u32 	%rd140, %r579, 4;
	add.s64 	%rd48, %rd102, %rd140;
	add.s32 	%r580, %r525, %r503;
	mul.wide.u32 	%rd141, %r580, 4;
	add.s64 	%rd49, %rd102, %rd141;
	add.s32 	%r581, %r525, %r505;
	mul.wide.u32 	%rd142, %r581, 4;
	add.s64 	%rd50, %rd102, %rd142;
	add.s32 	%r582, %r525, %r507;
	mul.wide.u32 	%rd143, %r582, 4;
	add.s64 	%rd51, %rd102, %rd143;
	add.s32 	%r583, %r525, %r509;
	mul.wide.u32 	%rd144, %r583, 4;
	add.s64 	%rd52, %rd102, %rd144;
	add.s32 	%r584, %r525, %r511;
	mul.wide.u32 	%rd145, %r584, 4;
	add.s64 	%rd53, %rd102, %rd145;
	add.s32 	%r585, %r525, %r513;
	mul.wide.u32 	%rd146, %r585, 4;
	add.s64 	%rd54, %rd102, %rd146;
	add.s32 	%r586, %r525, %r515;
	mul.wide.u32 	%rd147, %r586, 4;
	add.s64 	%rd55, %rd102, %rd147;
	add.s32 	%r587, %r525, %r517;
	mul.wide.u32 	%rd148, %r587, 4;
	add.s64 	%rd56, %rd102, %rd148;
	add.s32 	%r588, %r525, %r519;
	mul.wide.u32 	%rd149, %r588, 4;
	add.s64 	%rd57, %rd102, %rd149;
	add.s32 	%r589, %r525, %r521;
	mul.wide.u32 	%rd150, %r589, 4;
	add.s64 	%rd58, %rd102, %rd150;
	add.s32 	%r590, %r7, -1;
	setp.lt.u32 	%p214, %r590, 3;
	or.pred  	%p215, %p207, %p214;
	or.pred  	%p216, %p215, %p208;
	and.b32  	%r591, %r5, 24;
	setp.eq.s32 	%p217, %r591, 24;
	or.pred  	%p218, %p209, %p217;
	selp.b32 	%r200, 1145324612, -286331154, %p215;
	or.pred  	%p1, %p216, %p218;
	shl.b32 	%r592, %r189, 5;
	or.b32  	%r593, %r193, %r592;
	add.s32 	%r594, %r196, %r593;
	mul.wide.u32 	%rd151, %r594, 4;
	add.s64 	%rd59, %rd102, %rd151;
	cvt.u64.u32 	%rd152, %r593;
	cvt.u64.u32 	%rd153, %r196;
	add.s64 	%rd154, %rd153, %rd152;
	shl.b64 	%rd155, %rd154, 2;
	add.s64 	%rd60, %rd102, %rd155;
	or.b32  	%r595, %r197, %r592;
	add.s32 	%r596, %r196, %r595;
	mul.wide.u32 	%rd156, %r596, 4;
	add.s64 	%rd61, %rd102, %rd156;
	cvt.u64.u32 	%rd157, %r595;
	add.s64 	%rd158, %rd153, %rd157;
	shl.b64 	%rd159, %rd158, 2;
	add.s64 	%rd62, %rd102, %rd159;
	shl.b32 	%r597, %r190, 5;
	or.b32  	%r598, %r193, %r597;
	add.s32 	%r599, %r196, %r598;
	mul.wide.u32 	%rd160, %r599, 4;
	add.s64 	%rd63, %rd102, %rd160;
	cvt.u64.u32 	%rd161, %r598;
	add.s64 	%rd162, %rd153, %rd161;
	shl.b64 	%rd163, %rd162, 2;
	add.s64 	%rd64, %rd102, %rd163;
	or.b32  	%r600, %r197, %r597;
	add.s32 	%r601, %r196, %r600;
	mul.wide.u32 	%rd164, %r601, 4;
	add.s64 	%rd65, %rd102, %rd164;
	cvt.u64.u32 	%rd165, %r600;
	add.s64 	%rd166, %rd153, %rd165;
	shl.b64 	%rd167, %rd166, 2;
	add.s64 	%rd66, %rd102, %rd167;
	shl.b32 	%r602, %r191, 5;
	or.b32  	%r603, %r193, %r602;
	add.s32 	%r604, %r196, %r603;
	mul.wide.u32 	%rd168, %r604, 4;
	add.s64 	%rd67, %rd102, %rd168;
	cvt.u64.u32 	%rd169, %r603;
	add.s64 	%rd170, %rd153, %rd169;
	shl.b64 	%rd171, %rd170, 2;
	add.s64 	%rd68, %rd102, %rd171;
	or.b32  	%r605, %r197, %r602;
	add.s32 	%r606, %r196, %r605;
	mul.wide.u32 	%rd172, %r606, 4;
	add.s64 	%rd69, %rd102, %rd172;
	cvt.u64.u32 	%rd173, %r605;
	add.s64 	%rd174, %rd153, %rd173;
	shl.b64 	%rd175, %rd174, 2;
	add.s64 	%rd70, %rd102, %rd175;
	shl.b32 	%r607, %r192, 5;
	or.b32  	%r608, %r193, %r607;
	add.s32 	%r609, %r196, %r608;
	mul.wide.u32 	%rd176, %r609, 4;
	add.s64 	%rd71, %rd102, %rd176;
	cvt.u64.u32 	%rd177, %r608;
	add.s64 	%rd178, %rd153, %rd177;
	shl.b64 	%rd179, %rd178, 2;
	add.s64 	%rd72, %rd102, %rd179;
	or.b32  	%r610, %r197, %r607;
	add.s32 	%r611, %r196, %r610;
	mul.wide.u32 	%rd180, %r611, 4;
	add.s64 	%rd73, %rd102, %rd180;
	cvt.u64.u32 	%rd181, %r610;
	add.s64 	%rd182, %rd153, %rd181;
	shl.b64 	%rd183, %rd182, 2;
	add.s64 	%rd74, %rd102, %rd183;
	add.s32 	%r612, %r553, 32;
	mul.wide.u32 	%rd184, %r612, 4;
	add.s64 	%rd75, %rd102, %rd184;
	add.s32 	%r613, %r553, 48;
	mul.wide.u32 	%rd185, %r613, 4;
	add.s64 	%rd76, %rd102, %rd185;
	add.s32 	%r614, %r553, 64;
	mul.wide.u32 	%rd186, %r614, 4;
	add.s64 	%rd77, %rd102, %rd186;
	add.s32 	%r615, %r553, 80;
	mul.wide.u32 	%rd187, %r615, 4;
	add.s64 	%rd78, %rd102, %rd187;
	add.s32 	%r616, %r553, 96;
	mul.wide.u32 	%rd188, %r616, 4;
	add.s64 	%rd79, %rd102, %rd188;
	add.s32 	%r617, %r553, 112;
	mul.wide.u32 	%rd189, %r617, 4;
	add.s64 	%rd80, %rd102, %rd189;
	add.s32 	%r618, %r553, 128;
	mul.wide.u32 	%rd190, %r618, 4;
	add.s64 	%rd81, %rd102, %rd190;
	add.s32 	%r619, %r553, 144;
	mul.wide.u32 	%rd191, %r619, 4;
	add.s64 	%rd82, %rd102, %rd191;
	add.s32 	%r620, %r553, 160;
	mul.wide.u32 	%rd192, %r620, 4;
	add.s64 	%rd83, %rd102, %rd192;
	add.s32 	%r621, %r553, 176;
	mul.wide.u32 	%rd193, %r621, 4;
	add.s64 	%rd84, %rd102, %rd193;
	add.s32 	%r622, %r553, 192;
	mul.wide.u32 	%rd194, %r622, 4;
	add.s64 	%rd85, %rd102, %rd194;
	add.s32 	%r623, %r553, 208;
	mul.wide.u32 	%rd195, %r623, 4;
	add.s64 	%rd86, %rd102, %rd195;
	add.s32 	%r624, %r553, 224;
	mul.wide.u32 	%rd196, %r624, 4;
	add.s64 	%rd87, %rd102, %rd196;
	add.s32 	%r625, %r553, 240;
	mul.wide.u32 	%rd197, %r625, 4;
	add.s64 	%rd88, %rd102, %rd197;
	mov.u32 	%r3474, 0;
	setp.eq.s32 	%p219, %r188, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3479, %r3474;
	mov.u32 	%r3498, %r3474;
	mov.u32 	%r3481, %r3474;
	bra.uni 	$L__BB0_124;
$L__BB0_170:                            // %L38480
                                        //   in Loop: Header=BB0_124 Depth=1
	add.s32 	%r158, %r3474, 64;
	setp.ne.s32 	%p262, %r3474, 1984;
	mov.u32 	%r3474, %r158;
	@%p262 bra 	$L__BB0_124;
	bra.uni 	$L__BB0_171;
$L__BB0_124:                            // %L1153
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_125 Depth 2
                                        //     Child Loop BB0_145 Depth 2
	cvt.u32.u64 	%r819, %rd25;
	or.b32  	%r820, %r3474, %r1;
	shl.b32 	%r821, %r820, 17;
	and.b32  	%r822, %r821, 262012928;
	or.b32  	%r823, %r822, %r185;
	or.b32  	%r824, %r823, %r186;
	or.b32  	%r825, %r824, %r187;
	shl.b32 	%r826, %r825, 2;
	cvt.u64.u32 	%rd198, %r826;
	add.s64 	%rd199, %rd3, %rd198;
	ld.global.v4.u32 	{%r827, %r828, %r829, %r830}, [%rd199];
	or.b32  	%r831, %r820, 16;
	shl.b32 	%r832, %r831, 17;
	and.b32  	%r833, %r832, 264110080;
	or.b32  	%r834, %r833, %r185;
	or.b32  	%r835, %r834, %r186;
	or.b32  	%r836, %r835, %r187;
	shl.b32 	%r837, %r836, 2;
	cvt.u64.u32 	%rd200, %r837;
	add.s64 	%rd201, %rd3, %rd200;
	ld.global.v4.u32 	{%r838, %r839, %r840, %r841}, [%rd201];
	and.b32  	%r842, %r3474, 1984;
	or.b32  	%r843, %r1, %r842;
	shl.b32 	%r844, %r843, 17;
	or.b32  	%r845, %r844, %r185;
	or.b32  	%r846, %r845, %r186;
	or.b32  	%r847, %r846, %r187;
	or.b32  	%r848, %r847, 4194304;
	mul.wide.s32 	%rd202, %r848, 4;
	add.s64 	%rd203, %rd3, %rd202;
	ld.global.v4.u32 	{%r849, %r850, %r851, %r852}, [%rd203];
	or.b32  	%r853, %r847, 6291456;
	mul.wide.s32 	%rd204, %r853, 4;
	add.s64 	%rd205, %rd3, %rd204;
	ld.global.v4.u32 	{%r854, %r855, %r856, %r857}, [%rd205];
	selp.b32 	%r858, %r829, %r827, %p219;
	shfl.sync.bfly.b32	%r859, %r858, 16, 31, -1;
	selp.b32 	%r628, %r827, %r859, %p219;
	selp.b32 	%r633, %r859, %r829, %p219;
	selp.b32 	%r860, %r830, %r828, %p219;
	shfl.sync.bfly.b32	%r861, %r860, 16, 31, -1;
	selp.b32 	%r636, %r828, %r861, %p219;
	selp.b32 	%r641, %r861, %r830, %p219;
	selp.b32 	%r862, %r840, %r838, %p219;
	shfl.sync.bfly.b32	%r863, %r862, 16, 31, -1;
	selp.b32 	%r644, %r838, %r863, %p219;
	selp.b32 	%r649, %r863, %r840, %p219;
	selp.b32 	%r864, %r841, %r839, %p219;
	shfl.sync.bfly.b32	%r865, %r864, 16, 31, -1;
	selp.b32 	%r652, %r839, %r865, %p219;
	selp.b32 	%r657, %r865, %r841, %p219;
	selp.b32 	%r866, %r851, %r849, %p219;
	shfl.sync.bfly.b32	%r867, %r866, 16, 31, -1;
	selp.b32 	%r660, %r849, %r867, %p219;
	selp.b32 	%r665, %r867, %r851, %p219;
	selp.b32 	%r868, %r852, %r850, %p219;
	shfl.sync.bfly.b32	%r869, %r868, 16, 31, -1;
	selp.b32 	%r668, %r850, %r869, %p219;
	selp.b32 	%r673, %r869, %r852, %p219;
	selp.b32 	%r870, %r856, %r854, %p219;
	shfl.sync.bfly.b32	%r871, %r870, 16, 31, -1;
	selp.b32 	%r676, %r854, %r871, %p219;
	selp.b32 	%r681, %r871, %r856, %p219;
	selp.b32 	%r872, %r857, %r855, %p219;
	shfl.sync.bfly.b32	%r873, %r872, 16, 31, -1;
	selp.b32 	%r684, %r855, %r873, %p219;
	selp.b32 	%r689, %r873, %r857, %p219;
	shl.b32 	%r629, %r633, 4;
	mov.u32 	%r627, 252645135;
	// begin inline asm
	lop3.b32 %r691, %r627, %r628, %r629, 202;
	// end inline asm
	shr.u32 	%r632, %r628, 4;
	// begin inline asm
	lop3.b32 %r707, %r627, %r632, %r633, 202;
	// end inline asm
	shl.b32 	%r637, %r641, 4;
	// begin inline asm
	lop3.b32 %r699, %r627, %r636, %r637, 202;
	// end inline asm
	shr.u32 	%r640, %r636, 4;
	// begin inline asm
	lop3.b32 %r715, %r627, %r640, %r641, 202;
	// end inline asm
	shl.b32 	%r645, %r649, 4;
	// begin inline asm
	lop3.b32 %r723, %r627, %r644, %r645, 202;
	// end inline asm
	shr.u32 	%r648, %r644, 4;
	// begin inline asm
	lop3.b32 %r739, %r627, %r648, %r649, 202;
	// end inline asm
	shl.b32 	%r653, %r657, 4;
	// begin inline asm
	lop3.b32 %r731, %r627, %r652, %r653, 202;
	// end inline asm
	shr.u32 	%r656, %r652, 4;
	// begin inline asm
	lop3.b32 %r747, %r627, %r656, %r657, 202;
	// end inline asm
	shl.b32 	%r661, %r665, 4;
	// begin inline asm
	lop3.b32 %r692, %r627, %r660, %r661, 202;
	// end inline asm
	shr.u32 	%r664, %r660, 4;
	// begin inline asm
	lop3.b32 %r708, %r627, %r664, %r665, 202;
	// end inline asm
	shl.b32 	%r669, %r673, 4;
	// begin inline asm
	lop3.b32 %r700, %r627, %r668, %r669, 202;
	// end inline asm
	shr.u32 	%r672, %r668, 4;
	// begin inline asm
	lop3.b32 %r716, %r627, %r672, %r673, 202;
	// end inline asm
	shl.b32 	%r677, %r681, 4;
	// begin inline asm
	lop3.b32 %r724, %r627, %r676, %r677, 202;
	// end inline asm
	shr.u32 	%r680, %r676, 4;
	// begin inline asm
	lop3.b32 %r740, %r627, %r680, %r681, 202;
	// end inline asm
	shl.b32 	%r685, %r689, 4;
	// begin inline asm
	lop3.b32 %r732, %r627, %r684, %r685, 202;
	// end inline asm
	shr.u32 	%r688, %r684, 4;
	// begin inline asm
	lop3.b32 %r748, %r627, %r688, %r689, 202;
	// end inline asm
	mov.u32 	%r693, 25152;
	// begin inline asm
	prmt.b32 %r755, %r691, %r692, %r693;
	// end inline asm
	mov.u32 	%r697, 29521;
	// begin inline asm
	prmt.b32 %r787, %r691, %r692, %r697;
	// end inline asm
	// begin inline asm
	prmt.b32 %r763, %r699, %r700, %r693;
	// end inline asm
	// begin inline asm
	prmt.b32 %r795, %r699, %r700, %r697;
	// end inline asm
	// begin inline asm
	prmt.b32 %r756, %r707, %r708, %r693;
	// end inline asm
	// begin inline asm
	prmt.b32 %r788, %r707, %r708, %r697;
	// end inline asm
	// begin inline asm
	prmt.b32 %r764, %r715, %r716, %r693;
	// end inline asm
	// begin inline asm
	prmt.b32 %r796, %r715, %r716, %r697;
	// end inline asm
	// begin inline asm
	prmt.b32 %r771, %r723, %r724, %r693;
	// end inline asm
	// begin inline asm
	prmt.b32 %r803, %r723, %r724, %r697;
	// end inline asm
	// begin inline asm
	prmt.b32 %r779, %r731, %r732, %r693;
	// end inline asm
	// begin inline asm
	prmt.b32 %r811, %r731, %r732, %r697;
	// end inline asm
	// begin inline asm
	prmt.b32 %r772, %r739, %r740, %r693;
	// end inline asm
	// begin inline asm
	prmt.b32 %r804, %r739, %r740, %r697;
	// end inline asm
	// begin inline asm
	prmt.b32 %r780, %r747, %r748, %r693;
	// end inline asm
	// begin inline asm
	prmt.b32 %r812, %r747, %r748, %r697;
	// end inline asm
	mov.u32 	%r813, 21520;
	// begin inline asm
	prmt.b32 %r754, %r755, %r756, %r813;
	// end inline asm
	mov.u32 	%r817, 30258;
	// begin inline asm
	prmt.b32 %r758, %r755, %r756, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r762, %r763, %r764, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r766, %r763, %r764, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r770, %r771, %r772, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r774, %r771, %r772, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r778, %r779, %r780, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r782, %r779, %r780, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r786, %r787, %r788, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r790, %r787, %r788, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r794, %r795, %r796, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r798, %r795, %r796, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r802, %r803, %r804, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r806, %r803, %r804, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r810, %r811, %r812, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r814, %r811, %r812, %r817;
	// end inline asm
	st.shared.u32 	[%rd24], %r754;
	st.shared.u32 	[%rd26+512], %r762;
	st.shared.u32 	[%rd26+256], %r758;
	st.shared.u32 	[%rd26+768], %r766;
	and.b32  	%r874, %r831, 31;
	add.s32 	%r875, %r874, %r819;
	mul.wide.u32 	%rd206, %r875, 4;
	add.s64 	%rd208, %rd102, %rd206;
	st.shared.u32 	[%rd208], %r770;
	cvt.u64.u32 	%rd209, %r874;
	add.s64 	%rd210, %rd25, %rd209;
	shl.b64 	%rd211, %rd210, 2;
	add.s64 	%rd212, %rd102, %rd211;
	st.shared.u32 	[%rd212+512], %r778;
	st.shared.u32 	[%rd212+256], %r774;
	st.shared.u32 	[%rd212+768], %r782;
	st.shared.u32 	[%rd26+128], %r786;
	st.shared.u32 	[%rd26+640], %r794;
	st.shared.u32 	[%rd26+384], %r790;
	st.shared.u32 	[%rd26+896], %r798;
	st.shared.u32 	[%rd212+128], %r802;
	st.shared.u32 	[%rd212+640], %r810;
	st.shared.u32 	[%rd212+384], %r806;
	st.shared.u32 	[%rd212+896], %r814;
	bar.sync 	0;
	ld.shared.u32 	%r876, [%rd27];
	ld.shared.u32 	%r877, [%rd28];
	ld.shared.u32 	%r878, [%rd29];
	ld.shared.u32 	%r879, [%rd30];
	ld.shared.u32 	%r880, [%rd31];
	ld.shared.u32 	%r881, [%rd32];
	ld.shared.u32 	%r882, [%rd33];
	ld.shared.u32 	%r883, [%rd34];
	ld.shared.u32 	%r884, [%rd35];
	ld.shared.u32 	%r885, [%rd36];
	ld.shared.u32 	%r886, [%rd37];
	ld.shared.u32 	%r887, [%rd38];
	ld.shared.u32 	%r888, [%rd39];
	ld.shared.u32 	%r889, [%rd40];
	ld.shared.u32 	%r890, [%rd41];
	ld.shared.u32 	%r891, [%rd42];
	bar.sync 	0;
	shfl.sync.idx.b32	%r892, %r182, 0, 31, -1;
	shfl.sync.idx.b32	%r893, %r182, 1, 31, -1;
	shfl.sync.idx.b32	%r894, %r182, 2, 31, -1;
	shfl.sync.idx.b32	%r895, %r182, 3, 31, -1;
	shfl.sync.idx.b32	%r896, %r182, 4, 31, -1;
	shfl.sync.idx.b32	%r897, %r182, 5, 31, -1;
	shfl.sync.idx.b32	%r898, %r182, 6, 31, -1;
	shfl.sync.idx.b32	%r899, %r182, 7, 31, -1;
	shfl.sync.idx.b32	%r900, %r182, 8, 31, -1;
	shfl.sync.idx.b32	%r901, %r182, 9, 31, -1;
	shfl.sync.idx.b32	%r902, %r182, 10, 31, -1;
	shfl.sync.idx.b32	%r903, %r182, 11, 31, -1;
	shfl.sync.idx.b32	%r904, %r182, 12, 31, -1;
	shfl.sync.idx.b32	%r905, %r182, 13, 31, -1;
	shfl.sync.idx.b32	%r906, %r182, 14, 31, -1;
	shfl.sync.idx.b32	%r907, %r182, 15, 31, -1;
	add.s32 	%r908, %r892, %r5;
	mul.wide.s32 	%rd213, %r908, 4;
	add.s64 	%rd214, %rd102, %rd213;
	st.shared.u32 	[%rd214], %r876;
	add.s32 	%r909, %r893, %r5;
	mul.wide.s32 	%rd215, %r909, 4;
	add.s64 	%rd216, %rd102, %rd215;
	st.shared.u32 	[%rd216], %r877;
	add.s32 	%r910, %r894, %r5;
	mul.wide.s32 	%rd217, %r910, 4;
	add.s64 	%rd218, %rd102, %rd217;
	st.shared.u32 	[%rd218], %r878;
	add.s32 	%r911, %r895, %r5;
	mul.wide.s32 	%rd219, %r911, 4;
	add.s64 	%rd220, %rd102, %rd219;
	st.shared.u32 	[%rd220], %r879;
	add.s32 	%r912, %r896, %r5;
	mul.wide.s32 	%rd221, %r912, 4;
	add.s64 	%rd222, %rd102, %rd221;
	st.shared.u32 	[%rd222], %r880;
	add.s32 	%r913, %r897, %r5;
	mul.wide.s32 	%rd223, %r913, 4;
	add.s64 	%rd224, %rd102, %rd223;
	st.shared.u32 	[%rd224], %r881;
	add.s32 	%r914, %r898, %r5;
	mul.wide.s32 	%rd225, %r914, 4;
	add.s64 	%rd226, %rd102, %rd225;
	st.shared.u32 	[%rd226], %r882;
	add.s32 	%r915, %r899, %r5;
	mul.wide.s32 	%rd227, %r915, 4;
	add.s64 	%rd228, %rd102, %rd227;
	st.shared.u32 	[%rd228], %r883;
	add.s32 	%r916, %r900, %r5;
	mul.wide.s32 	%rd229, %r916, 4;
	add.s64 	%rd230, %rd102, %rd229;
	st.shared.u32 	[%rd230], %r884;
	add.s32 	%r917, %r901, %r5;
	mul.wide.s32 	%rd231, %r917, 4;
	add.s64 	%rd232, %rd102, %rd231;
	st.shared.u32 	[%rd232], %r885;
	add.s32 	%r918, %r902, %r5;
	mul.wide.s32 	%rd233, %r918, 4;
	add.s64 	%rd234, %rd102, %rd233;
	st.shared.u32 	[%rd234], %r886;
	add.s32 	%r919, %r903, %r5;
	mul.wide.s32 	%rd235, %r919, 4;
	add.s64 	%rd236, %rd102, %rd235;
	st.shared.u32 	[%rd236], %r887;
	add.s32 	%r920, %r904, %r5;
	mul.wide.s32 	%rd237, %r920, 4;
	add.s64 	%rd238, %rd102, %rd237;
	st.shared.u32 	[%rd238], %r888;
	add.s32 	%r921, %r905, %r5;
	mul.wide.s32 	%rd239, %r921, 4;
	add.s64 	%rd240, %rd102, %rd239;
	st.shared.u32 	[%rd240], %r889;
	add.s32 	%r922, %r906, %r5;
	mul.wide.s32 	%rd241, %r922, 4;
	add.s64 	%rd242, %rd102, %rd241;
	st.shared.u32 	[%rd242], %r890;
	add.s32 	%r923, %r907, %r5;
	mul.wide.s32 	%rd243, %r923, 4;
	add.s64 	%rd244, %rd102, %rd243;
	st.shared.u32 	[%rd244], %r891;
	bar.sync 	0;
	ld.shared.u32 	%r91, [%rd43];
	ld.shared.u32 	%r92, [%rd44];
	ld.shared.u32 	%r93, [%rd45];
	ld.shared.u32 	%r94, [%rd46];
	ld.shared.u32 	%r95, [%rd47];
	ld.shared.u32 	%r96, [%rd48];
	ld.shared.u32 	%r97, [%rd49];
	ld.shared.u32 	%r98, [%rd50];
	ld.shared.u32 	%r99, [%rd51];
	ld.shared.u32 	%r100, [%rd52];
	ld.shared.u32 	%r101, [%rd53];
	ld.shared.u32 	%r102, [%rd54];
	ld.shared.u32 	%r103, [%rd55];
	ld.shared.u32 	%r104, [%rd56];
	ld.shared.u32 	%r105, [%rd57];
	ld.shared.u32 	%r106, [%rd58];
	bar.sync 	0;
	mov.u32 	%r3478, 16;
	bra.uni 	$L__BB0_125;
$L__BB0_142:                            // %L24339
                                        //   in Loop: Header=BB0_125 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3479, 0;
	mov.u32 	%r3481, %r3479;
$L__BB0_143:                            // %L24340
                                        //   in Loop: Header=BB0_125 Depth=2
	bar.sync 	0;
	add.s32 	%r3478, %r3478, -8;
	setp.ne.s32 	%p240, %r3478, -16;
	@%p240 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_144;
$L__BB0_125:                            // %L10237
                                        //   Parent Loop BB0_124 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p220, %r3478, 16;
	selp.b32 	%r1316, %r91, 0, %p220;
	setp.eq.s32 	%p221, %r3478, 8;
	selp.b32 	%r1317, %r95, %r1316, %p221;
	setp.eq.s32 	%p222, %r3478, 0;
	selp.b32 	%r1318, %r99, %r1317, %p222;
	setp.eq.s32 	%p223, %r3478, -8;
	selp.b32 	%r1319, %r103, %r1318, %p223;
	selp.b32 	%r1320, %r92, 0, %p220;
	selp.b32 	%r1321, %r96, %r1320, %p221;
	selp.b32 	%r1322, %r100, %r1321, %p222;
	selp.b32 	%r1323, %r104, %r1322, %p223;
	selp.b32 	%r1324, %r93, 0, %p220;
	selp.b32 	%r1325, %r97, %r1324, %p221;
	selp.b32 	%r1326, %r101, %r1325, %p222;
	selp.b32 	%r1327, %r105, %r1326, %p223;
	selp.b32 	%r1328, %r94, 0, %p220;
	selp.b32 	%r1329, %r98, %r1328, %p221;
	selp.b32 	%r1330, %r102, %r1329, %p222;
	selp.b32 	%r1331, %r106, %r1330, %p223;
	// begin inline asm
	mov.b32 %r929, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r940, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r928, %r1319, -2004318072;
	mov.u32 	%r1065, 983055;
	// begin inline asm
	lop3.b32 %r926, %r1065, %r928, %r929, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r930, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r931, %r929, %r930;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r934, %r926, %r931;
	// end inline asm
	mov.u32 	%r1076, 15728880;
	// begin inline asm
	lop3.b32 %r937, %r1076, %r928, %r940, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r941, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r942, %r940, %r941;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r945, %r937, %r942;
	// end inline asm
	// begin inline asm
	mov.b32 %r975, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r986, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r974, %r1323, -2004318072;
	// begin inline asm
	lop3.b32 %r972, %r1065, %r974, %r975, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r976, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r977, %r975, %r976;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r980, %r972, %r977;
	// end inline asm
	// begin inline asm
	lop3.b32 %r983, %r1076, %r974, %r986, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r987, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r988, %r986, %r987;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r991, %r983, %r988;
	// end inline asm
	// begin inline asm
	mov.b32 %r1021, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1032, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1020, %r1327, -2004318072;
	// begin inline asm
	lop3.b32 %r1018, %r1065, %r1020, %r1021, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1022, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1023, %r1021, %r1022;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1026, %r1018, %r1023;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1029, %r1076, %r1020, %r1032, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1033, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1034, %r1032, %r1033;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1037, %r1029, %r1034;
	// end inline asm
	// begin inline asm
	mov.b32 %r1067, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1078, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1066, %r1331, -2004318072;
	// begin inline asm
	lop3.b32 %r1064, %r1065, %r1066, %r1067, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1068, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1069, %r1067, %r1068;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1072, %r1064, %r1069;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1075, %r1076, %r1066, %r1078, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1079, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1080, %r1078, %r1079;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1083, %r1075, %r1080;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r183;
    mov.b32 {%r2re, %r2im}, %r934;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1108, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r945;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1111, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r183;
    mov.b32 {%r2re, %r2im}, %r980;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1114, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r991;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1117, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r183;
    mov.b32 {%r2re, %r2im}, %r1026;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1120, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r1037;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1123, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r183;
    mov.b32 {%r2re, %r2im}, %r1072;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1126, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r1083;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1129, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1187, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1132, %r1133}, {%r287, %r290}, {%r1108}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1139, %r1140}, {%r287, %r290}, {%r1111}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1146, %r1147}, {%r287, %r290}, {%r1114}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1153, %r1154}, {%r287, %r290}, {%r1117}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1160, %r1161}, {%r287, %r290}, {%r1120}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1167, %r1168}, {%r287, %r290}, {%r1123}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1174, %r1175}, {%r287, %r290}, {%r1126}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1181, %r1182}, {%r287, %r290}, {%r1129}, {%r1187, %r1187};
	// end inline asm
	@%p1 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_126;
$L__BB0_198:                            // %pass4679
                                        //   in Loop: Header=BB0_125 Depth=2
	// begin inline asm
	neg.f16x2 %r1188, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1190, %r1188, %r1133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1193, %r325, %r1132, %r1190;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1197, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1199, %r1197, %r1140;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1202, %r325, %r1139, %r1199;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1206, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1208, %r1206, %r1147;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1211, %r325, %r1146, %r1208;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1215, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1217, %r1215, %r1154;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1220, %r325, %r1153, %r1217;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1224, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1226, %r1224, %r1161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1229, %r325, %r1160, %r1226;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1233, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1235, %r1233, %r1168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1238, %r325, %r1167, %r1235;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1242, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1244, %r1242, %r1175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1247, %r325, %r1174, %r1244;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1251, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1253, %r1251, %r1182;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1256, %r325, %r1181, %r1253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1260, %r328, %r1132;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1263, %r325, %r1133, %r1260;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1267, %r328, %r1139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1270, %r325, %r1140, %r1267;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1274, %r328, %r1146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1277, %r325, %r1147, %r1274;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1281, %r328, %r1153;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1284, %r325, %r1154, %r1281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1288, %r328, %r1160;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1291, %r325, %r1161, %r1288;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1295, %r328, %r1167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1298, %r325, %r1168, %r1295;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1302, %r328, %r1174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1305, %r325, %r1175, %r1302;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1309, %r328, %r1181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1312, %r325, %r1182, %r1309;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1405, %r1406}, {%r372, %r375}, {%r1193, %r1263}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1413, %r1414}, {%r372, %r375}, {%r1202, %r1270}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1421, %r1422}, {%r372, %r375}, {%r1211, %r1277}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1429, %r1430}, {%r372, %r375}, {%r1220, %r1284}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1437, %r1438}, {%r372, %r375}, {%r1229, %r1291}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1445, %r1446}, {%r372, %r375}, {%r1238, %r1298}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1453, %r1454}, {%r372, %r375}, {%r1247, %r1305}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1461, %r1462}, {%r372, %r375}, {%r1256, %r1312}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1404, %r1405, %r1406, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1408, %r1405, %r1406, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1412, %r1413, %r1414, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1416, %r1413, %r1414, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1420, %r1421, %r1422, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1424, %r1421, %r1422, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1428, %r1429, %r1430, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1432, %r1429, %r1430, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1436, %r1437, %r1438, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1440, %r1437, %r1438, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1444, %r1445, %r1446, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1448, %r1445, %r1446, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1452, %r1453, %r1454, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1456, %r1453, %r1454, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1460, %r1461, %r1462, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1464, %r1461, %r1462, %r817;
	// end inline asm
	st.shared.u32 	[%rd59], %r1404;
	st.shared.u32 	[%rd60+16576], %r1408;
	st.shared.u32 	[%rd61], %r1412;
	st.shared.u32 	[%rd62+16576], %r1416;
	st.shared.u32 	[%rd63], %r1420;
	st.shared.u32 	[%rd64+16576], %r1424;
	st.shared.u32 	[%rd65], %r1428;
	st.shared.u32 	[%rd66+16576], %r1432;
	st.shared.u32 	[%rd67], %r1436;
	st.shared.u32 	[%rd68+16576], %r1440;
	st.shared.u32 	[%rd69], %r1444;
	st.shared.u32 	[%rd70+16576], %r1448;
	st.shared.u32 	[%rd71], %r1452;
	st.shared.u32 	[%rd72+16576], %r1456;
	st.shared.u32 	[%rd73], %r1460;
	st.shared.u32 	[%rd74+16576], %r1464;
	bar.sync 	0;
	ld.shared.u32 	%r1472, [%rd22];
	ld.shared.u32 	%r1479, [%rd23+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1489, %r1486}, {%r384, %r387}, {%r1472}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1498, %r1495}, {%r384, %r387}, {%r1479}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1482, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1484, %r1482, %r1486;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1487, %r418, %r1489, %r1484;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1491, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1493, %r1491, %r1495;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1496, %r418, %r1498, %r1493;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1500, %r421, %r1489;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1503, %r418, %r1486, %r1500;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1507, %r421, %r1498;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1510, %r418, %r1495, %r1507;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1533, %r1536}, {%r460, %r463}, {%r1487, %r1503}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1540, %r1544}, {%r460, %r463}, {%r1496, %r1510}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1532, %r1533, %r1533;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1535, %r1536, %r1536, %r1532;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1539, %r1540, %r1540, %r1535;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1543, %r1544, %r1544, %r1539;
	// end inline asm
	mov.u32 	%r1548, 488578335;
	// begin inline asm
	fma.rn.f16x2 %r3499, %r1548, %r1543, %r3481;
	// end inline asm
	add.s32 	%r3497, %r3479, 1;
	setp.eq.s32 	%p224, %r3497, 25;
	@%p224 bra 	$L__BB0_127;
	bra.uni 	$L__BB0_199;
$L__BB0_127:                            // %L16286
                                        //   in Loop: Header=BB0_125 Depth=2
	setp.lt.u32 	%p225, %r5, 16;
	@%p225 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_128;
$L__BB0_197:                            // %pass7387
                                        //   in Loop: Header=BB0_125 Depth=2
	shl.b32 	%r1551, %r3498, 9;
	or.b32  	%r1552, %r1551, %r199;
	add.s32 	%r1553, %r1552, %r198;
	mul.wide.u32 	%rd247, %r1553, 4;
	add.s64 	%rd6, %rd4, %rd247;
	st.global.u32 	[%rd6], %r3499;
$L__BB0_128:                            // %L16485
                                        //   in Loop: Header=BB0_125 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3497, 0;
	mov.u32 	%r3499, %r3497;
$L__BB0_199:                            // %pass7610
                                        //   in Loop: Header=BB0_125 Depth=2
	ld.shared.u32 	%r1559, [%rd75];
	ld.shared.u32 	%r1566, [%rd76];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1576, %r1573}, {%r384, %r387}, {%r1559}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1585, %r1582}, {%r384, %r387}, {%r1566}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1569, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1571, %r1569, %r1573;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1574, %r418, %r1576, %r1571;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1578, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1580, %r1578, %r1582;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1583, %r418, %r1585, %r1580;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1587, %r421, %r1576;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1590, %r418, %r1573, %r1587;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1594, %r421, %r1585;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1597, %r418, %r1582, %r1594;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1620, %r1623}, {%r460, %r463}, {%r1574, %r1590}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1627, %r1631}, {%r460, %r463}, {%r1583, %r1597}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1619, %r1620, %r1620;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1622, %r1623, %r1623, %r1619;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1626, %r1627, %r1627, %r1622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1630, %r1631, %r1631, %r1626;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3502, %r1548, %r1630, %r3499;
	// end inline asm
	add.s32 	%r3500, %r3497, 1;
	setp.eq.s32 	%p226, %r3500, 25;
	@%p226 bra 	$L__BB0_129;
	bra.uni 	$L__BB0_200;
$L__BB0_129:                            // %L17408
                                        //   in Loop: Header=BB0_125 Depth=2
	setp.lt.u32 	%p227, %r5, 16;
	@%p227 bra 	$L__BB0_215;
	bra.uni 	$L__BB0_130;
$L__BB0_215:                            // %pass7870
                                        //   in Loop: Header=BB0_125 Depth=2
	shl.b32 	%r1638, %r3498, 9;
	or.b32  	%r1639, %r1638, %r199;
	add.s32 	%r1640, %r1639, %r198;
	mul.wide.u32 	%rd248, %r1640, 4;
	add.s64 	%rd7, %rd4, %rd248;
	st.global.u32 	[%rd7], %r3502;
$L__BB0_130:                            // %L17607
                                        //   in Loop: Header=BB0_125 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3500, 0;
	mov.u32 	%r3502, %r3500;
$L__BB0_200:                            // %pass8093
                                        //   in Loop: Header=BB0_125 Depth=2
	ld.shared.u32 	%r1646, [%rd77];
	ld.shared.u32 	%r1653, [%rd78];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1663, %r1660}, {%r384, %r387}, {%r1646}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1672, %r1669}, {%r384, %r387}, {%r1653}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1656, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1658, %r1656, %r1660;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1661, %r418, %r1663, %r1658;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1665, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1667, %r1665, %r1669;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1670, %r418, %r1672, %r1667;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1674, %r421, %r1663;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1677, %r418, %r1660, %r1674;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1681, %r421, %r1672;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1684, %r418, %r1669, %r1681;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1707, %r1710}, {%r460, %r463}, {%r1661, %r1677}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1714, %r1718}, {%r460, %r463}, {%r1670, %r1684}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1706, %r1707, %r1707;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1709, %r1710, %r1710, %r1706;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1713, %r1714, %r1714, %r1709;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1717, %r1718, %r1718, %r1713;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3505, %r1548, %r1717, %r3502;
	// end inline asm
	add.s32 	%r3503, %r3500, 1;
	setp.eq.s32 	%p228, %r3503, 25;
	@%p228 bra 	$L__BB0_131;
	bra.uni 	$L__BB0_201;
$L__BB0_131:                            // %L18530
                                        //   in Loop: Header=BB0_125 Depth=2
	setp.lt.u32 	%p229, %r5, 16;
	@%p229 bra 	$L__BB0_216;
	bra.uni 	$L__BB0_132;
$L__BB0_216:                            // %pass8353
                                        //   in Loop: Header=BB0_125 Depth=2
	shl.b32 	%r1725, %r3498, 9;
	or.b32  	%r1726, %r1725, %r199;
	add.s32 	%r1727, %r1726, %r198;
	mul.wide.u32 	%rd249, %r1727, 4;
	add.s64 	%rd8, %rd4, %rd249;
	st.global.u32 	[%rd8], %r3505;
$L__BB0_132:                            // %L18729
                                        //   in Loop: Header=BB0_125 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3503, 0;
	mov.u32 	%r3505, %r3503;
$L__BB0_201:                            // %pass8576
                                        //   in Loop: Header=BB0_125 Depth=2
	ld.shared.u32 	%r1733, [%rd79];
	ld.shared.u32 	%r1740, [%rd80];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1750, %r1747}, {%r384, %r387}, {%r1733}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1759, %r1756}, {%r384, %r387}, {%r1740}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1743, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1745, %r1743, %r1747;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1748, %r418, %r1750, %r1745;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1752, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1754, %r1752, %r1756;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1757, %r418, %r1759, %r1754;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1761, %r421, %r1750;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1764, %r418, %r1747, %r1761;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1768, %r421, %r1759;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1771, %r418, %r1756, %r1768;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1794, %r1797}, {%r460, %r463}, {%r1748, %r1764}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1801, %r1805}, {%r460, %r463}, {%r1757, %r1771}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1793, %r1794, %r1794;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1796, %r1797, %r1797, %r1793;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1800, %r1801, %r1801, %r1796;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1804, %r1805, %r1805, %r1800;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3508, %r1548, %r1804, %r3505;
	// end inline asm
	add.s32 	%r3506, %r3503, 1;
	setp.eq.s32 	%p230, %r3506, 25;
	@%p230 bra 	$L__BB0_133;
	bra.uni 	$L__BB0_202;
$L__BB0_133:                            // %L19652
                                        //   in Loop: Header=BB0_125 Depth=2
	setp.lt.u32 	%p231, %r5, 16;
	@%p231 bra 	$L__BB0_217;
	bra.uni 	$L__BB0_134;
$L__BB0_217:                            // %pass8836
                                        //   in Loop: Header=BB0_125 Depth=2
	shl.b32 	%r1812, %r3498, 9;
	or.b32  	%r1813, %r1812, %r199;
	add.s32 	%r1814, %r1813, %r198;
	mul.wide.u32 	%rd250, %r1814, 4;
	add.s64 	%rd9, %rd4, %rd250;
	st.global.u32 	[%rd9], %r3508;
$L__BB0_134:                            // %L19851
                                        //   in Loop: Header=BB0_125 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3506, 0;
	mov.u32 	%r3508, %r3506;
$L__BB0_202:                            // %pass9059
                                        //   in Loop: Header=BB0_125 Depth=2
	ld.shared.u32 	%r1820, [%rd81];
	ld.shared.u32 	%r1827, [%rd82];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1837, %r1834}, {%r384, %r387}, {%r1820}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1846, %r1843}, {%r384, %r387}, {%r1827}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1830, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1832, %r1830, %r1834;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1835, %r418, %r1837, %r1832;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1839, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1841, %r1839, %r1843;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1844, %r418, %r1846, %r1841;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1848, %r421, %r1837;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1851, %r418, %r1834, %r1848;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1855, %r421, %r1846;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1858, %r418, %r1843, %r1855;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1881, %r1884}, {%r460, %r463}, {%r1835, %r1851}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1888, %r1892}, {%r460, %r463}, {%r1844, %r1858}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1880, %r1881, %r1881;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1883, %r1884, %r1884, %r1880;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1887, %r1888, %r1888, %r1883;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1891, %r1892, %r1892, %r1887;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3511, %r1548, %r1891, %r3508;
	// end inline asm
	add.s32 	%r3509, %r3506, 1;
	setp.eq.s32 	%p232, %r3509, 25;
	@%p232 bra 	$L__BB0_135;
	bra.uni 	$L__BB0_203;
$L__BB0_135:                            // %L20774
                                        //   in Loop: Header=BB0_125 Depth=2
	setp.lt.u32 	%p233, %r5, 16;
	@%p233 bra 	$L__BB0_218;
	bra.uni 	$L__BB0_136;
$L__BB0_218:                            // %pass9319
                                        //   in Loop: Header=BB0_125 Depth=2
	shl.b32 	%r1899, %r3498, 9;
	or.b32  	%r1900, %r1899, %r199;
	add.s32 	%r1901, %r1900, %r198;
	mul.wide.u32 	%rd251, %r1901, 4;
	add.s64 	%rd10, %rd4, %rd251;
	st.global.u32 	[%rd10], %r3511;
$L__BB0_136:                            // %L20973
                                        //   in Loop: Header=BB0_125 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3509, 0;
	mov.u32 	%r3511, %r3509;
$L__BB0_203:                            // %pass9542
                                        //   in Loop: Header=BB0_125 Depth=2
	ld.shared.u32 	%r1907, [%rd83];
	ld.shared.u32 	%r1914, [%rd84];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1924, %r1921}, {%r384, %r387}, {%r1907}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1933, %r1930}, {%r384, %r387}, {%r1914}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1917, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1919, %r1917, %r1921;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1922, %r418, %r1924, %r1919;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1926, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1928, %r1926, %r1930;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1931, %r418, %r1933, %r1928;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1935, %r421, %r1924;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1938, %r418, %r1921, %r1935;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1942, %r421, %r1933;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1945, %r418, %r1930, %r1942;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1968, %r1971}, {%r460, %r463}, {%r1922, %r1938}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1975, %r1979}, {%r460, %r463}, {%r1931, %r1945}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1967, %r1968, %r1968;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1970, %r1971, %r1971, %r1967;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1974, %r1975, %r1975, %r1970;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1978, %r1979, %r1979, %r1974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3514, %r1548, %r1978, %r3511;
	// end inline asm
	add.s32 	%r3512, %r3509, 1;
	setp.eq.s32 	%p234, %r3512, 25;
	@%p234 bra 	$L__BB0_137;
	bra.uni 	$L__BB0_204;
$L__BB0_137:                            // %L21896
                                        //   in Loop: Header=BB0_125 Depth=2
	setp.lt.u32 	%p235, %r5, 16;
	@%p235 bra 	$L__BB0_219;
	bra.uni 	$L__BB0_138;
$L__BB0_219:                            // %pass9802
                                        //   in Loop: Header=BB0_125 Depth=2
	shl.b32 	%r1986, %r3498, 9;
	or.b32  	%r1987, %r1986, %r199;
	add.s32 	%r1988, %r1987, %r198;
	mul.wide.u32 	%rd252, %r1988, 4;
	add.s64 	%rd11, %rd4, %rd252;
	st.global.u32 	[%rd11], %r3514;
$L__BB0_138:                            // %L22095
                                        //   in Loop: Header=BB0_125 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3512, 0;
	mov.u32 	%r3514, %r3512;
$L__BB0_204:                            // %pass10025
                                        //   in Loop: Header=BB0_125 Depth=2
	ld.shared.u32 	%r1994, [%rd85];
	ld.shared.u32 	%r2001, [%rd86];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2011, %r2008}, {%r384, %r387}, {%r1994}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2020, %r2017}, {%r384, %r387}, {%r2001}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2004, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2006, %r2004, %r2008;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2009, %r418, %r2011, %r2006;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2013, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2015, %r2013, %r2017;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2018, %r418, %r2020, %r2015;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2022, %r421, %r2011;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2025, %r418, %r2008, %r2022;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2029, %r421, %r2020;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2032, %r418, %r2017, %r2029;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2055, %r2058}, {%r460, %r463}, {%r2009, %r2025}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2062, %r2066}, {%r460, %r463}, {%r2018, %r2032}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2054, %r2055, %r2055;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2057, %r2058, %r2058, %r2054;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2061, %r2062, %r2062, %r2057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2065, %r2066, %r2066, %r2061;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3517, %r1548, %r2065, %r3514;
	// end inline asm
	add.s32 	%r3515, %r3512, 1;
	setp.eq.s32 	%p236, %r3515, 25;
	@%p236 bra 	$L__BB0_139;
	bra.uni 	$L__BB0_205;
$L__BB0_139:                            // %L23018
                                        //   in Loop: Header=BB0_125 Depth=2
	setp.lt.u32 	%p237, %r5, 16;
	@%p237 bra 	$L__BB0_220;
	bra.uni 	$L__BB0_140;
$L__BB0_220:                            // %pass10285
                                        //   in Loop: Header=BB0_125 Depth=2
	shl.b32 	%r2073, %r3498, 9;
	or.b32  	%r2074, %r2073, %r199;
	add.s32 	%r2075, %r2074, %r198;
	mul.wide.u32 	%rd253, %r2075, 4;
	add.s64 	%rd12, %rd4, %rd253;
	st.global.u32 	[%rd12], %r3517;
$L__BB0_140:                            // %L23217
                                        //   in Loop: Header=BB0_125 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3515, 0;
	mov.u32 	%r3517, %r3515;
$L__BB0_205:                            // %pass10508
                                        //   in Loop: Header=BB0_125 Depth=2
	ld.shared.u32 	%r2081, [%rd87];
	ld.shared.u32 	%r2088, [%rd88];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2098, %r2095}, {%r384, %r387}, {%r2081}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2107, %r2104}, {%r384, %r387}, {%r2088}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2091, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2093, %r2091, %r2095;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2096, %r418, %r2098, %r2093;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2100, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2102, %r2100, %r2104;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2105, %r418, %r2107, %r2102;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2109, %r421, %r2098;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2112, %r418, %r2095, %r2109;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2116, %r421, %r2107;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2119, %r418, %r2104, %r2116;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2142, %r2145}, {%r460, %r463}, {%r2096, %r2112}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2149, %r2153}, {%r460, %r463}, {%r2105, %r2119}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2141, %r2142, %r2142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2144, %r2145, %r2145, %r2141;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2148, %r2149, %r2149, %r2144;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2152, %r2153, %r2153, %r2148;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3481, %r1548, %r2152, %r3517;
	// end inline asm
	add.s32 	%r3479, %r3515, 1;
	setp.eq.s32 	%p238, %r3479, 25;
	@%p238 bra 	$L__BB0_141;
	bra.uni 	$L__BB0_143;
$L__BB0_141:                            // %L24140
                                        //   in Loop: Header=BB0_125 Depth=2
	setp.lt.u32 	%p239, %r5, 16;
	@%p239 bra 	$L__BB0_206;
	bra.uni 	$L__BB0_142;
$L__BB0_206:                            // %pass10768
                                        //   in Loop: Header=BB0_125 Depth=2
	shl.b32 	%r2160, %r3498, 9;
	or.b32  	%r2161, %r2160, %r199;
	add.s32 	%r2162, %r2161, %r198;
	mul.wide.u32 	%rd254, %r2162, 4;
	add.s64 	%rd13, %rd4, %rd254;
	st.global.u32 	[%rd13], %r3481;
	bra.uni 	$L__BB0_142;
$L__BB0_144:                            // %L24361.preheader
                                        //   in Loop: Header=BB0_124 Depth=1
	or.b32  	%r139, %r3474, 32;
	mov.u32 	%r3488, %r1187;
	bra.uni 	$L__BB0_145;
$L__BB0_168:                            // %L38463
                                        //   in Loop: Header=BB0_145 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3479, %r2910;
	mov.u32 	%r3481, %r2910;
$L__BB0_169:                            // %L38464
                                        //   in Loop: Header=BB0_145 Depth=2
	bar.sync 	0;
	add.s32 	%r3488, %r3488, 8;
	setp.ne.s32 	%p261, %r3488, 32;
	@%p261 bra 	$L__BB0_145;
	bra.uni 	$L__BB0_170;
$L__BB0_145:                            // %L24361
                                        //   Parent Loop BB0_124 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p241, %r3488, 0;
	selp.b32 	%r2776, %r91, 0, %p241;
	setp.eq.s32 	%p242, %r3488, 8;
	selp.b32 	%r2777, %r95, %r2776, %p242;
	setp.eq.s32 	%p243, %r3488, 16;
	selp.b32 	%r2778, %r99, %r2777, %p243;
	setp.eq.s32 	%p244, %r3488, 24;
	selp.b32 	%r2779, %r103, %r2778, %p244;
	selp.b32 	%r2780, %r92, 0, %p241;
	selp.b32 	%r2781, %r96, %r2780, %p242;
	selp.b32 	%r2782, %r100, %r2781, %p243;
	selp.b32 	%r2783, %r104, %r2782, %p244;
	selp.b32 	%r2784, %r93, 0, %p241;
	selp.b32 	%r2785, %r97, %r2784, %p242;
	selp.b32 	%r2786, %r101, %r2785, %p243;
	selp.b32 	%r2787, %r105, %r2786, %p244;
	selp.b32 	%r2788, %r94, 0, %p241;
	selp.b32 	%r2789, %r98, %r2788, %p242;
	selp.b32 	%r2790, %r102, %r2789, %p243;
	selp.b32 	%r2791, %r106, %r2790, %p244;
	// begin inline asm
	mov.b32 %r2192, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2203, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2792, %r2779, 8;
	xor.b32  	%r2202, %r2792, 8947848;
	// begin inline asm
	lop3.b32 %r2189, %r1065, %r2202, %r2192, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2193, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2194, %r2192, %r2193;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2197, %r2189, %r2194;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2200, %r1076, %r2202, %r2203, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2204, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2205, %r2203, %r2204;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2208, %r2200, %r2205;
	// end inline asm
	// begin inline asm
	mov.b32 %r2238, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2249, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2793, %r2783, 8;
	xor.b32  	%r2248, %r2793, 8947848;
	// begin inline asm
	lop3.b32 %r2235, %r1065, %r2248, %r2238, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2239, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2240, %r2238, %r2239;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2243, %r2235, %r2240;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2246, %r1076, %r2248, %r2249, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2250, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2251, %r2249, %r2250;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2254, %r2246, %r2251;
	// end inline asm
	// begin inline asm
	mov.b32 %r2284, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2295, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2794, %r2787, 8;
	xor.b32  	%r2294, %r2794, 8947848;
	// begin inline asm
	lop3.b32 %r2281, %r1065, %r2294, %r2284, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2285, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2286, %r2284, %r2285;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2289, %r2281, %r2286;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2292, %r1076, %r2294, %r2295, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2296, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2297, %r2295, %r2296;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2300, %r2292, %r2297;
	// end inline asm
	// begin inline asm
	mov.b32 %r2330, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2341, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2795, %r2791, 8;
	xor.b32  	%r2340, %r2795, 8947848;
	// begin inline asm
	lop3.b32 %r2327, %r1065, %r2340, %r2330, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2331, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2332, %r2330, %r2331;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2335, %r2327, %r2332;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2338, %r1076, %r2340, %r2341, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2342, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2343, %r2341, %r2342;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2346, %r2338, %r2343;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r183;
    mov.b32 {%r2re, %r2im}, %r2197;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2349, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r2208;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2352, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r183;
    mov.b32 {%r2re, %r2im}, %r2243;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2355, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r2254;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2358, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r183;
    mov.b32 {%r2re, %r2im}, %r2289;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2361, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r2300;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2364, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r183;
    mov.b32 {%r2re, %r2im}, %r2335;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2367, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r184;
    mov.b32 {%r2re, %r2im}, %r2346;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2370, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2436, %r2433}, {%r287, %r290}, {%r2349}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2445, %r2442}, {%r287, %r290}, {%r2352}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2454, %r2451}, {%r287, %r290}, {%r2355}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2463, %r2460}, {%r287, %r290}, {%r2358}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2472, %r2469}, {%r287, %r290}, {%r2361}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2481, %r2478}, {%r287, %r290}, {%r2364}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2490, %r2487}, {%r287, %r290}, {%r2367}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2499, %r2496}, {%r287, %r290}, {%r2370}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2429, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2431, %r2429, %r2433;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2434, %r325, %r2436, %r2431;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2438, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2440, %r2438, %r2442;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2443, %r325, %r2445, %r2440;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2447, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2449, %r2447, %r2451;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2452, %r325, %r2454, %r2449;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2456, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2458, %r2456, %r2460;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2461, %r325, %r2463, %r2458;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2465, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2467, %r2465, %r2469;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2470, %r325, %r2472, %r2467;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2474, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2476, %r2474, %r2478;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2479, %r325, %r2481, %r2476;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2483, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2485, %r2483, %r2487;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2488, %r325, %r2490, %r2485;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2492, %r328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2494, %r2492, %r2496;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2497, %r325, %r2499, %r2494;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2501, %r328, %r2436;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2504, %r325, %r2433, %r2501;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2508, %r328, %r2445;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2511, %r325, %r2442, %r2508;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2515, %r328, %r2454;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2518, %r325, %r2451, %r2515;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2522, %r328, %r2463;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2525, %r325, %r2460, %r2522;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2529, %r328, %r2472;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2532, %r325, %r2469, %r2529;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2536, %r328, %r2481;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2539, %r325, %r2478, %r2536;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2543, %r328, %r2490;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2546, %r325, %r2487, %r2543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2550, %r328, %r2499;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2553, %r325, %r2496, %r2550;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2630, %r2631}, {%r372, %r375}, {%r2434, %r2504}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2638, %r2639}, {%r372, %r375}, {%r2443, %r2511}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2646, %r2647}, {%r372, %r375}, {%r2452, %r2518}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2654, %r2655}, {%r372, %r375}, {%r2461, %r2525}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2662, %r2663}, {%r372, %r375}, {%r2470, %r2532}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2670, %r2671}, {%r372, %r375}, {%r2479, %r2539}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2678, %r2679}, {%r372, %r375}, {%r2488, %r2546}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2686, %r2687}, {%r372, %r375}, {%r2497, %r2553}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2629, %r2630, %r2631, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2633, %r2630, %r2631, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2637, %r2638, %r2639, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2641, %r2638, %r2639, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2645, %r2646, %r2647, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2649, %r2646, %r2647, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2653, %r2654, %r2655, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2657, %r2654, %r2655, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2661, %r2662, %r2663, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2665, %r2662, %r2663, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2669, %r2670, %r2671, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2673, %r2670, %r2671, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2677, %r2678, %r2679, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2681, %r2678, %r2679, %r817;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2685, %r2686, %r2687, %r813;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2689, %r2686, %r2687, %r817;
	// end inline asm
	or.b32  	%r2796, %r3488, %r189;
	add.s32 	%r2797, %r139, %r2796;
	shr.s32 	%r2798, %r2797, 31;
	shr.u32 	%r2799, %r2798, 29;
	add.s32 	%r2800, %r2797, %r2799;
	and.b32  	%r2801, %r2800, 134217720;
	sub.s32 	%r2802, %r2797, %r2801;
	shl.b32 	%r2803, %r2802, 5;
	or.b32  	%r2804, %r193, %r2803;
	add.s32 	%r2805, %r196, %r2804;
	mul.wide.s32 	%rd255, %r2805, 4;
	add.s64 	%rd257, %rd102, %rd255;
	st.shared.u32 	[%rd257], %r2629;
	cvt.s64.s32 	%rd258, %r2804;
	cvt.u64.u32 	%rd259, %r194;
	cvt.u64.u32 	%rd260, %r195;
	add.s64 	%rd261, %rd260, %rd259;
	add.s64 	%rd262, %rd261, %rd258;
	shl.b64 	%rd263, %rd262, 2;
	add.s64 	%rd264, %rd102, %rd263;
	st.shared.u32 	[%rd264+16576], %r2633;
	or.b32  	%r2806, %r197, %r2803;
	add.s32 	%r2807, %r196, %r2806;
	mul.wide.s32 	%rd265, %r2807, 4;
	add.s64 	%rd266, %rd102, %rd265;
	st.shared.u32 	[%rd266], %r2637;
	cvt.s64.s32 	%rd267, %r2806;
	add.s64 	%rd268, %rd261, %rd267;
	shl.b64 	%rd269, %rd268, 2;
	add.s64 	%rd270, %rd102, %rd269;
	st.shared.u32 	[%rd270+16576], %r2641;
	or.b32  	%r2808, %r190, %r3488;
	add.s32 	%r2809, %r139, %r2808;
	shr.s32 	%r2810, %r2809, 31;
	shr.u32 	%r2811, %r2810, 29;
	add.s32 	%r2812, %r2809, %r2811;
	and.b32  	%r2813, %r2812, 134217720;
	sub.s32 	%r2814, %r2809, %r2813;
	shl.b32 	%r2815, %r2814, 5;
	or.b32  	%r2816, %r193, %r2815;
	add.s32 	%r2817, %r196, %r2816;
	mul.wide.s32 	%rd271, %r2817, 4;
	add.s64 	%rd272, %rd102, %rd271;
	st.shared.u32 	[%rd272], %r2645;
	cvt.s64.s32 	%rd273, %r2816;
	add.s64 	%rd274, %rd261, %rd273;
	shl.b64 	%rd275, %rd274, 2;
	add.s64 	%rd276, %rd102, %rd275;
	st.shared.u32 	[%rd276+16576], %r2649;
	or.b32  	%r2818, %r197, %r2815;
	add.s32 	%r2819, %r196, %r2818;
	mul.wide.s32 	%rd277, %r2819, 4;
	add.s64 	%rd278, %rd102, %rd277;
	st.shared.u32 	[%rd278], %r2653;
	cvt.s64.s32 	%rd279, %r2818;
	add.s64 	%rd280, %rd261, %rd279;
	shl.b64 	%rd281, %rd280, 2;
	add.s64 	%rd282, %rd102, %rd281;
	st.shared.u32 	[%rd282+16576], %r2657;
	or.b32  	%r2820, %r191, %r3488;
	add.s32 	%r2821, %r139, %r2820;
	shr.s32 	%r2822, %r2821, 31;
	shr.u32 	%r2823, %r2822, 29;
	add.s32 	%r2824, %r2821, %r2823;
	and.b32  	%r2825, %r2824, 134217720;
	sub.s32 	%r2826, %r2821, %r2825;
	shl.b32 	%r2827, %r2826, 5;
	or.b32  	%r2828, %r193, %r2827;
	add.s32 	%r2829, %r196, %r2828;
	mul.wide.s32 	%rd283, %r2829, 4;
	add.s64 	%rd284, %rd102, %rd283;
	st.shared.u32 	[%rd284], %r2661;
	cvt.s64.s32 	%rd285, %r2828;
	add.s64 	%rd286, %rd261, %rd285;
	shl.b64 	%rd287, %rd286, 2;
	add.s64 	%rd288, %rd102, %rd287;
	st.shared.u32 	[%rd288+16576], %r2665;
	or.b32  	%r2830, %r197, %r2827;
	add.s32 	%r2831, %r196, %r2830;
	mul.wide.s32 	%rd289, %r2831, 4;
	add.s64 	%rd290, %rd102, %rd289;
	st.shared.u32 	[%rd290], %r2669;
	cvt.s64.s32 	%rd291, %r2830;
	add.s64 	%rd292, %rd261, %rd291;
	shl.b64 	%rd293, %rd292, 2;
	add.s64 	%rd294, %rd102, %rd293;
	st.shared.u32 	[%rd294+16576], %r2673;
	or.b32  	%r2832, %r192, %r3488;
	add.s32 	%r2833, %r139, %r2832;
	shr.s32 	%r2834, %r2833, 31;
	shr.u32 	%r2835, %r2834, 29;
	add.s32 	%r2836, %r2833, %r2835;
	and.b32  	%r2837, %r2836, 134217720;
	sub.s32 	%r2838, %r2833, %r2837;
	shl.b32 	%r2839, %r2838, 5;
	or.b32  	%r2840, %r193, %r2839;
	add.s32 	%r2841, %r196, %r2840;
	mul.wide.s32 	%rd295, %r2841, 4;
	add.s64 	%rd296, %rd102, %rd295;
	st.shared.u32 	[%rd296], %r2677;
	cvt.s64.s32 	%rd297, %r2840;
	add.s64 	%rd298, %rd261, %rd297;
	shl.b64 	%rd299, %rd298, 2;
	add.s64 	%rd300, %rd102, %rd299;
	st.shared.u32 	[%rd300+16576], %r2681;
	or.b32  	%r2842, %r197, %r2839;
	add.s32 	%r2843, %r196, %r2842;
	mul.wide.s32 	%rd301, %r2843, 4;
	add.s64 	%rd302, %rd102, %rd301;
	st.shared.u32 	[%rd302], %r2685;
	cvt.s64.s32 	%rd303, %r2842;
	add.s64 	%rd304, %rd261, %rd303;
	shl.b64 	%rd305, %rd304, 2;
	add.s64 	%rd306, %rd102, %rd305;
	st.shared.u32 	[%rd306+16576], %r2689;
	bar.sync 	0;
	ld.shared.u32 	%r2697, [%rd22];
	ld.shared.u32 	%r2704, [%rd23+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2714, %r2711}, {%r384, %r387}, {%r2697}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2723, %r2720}, {%r384, %r387}, {%r2704}, {%r1187, %r1187};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2707, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2709, %r2707, %r2711;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2712, %r418, %r2714, %r2709;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2716, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2718, %r2716, %r2720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2721, %r418, %r2723, %r2718;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2725, %r421, %r2714;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2728, %r418, %r2711, %r2725;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2732, %r421, %r2723;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2735, %r418, %r2720, %r2732;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2758, %r2761}, {%r460, %r463}, {%r2712, %r2728}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2765, %r2769}, {%r460, %r463}, {%r2721, %r2735}, {%r1187, %r1187}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2757, %r2758, %r2758;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2760, %r2761, %r2761, %r2757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2764, %r2765, %r2765, %r2760;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2768, %r2769, %r2769, %r2764;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3520, %r1548, %r2768, %r3481;
	// end inline asm
	add.s32 	%r3518, %r3479, 1;
	setp.ne.s32 	%p245, %r3518, 25;
	@%p245 bra 	$L__BB0_148;
// %bb.146:                             // %L30410
                                        //   in Loop: Header=BB0_145 Depth=2
	setp.lt.u32 	%p246, %r5, 16;
	@%p246 bra 	$L__BB0_207;
	bra.uni 	$L__BB0_147;
$L__BB0_207:                            // %pass13580
                                        //   in Loop: Header=BB0_145 Depth=2
	shl.b32 	%r2844, %r3498, 9;
	or.b32  	%r2845, %r2844, %r199;
	add.s32 	%r2846, %r2845, %r198;
	mul.wide.u32 	%rd307, %r2846, 4;
	add.s64 	%rd14, %rd4, %rd307;
	st.global.u32 	[%rd14], %r3520;
$L__BB0_147:                            // %L30609
                                        //   in Loop: Header=BB0_145 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3518, 0;
	mov.u32 	%r3520, %r3518;
$L__BB0_148:                            // %pass13803
                                        //   in Loop: Header=BB0_145 Depth=2
	ld.shared.u32 	%r2852, [%rd75];
	ld.shared.u32 	%r2859, [%rd76];
	mov.u32 	%r2910, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2869, %r2866}, {%r384, %r387}, {%r2852}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2878, %r2875}, {%r384, %r387}, {%r2859}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2862, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2864, %r2862, %r2866;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2867, %r418, %r2869, %r2864;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2871, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2873, %r2871, %r2875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2876, %r418, %r2878, %r2873;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2880, %r421, %r2869;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2883, %r418, %r2866, %r2880;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2887, %r421, %r2878;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2890, %r418, %r2875, %r2887;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2913, %r2916}, {%r460, %r463}, {%r2867, %r2883}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2920, %r2924}, {%r460, %r463}, {%r2876, %r2890}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2912, %r2913, %r2913;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2915, %r2916, %r2916, %r2912;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2919, %r2920, %r2920, %r2915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2923, %r2924, %r2924, %r2919;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3523, %r1548, %r2923, %r3520;
	// end inline asm
	add.s32 	%r3521, %r3518, 1;
	setp.eq.s32 	%p247, %r3521, 25;
	@%p247 bra 	$L__BB0_149;
	bra.uni 	$L__BB0_151;
$L__BB0_149:                            // %L31532
                                        //   in Loop: Header=BB0_145 Depth=2
	setp.lt.u32 	%p248, %r5, 16;
	@%p248 bra 	$L__BB0_208;
	bra.uni 	$L__BB0_150;
$L__BB0_208:                            // %pass14063
                                        //   in Loop: Header=BB0_145 Depth=2
	shl.b32 	%r2931, %r3498, 9;
	or.b32  	%r2932, %r2931, %r199;
	add.s32 	%r2933, %r2932, %r198;
	mul.wide.u32 	%rd308, %r2933, 4;
	add.s64 	%rd15, %rd4, %rd308;
	st.global.u32 	[%rd15], %r3523;
$L__BB0_150:                            // %L31731
                                        //   in Loop: Header=BB0_145 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3521, 0;
	mov.u32 	%r3523, %r3521;
$L__BB0_151:                            // %pass14286
                                        //   in Loop: Header=BB0_145 Depth=2
	ld.shared.u32 	%r2939, [%rd77];
	ld.shared.u32 	%r2946, [%rd78];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2956, %r2953}, {%r384, %r387}, {%r2939}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2965, %r2962}, {%r384, %r387}, {%r2946}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2949, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2951, %r2949, %r2953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2954, %r418, %r2956, %r2951;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2958, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2960, %r2958, %r2962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2963, %r418, %r2965, %r2960;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2967, %r421, %r2956;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2970, %r418, %r2953, %r2967;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2974, %r421, %r2965;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2977, %r418, %r2962, %r2974;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3000, %r3003}, {%r460, %r463}, {%r2954, %r2970}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3007, %r3011}, {%r460, %r463}, {%r2963, %r2977}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2999, %r3000, %r3000;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3002, %r3003, %r3003, %r2999;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3006, %r3007, %r3007, %r3002;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3010, %r3011, %r3011, %r3006;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3526, %r1548, %r3010, %r3523;
	// end inline asm
	add.s32 	%r3524, %r3521, 1;
	setp.eq.s32 	%p249, %r3524, 25;
	@%p249 bra 	$L__BB0_152;
	bra.uni 	$L__BB0_154;
$L__BB0_152:                            // %L32654
                                        //   in Loop: Header=BB0_145 Depth=2
	setp.lt.u32 	%p250, %r5, 16;
	@%p250 bra 	$L__BB0_209;
	bra.uni 	$L__BB0_153;
$L__BB0_209:                            // %pass14546
                                        //   in Loop: Header=BB0_145 Depth=2
	shl.b32 	%r3018, %r3498, 9;
	or.b32  	%r3019, %r3018, %r199;
	add.s32 	%r3020, %r3019, %r198;
	mul.wide.u32 	%rd309, %r3020, 4;
	add.s64 	%rd16, %rd4, %rd309;
	st.global.u32 	[%rd16], %r3526;
$L__BB0_153:                            // %L32853
                                        //   in Loop: Header=BB0_145 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3524, 0;
	mov.u32 	%r3526, %r3524;
$L__BB0_154:                            // %pass14769
                                        //   in Loop: Header=BB0_145 Depth=2
	ld.shared.u32 	%r3026, [%rd79];
	ld.shared.u32 	%r3033, [%rd80];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3043, %r3040}, {%r384, %r387}, {%r3026}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3052, %r3049}, {%r384, %r387}, {%r3033}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3036, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3038, %r3036, %r3040;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3041, %r418, %r3043, %r3038;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3045, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3047, %r3045, %r3049;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3050, %r418, %r3052, %r3047;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3054, %r421, %r3043;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3057, %r418, %r3040, %r3054;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3061, %r421, %r3052;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3064, %r418, %r3049, %r3061;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3087, %r3090}, {%r460, %r463}, {%r3041, %r3057}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3094, %r3098}, {%r460, %r463}, {%r3050, %r3064}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3086, %r3087, %r3087;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3089, %r3090, %r3090, %r3086;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3093, %r3094, %r3094, %r3089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3097, %r3098, %r3098, %r3093;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3529, %r1548, %r3097, %r3526;
	// end inline asm
	add.s32 	%r3527, %r3524, 1;
	setp.eq.s32 	%p251, %r3527, 25;
	@%p251 bra 	$L__BB0_155;
	bra.uni 	$L__BB0_157;
$L__BB0_155:                            // %L33776
                                        //   in Loop: Header=BB0_145 Depth=2
	setp.lt.u32 	%p252, %r5, 16;
	@%p252 bra 	$L__BB0_210;
	bra.uni 	$L__BB0_156;
$L__BB0_210:                            // %pass15029
                                        //   in Loop: Header=BB0_145 Depth=2
	shl.b32 	%r3105, %r3498, 9;
	or.b32  	%r3106, %r3105, %r199;
	add.s32 	%r3107, %r3106, %r198;
	mul.wide.u32 	%rd310, %r3107, 4;
	add.s64 	%rd17, %rd4, %rd310;
	st.global.u32 	[%rd17], %r3529;
$L__BB0_156:                            // %L33975
                                        //   in Loop: Header=BB0_145 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3527, 0;
	mov.u32 	%r3529, %r3527;
$L__BB0_157:                            // %pass15252
                                        //   in Loop: Header=BB0_145 Depth=2
	ld.shared.u32 	%r3113, [%rd81];
	ld.shared.u32 	%r3120, [%rd82];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3130, %r3127}, {%r384, %r387}, {%r3113}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3139, %r3136}, {%r384, %r387}, {%r3120}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3123, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3125, %r3123, %r3127;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3128, %r418, %r3130, %r3125;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3132, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3134, %r3132, %r3136;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3137, %r418, %r3139, %r3134;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3141, %r421, %r3130;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3144, %r418, %r3127, %r3141;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3148, %r421, %r3139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3151, %r418, %r3136, %r3148;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3174, %r3177}, {%r460, %r463}, {%r3128, %r3144}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3181, %r3185}, {%r460, %r463}, {%r3137, %r3151}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3173, %r3174, %r3174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3176, %r3177, %r3177, %r3173;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3180, %r3181, %r3181, %r3176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3184, %r3185, %r3185, %r3180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3532, %r1548, %r3184, %r3529;
	// end inline asm
	add.s32 	%r3530, %r3527, 1;
	setp.eq.s32 	%p253, %r3530, 25;
	@%p253 bra 	$L__BB0_158;
	bra.uni 	$L__BB0_160;
$L__BB0_158:                            // %L34898
                                        //   in Loop: Header=BB0_145 Depth=2
	setp.lt.u32 	%p254, %r5, 16;
	@%p254 bra 	$L__BB0_211;
	bra.uni 	$L__BB0_159;
$L__BB0_211:                            // %pass15512
                                        //   in Loop: Header=BB0_145 Depth=2
	shl.b32 	%r3192, %r3498, 9;
	or.b32  	%r3193, %r3192, %r199;
	add.s32 	%r3194, %r3193, %r198;
	mul.wide.u32 	%rd311, %r3194, 4;
	add.s64 	%rd18, %rd4, %rd311;
	st.global.u32 	[%rd18], %r3532;
$L__BB0_159:                            // %L35097
                                        //   in Loop: Header=BB0_145 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3530, 0;
	mov.u32 	%r3532, %r3530;
$L__BB0_160:                            // %pass15735
                                        //   in Loop: Header=BB0_145 Depth=2
	ld.shared.u32 	%r3200, [%rd83];
	ld.shared.u32 	%r3207, [%rd84];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3217, %r3214}, {%r384, %r387}, {%r3200}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3226, %r3223}, {%r384, %r387}, {%r3207}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3210, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3212, %r3210, %r3214;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3215, %r418, %r3217, %r3212;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3219, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3221, %r3219, %r3223;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3224, %r418, %r3226, %r3221;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3228, %r421, %r3217;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3231, %r418, %r3214, %r3228;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3235, %r421, %r3226;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3238, %r418, %r3223, %r3235;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3261, %r3264}, {%r460, %r463}, {%r3215, %r3231}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3268, %r3272}, {%r460, %r463}, {%r3224, %r3238}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3260, %r3261, %r3261;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3263, %r3264, %r3264, %r3260;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3267, %r3268, %r3268, %r3263;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3271, %r3272, %r3272, %r3267;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3535, %r1548, %r3271, %r3532;
	// end inline asm
	add.s32 	%r3533, %r3530, 1;
	setp.eq.s32 	%p255, %r3533, 25;
	@%p255 bra 	$L__BB0_161;
	bra.uni 	$L__BB0_163;
$L__BB0_161:                            // %L36020
                                        //   in Loop: Header=BB0_145 Depth=2
	setp.lt.u32 	%p256, %r5, 16;
	@%p256 bra 	$L__BB0_212;
	bra.uni 	$L__BB0_162;
$L__BB0_212:                            // %pass15995
                                        //   in Loop: Header=BB0_145 Depth=2
	shl.b32 	%r3279, %r3498, 9;
	or.b32  	%r3280, %r3279, %r199;
	add.s32 	%r3281, %r3280, %r198;
	mul.wide.u32 	%rd312, %r3281, 4;
	add.s64 	%rd19, %rd4, %rd312;
	st.global.u32 	[%rd19], %r3535;
$L__BB0_162:                            // %L36219
                                        //   in Loop: Header=BB0_145 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3533, 0;
	mov.u32 	%r3535, %r3533;
$L__BB0_163:                            // %pass16218
                                        //   in Loop: Header=BB0_145 Depth=2
	ld.shared.u32 	%r3287, [%rd85];
	ld.shared.u32 	%r3294, [%rd86];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3304, %r3301}, {%r384, %r387}, {%r3287}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3313, %r3310}, {%r384, %r387}, {%r3294}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3297, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3299, %r3297, %r3301;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3302, %r418, %r3304, %r3299;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3306, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3308, %r3306, %r3310;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3311, %r418, %r3313, %r3308;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3315, %r421, %r3304;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3318, %r418, %r3301, %r3315;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3322, %r421, %r3313;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3325, %r418, %r3310, %r3322;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3348, %r3351}, {%r460, %r463}, {%r3302, %r3318}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3355, %r3359}, {%r460, %r463}, {%r3311, %r3325}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3347, %r3348, %r3348;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3350, %r3351, %r3351, %r3347;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3354, %r3355, %r3355, %r3350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3358, %r3359, %r3359, %r3354;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3538, %r1548, %r3358, %r3535;
	// end inline asm
	add.s32 	%r3536, %r3533, 1;
	setp.eq.s32 	%p257, %r3536, 25;
	@%p257 bra 	$L__BB0_164;
	bra.uni 	$L__BB0_166;
$L__BB0_164:                            // %L37142
                                        //   in Loop: Header=BB0_145 Depth=2
	setp.lt.u32 	%p258, %r5, 16;
	@%p258 bra 	$L__BB0_213;
	bra.uni 	$L__BB0_165;
$L__BB0_213:                            // %pass16478
                                        //   in Loop: Header=BB0_145 Depth=2
	shl.b32 	%r3366, %r3498, 9;
	or.b32  	%r3367, %r3366, %r199;
	add.s32 	%r3368, %r3367, %r198;
	mul.wide.u32 	%rd313, %r3368, 4;
	add.s64 	%rd20, %rd4, %rd313;
	st.global.u32 	[%rd20], %r3538;
$L__BB0_165:                            // %L37341
                                        //   in Loop: Header=BB0_145 Depth=2
	add.s32 	%r3498, %r3498, 1;
	mov.u32 	%r3536, 0;
	mov.u32 	%r3538, %r3536;
$L__BB0_166:                            // %pass16701
                                        //   in Loop: Header=BB0_145 Depth=2
	ld.shared.u32 	%r3374, [%rd87];
	ld.shared.u32 	%r3381, [%rd88];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3391, %r3388}, {%r384, %r387}, {%r3374}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3400, %r3397}, {%r384, %r387}, {%r3381}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3384, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3386, %r3384, %r3388;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3389, %r418, %r3391, %r3386;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3393, %r421;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3395, %r3393, %r3397;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3398, %r418, %r3400, %r3395;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3402, %r421, %r3391;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3405, %r418, %r3388, %r3402;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3409, %r421, %r3400;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3412, %r418, %r3397, %r3409;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3435, %r3438}, {%r460, %r463}, {%r3389, %r3405}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3442, %r3446}, {%r460, %r463}, {%r3398, %r3412}, {%r2910, %r2910}, %r200, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3434, %r3435, %r3435;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3437, %r3438, %r3438, %r3434;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3441, %r3442, %r3442, %r3437;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3445, %r3446, %r3446, %r3441;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3481, %r1548, %r3445, %r3538;
	// end inline asm
	add.s32 	%r3479, %r3536, 1;
	setp.eq.s32 	%p259, %r3479, 25;
	@%p259 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_169;
$L__BB0_167:                            // %L38264
                                        //   in Loop: Header=BB0_145 Depth=2
	setp.lt.u32 	%p260, %r5, 16;
	@%p260 bra 	$L__BB0_214;
	bra.uni 	$L__BB0_168;
$L__BB0_214:                            // %pass16961
                                        //   in Loop: Header=BB0_145 Depth=2
	shl.b32 	%r3453, %r3498, 9;
	or.b32  	%r3454, %r3453, %r199;
	add.s32 	%r3455, %r3454, %r198;
	mul.wide.u32 	%rd314, %r3455, 4;
	add.s64 	%rd21, %rd4, %rd314;
	st.global.u32 	[%rd21], %r3481;
	bra.uni 	$L__BB0_168;
$L__BB0_171:                            // %L38495
	st.global.u32 	[%rd5], %r2910;
	ret;
$L__BB0_126:                            // %post_box_union
	mov.u64 	%rd245, exception3262;
	cvta.global.u64 	%rd246, %rd245;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd246;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 8
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd89;
	st.param.b32 	[param0+8], %r273;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 9
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd94, exception1;
	cvta.global.u64 	%rd95, %rd94;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd95;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd89;
	st.param.b32 	[param0+8], %r273;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
