<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">board</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments></interconnectAssignments>
    <className>board</className>
    <version>1.0</version>
    <name>board</name>
    <uniqueName>board</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">board_afu_id_avmm_slave_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;afu_cfg_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;afu_id_avmm_slave&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;afu_id_avmm_slave&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;afu_cfg_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;afu_cfg_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='afu_cfg_slave' start='0x0' end='0x40' datawidth='64' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;6&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;afu_cfg_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avmm_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;board_afu_id_avmm_slave_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_afu_id_avmm_slave_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_afu_id_avmm_slave_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_afu_id_avmm_slave_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_afu_id_avmm_slave_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_afu_id_avmm_slave_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_afu_id_avmm_slave_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/board_afu_id_avmm_slave_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>board_afu_id_avmm_slave_0</name>
        <uniqueName>board_afu_id_avmm_slave_0</uniqueName>
        <fixedName>board_afu_id_avmm_slave_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>board_afu_id_avmm_slave_0/clock</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>board_afu_id_avmm_slave_0/reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>board_afu_id_avmm_slave_0/afu_cfg_slave</end>
            <start>mm_interconnect_2/board_afu_id_avmm_slave_0_afu_cfg_slave</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.board_afu_id_avmm_slave_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">board_irq_ctrl_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_INTERRUPT_RECEIVER_INTERRUPTS_USED</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;Clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;Clk_i&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;IRQ_Mask_Slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;MaskWrite_i&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;MaskWritedata_i&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;MaskByteenable_i&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;MaskRead_i&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;MaskReaddata_o&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;MaskWaitrequest_o&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;Clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;Resetn&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;IRQ_Read_Slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;IrqRead_i&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;IrqReadData_o&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;Clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;Resetn&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;Resetn&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;Rstn_i&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;Clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;interrupt_receiver&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;Irq_i&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;Clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;Resetn&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqMap&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;INDIVIDUAL_REQUESTS&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;interrupt_sender&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;Irq_o&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;Clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;Resetn&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;irq_ctrl&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;IRQ CTRL&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_INTERRUPT_RECEIVER_INTERRUPTS_USED&lt;/parameterName&gt;
                &lt;parameterType&gt;java.math.BigInteger&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;interrupt_receiver&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;INTERRUPTS_USED&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;IRQ_Mask_Slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;IRQ_Mask_Slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='IRQ_Mask_Slave' start='0x0' end='0x4' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;IRQ_Read_Slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;IRQ_Read_Slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='IRQ_Read_Slave' start='0x0' end='0x4' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;2&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;interrupt_receiver&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;interrupt_receiver&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;INTERRUPTS_USED&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;Clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;Clk_i&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;IRQ_Mask_Slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;MaskWrite_i&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;MaskWritedata_i&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;MaskByteenable_i&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;MaskRead_i&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;MaskReaddata_o&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;MaskWaitrequest_o&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;Clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;Resetn&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;IRQ_Read_Slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;IrqRead_i&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;IrqReadData_o&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;Clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;Resetn&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;Resetn&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;Rstn_i&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;Clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;interrupt_receiver&lt;/name&gt;
            &lt;type&gt;interrupt&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;Irq_i&lt;/name&gt;
                    &lt;role&gt;irq&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;Clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;Resetn&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqMap&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqScheme&lt;/key&gt;
                        &lt;value&gt;INDIVIDUAL_REQUESTS&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;interrupt_sender&lt;/name&gt;
            &lt;type&gt;interrupt&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;Irq_o&lt;/name&gt;
                    &lt;role&gt;irq&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;Clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;Resetn&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqScheme&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;board_irq_ctrl_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_irq_ctrl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_irq_ctrl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_irq_ctrl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_irq_ctrl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_irq_ctrl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_irq_ctrl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/board_irq_ctrl_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>board_irq_ctrl_0</name>
        <uniqueName>board_irq_ctrl_0</uniqueName>
        <fixedName>board_irq_ctrl_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>19.2</version>
            <end>irq_mapper/sender</end>
            <start>board_irq_ctrl_0/interrupt_receiver</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>board_irq_ctrl_0/Clock</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>board_irq_ctrl_0/Resetn</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>board_irq_ctrl_0/IRQ_Mask_Slave</end>
            <start>mm_interconnect_2/board_irq_ctrl_0_IRQ_Mask_Slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>board_irq_ctrl_0/IRQ_Read_Slave</end>
            <start>mm_interconnect_2/board_irq_ctrl_0_IRQ_Read_Slave</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.board_irq_ctrl_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clk_200</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;200000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;200000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;200000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;board_clk_200&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_clk_200&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_clk_200&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_clk_200&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_clk_200&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_clk_200&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_clk_200&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/board_clk_200.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clk_200</name>
        <uniqueName>board_clk_200</uniqueName>
        <fixedName>board_clk_200</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>board_afu_id_avmm_slave_0/clock</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>board_irq_ctrl_0/Clock</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>ddr_board/host_clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>global_reset_in/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>irq_mapper/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>irq_synchronizer/sender_clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>kernel_interface/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>mm_interconnect_1/clk_200_out_clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>mm_interconnect_2/clk_200_out_clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_rd/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_wr/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>pipe_stage_host_ctrl/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.clk_200</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">ddr_board</instanceKey>
      <instanceData xsi:type="data">
        <parameters></parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>ddr_board</className>
        <version>1.0</version>
        <name>ddr_board</name>
        <uniqueName>ddr_board</uniqueName>
        <fixedName>ddr_board</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>ddr_board/host_clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value>48</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>FIFO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value>&lt;address-map&gt;&lt;slave name='pipe_stage_dma_host_rd.s0' start='0x0' end='0x1000000000000' datawidth='512' /&gt;&lt;/address-map&gt;</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_rd/s0</end>
            <start>ddr_board/host_rd</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_1/ddr_board_host_wr</end>
            <start>ddr_board/host_wr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>266000000</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>ddr_board/ddr_clk_a</end>
            <start>emif_ddr4a_clk/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>266000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>ddr_board/ddr_clk_b</end>
            <start>emif_ddr4b_clk/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>ddr_board/global_reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>ddr_board/kernel_clk</end>
            <start>kernel_clk_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>19.2</version>
            <end>ddr_board/acl_bsp_memorg_host</end>
            <start>kernel_interface/acl_bsp_memorg_host0x018</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>ddr_board/kernel_reset</end>
            <start>kernel_interface/kernel_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>ddr_board/ase_0_avmm_pipe_slave</end>
            <start>mm_interconnect_2/ddr_board_ase_0_avmm_pipe_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>ddr_board/msgdma_bbb_0_csr</end>
            <start>mm_interconnect_2/ddr_board_msgdma_bbb_0_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>ddr_board/msgdma_bbb_1_csr</end>
            <start>mm_interconnect_2/ddr_board_msgdma_bbb_1_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>ddr_board/null_dfh_afu_id</end>
            <start>mm_interconnect_2/ddr_board_null_dfh_afu_id</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.ddr_board</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">emif_ddr4a_clk</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;266000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;266000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;266000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;board_clock_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/board_clock_bridge_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>emif_ddr4a_clk</name>
        <uniqueName>board_clock_bridge_0</uniqueName>
        <fixedName>board_clock_bridge_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>266000000</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>ddr_board/ddr_clk_a</end>
            <start>emif_ddr4a_clk/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.emif_ddr4a_clk</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">emif_ddr4b_clk</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;266000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;266000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;266000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;board_clock_bridge_1&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_clock_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_clock_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_clock_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_clock_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_clock_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_clock_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/board_clock_bridge_1.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>emif_ddr4b_clk</name>
        <uniqueName>board_clock_bridge_1</uniqueName>
        <fixedName>board_clock_bridge_1</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>266000000</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>ddr_board/ddr_clk_b</end>
            <start>emif_ddr4b_clk/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.emif_ddr4b_clk</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">global_reset_in</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>200000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;200000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;board_global_reset_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_global_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_global_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_global_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_global_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_global_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_global_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/board_global_reset_in.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>global_reset_in</name>
        <uniqueName>board_global_reset_in</uniqueName>
        <fixedName>board_global_reset_in</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>global_reset_in/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>board_afu_id_avmm_slave_0/reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>board_irq_ctrl_0/Resetn</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>ddr_board/global_reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>irq_mapper/clk_reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>irq_synchronizer/sender_clk_reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>kernel_interface/reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>kernel_interface/sw_reset_in</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>mm_interconnect_1/pipe_stage_dma_host_wr_reset_reset_bridge_in_reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>mm_interconnect_2/pipe_stage_host_ctrl_reset_reset_bridge_in_reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_rd/reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_wr/reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>pipe_stage_host_ctrl/reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>rst_controller/reset_in0</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.global_reset_in</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">irq_mapper</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>IRQ_MAP</name>
            <value>0:0</value>
          </parameter>
          <parameter>
            <name>NUM_RCVRS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SENDER_IRQ_WIDTH</name>
            <value>32</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_irq_mapper</className>
        <version>19.1</version>
        <name>irq_mapper</name>
        <uniqueName>board_altera_irq_mapper_191_vnrcumq</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>19.2</version>
            <end>irq_mapper/sender</end>
            <start>board_irq_ctrl_0/interrupt_receiver</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>irq_mapper/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>irq_mapper/clk_reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>19.2</version>
            <end>irq_synchronizer/sender</end>
            <start>irq_mapper/receiver0</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.irq_mapper</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">irq_synchronizer</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>IRQ_WIDTH</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_irq_clock_crosser</className>
        <version>19.1</version>
        <name>irq_synchronizer</name>
        <uniqueName>board_altera_irq_clock_crosser_191_4qcttxy</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>irq_synchronizer/sender_clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>irq_synchronizer/sender_clk_reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>19.2</version>
            <end>irq_synchronizer/sender</end>
            <start>irq_mapper/receiver0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>19.2</version>
            <end>kernel_interface/kernel_irq_to_host</end>
            <start>irq_synchronizer/receiver</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>irq_synchronizer/receiver_clk</end>
            <start>kernel_clk_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>irq_synchronizer/receiver_clk_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.irq_synchronizer</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">kernel_clk_export</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_out&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;clk_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_in&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n_out&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;clk_in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;clk_in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;clock_source&lt;/className&gt;
        &lt;displayName&gt;Clock Source&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;inputClockFrequency&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk_in&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;clk_in&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk_in&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_out&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;clk_in&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_in&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk_in&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n_out&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;clk_in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;clk_in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;board_kernel_clk_export&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_kernel_clk_export&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_kernel_clk_export&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_kernel_clk_export&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_kernel_clk_export&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_kernel_clk_export&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_kernel_clk_export&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>inputClockFrequency</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/board_kernel_clk_export.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>kernel_clk_export</name>
        <uniqueName>board_kernel_clk_export</uniqueName>
        <fixedName>board_kernel_clk_export</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>kernel_clk_export/clk_in</end>
            <start>kernel_clk_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>kernel_clk_export/clk_in_reset</end>
            <start>kernel_interface/kernel_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.kernel_clk_export</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">kernel_clk_in</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;board_kernel_clk_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_kernel_clk_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_kernel_clk_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_kernel_clk_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_kernel_clk_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_kernel_clk_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_kernel_clk_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/board_kernel_clk_in.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>kernel_clk_in</name>
        <uniqueName>board_kernel_clk_in</uniqueName>
        <fixedName>board_kernel_clk_in</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>ddr_board/kernel_clk</end>
            <start>kernel_clk_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>irq_synchronizer/receiver_clk</end>
            <start>kernel_clk_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>kernel_clk_export/clk_in</end>
            <start>kernel_clk_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>kernel_interface/kernel_clk</end>
            <start>kernel_clk_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>rst_controller/clk</end>
            <start>kernel_clk_in/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.kernel_clk_in</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">kernel_interface</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>10AX115N2F40E2LG</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_FAMILY</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;acl_bsp_memorg_host0x018&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;acl_bsp_memorg_host0x018_mode&lt;/name&gt;
                        &lt;role&gt;mode&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ctrl&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;14&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;16384&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;kernel_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_clk_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;kernel_cra&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_cra_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_cra_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_cra_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_cra_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_cra_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_cra_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;30&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_cra_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_cra_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_cra_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_cra_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;kernel_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;kernel_irq_from_kernel&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_irq_from_kernel_irq&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;kernel_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqMap&lt;/key&gt;
                            &lt;value&gt;&amp;lt;map&amp;gt;&amp;lt;mapping port='0' sender='sender0_irq' /&amp;gt;&amp;lt;/map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;INDIVIDUAL_REQUESTS&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;kernel_irq_to_host&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_irq_to_host_irq&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;kernel_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                            &lt;value&gt;kernel_interface.kernel_irq_from_kernel&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;kernel_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;kernel_reset_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;kernel_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;reset,reset,sw_reset_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;sw_reset_export&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;sw_reset_export_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;reset,sw_reset_in&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;sw_reset_in&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;sw_reset_in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;kernel_interface&lt;/className&gt;
        &lt;version&gt;15.1&lt;/version&gt;
        &lt;displayName&gt;OpenCL Kernel Interface&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;ctrl&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;ctrl&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='ctrl' start='0x0' end='0x4000' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;14&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;acl_bsp_memorg_host0x018&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;acl_bsp_memorg_host0x018_mode&lt;/name&gt;
                    &lt;role&gt;mode&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;100000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ctrl&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;14&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;16384&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;kernel_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_clk_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;kernel_cra&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_cra_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_cra_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_cra_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_cra_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_cra_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_cra_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;30&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_cra_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_cra_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_cra_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_cra_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;kernel_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;kernel_irq_from_kernel&lt;/name&gt;
            &lt;type&gt;interrupt&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_irq_from_kernel_irq&lt;/name&gt;
                    &lt;role&gt;irq&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;kernel_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqMap&lt;/key&gt;
                        &lt;value&gt;&amp;lt;map&amp;gt;&amp;lt;mapping port='0' sender='sender0_irq' /&amp;gt;&amp;lt;/map&amp;gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqScheme&lt;/key&gt;
                        &lt;value&gt;INDIVIDUAL_REQUESTS&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;kernel_irq_to_host&lt;/name&gt;
            &lt;type&gt;interrupt&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_irq_to_host_irq&lt;/name&gt;
                    &lt;role&gt;irq&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;kernel_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                        &lt;value&gt;kernel_interface.kernel_irq_from_kernel&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqScheme&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;kernel_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;kernel_reset_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;kernel_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;reset,reset,sw_reset_in&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;qsys.ui.export_name&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;sw_reset_export&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;sw_reset_export_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;reset,sw_reset_in&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;sw_reset_in&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;sw_reset_in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;board_kernel_interface&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_kernel_interface&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_kernel_interface&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_kernel_interface&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_kernel_interface&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_kernel_interface&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_kernel_interface&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/board_kernel_interface.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>kernel_interface</name>
        <uniqueName>board_kernel_interface</uniqueName>
        <fixedName>board_kernel_interface</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>kernel_interface/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>kernel_interface/reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>kernel_interface/sw_reset_in</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>19.2</version>
            <end>kernel_interface/kernel_irq_to_host</end>
            <start>irq_synchronizer/receiver</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>kernel_interface/kernel_clk</end>
            <start>kernel_clk_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>19.2</version>
            <end>ddr_board/acl_bsp_memorg_host</end>
            <start>kernel_interface/acl_bsp_memorg_host0x018</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>ddr_board/kernel_reset</end>
            <start>kernel_interface/kernel_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>kernel_clk_export/clk_in_reset</end>
            <start>kernel_interface/kernel_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>kernel_interface/ctrl</end>
            <start>mm_interconnect_2/kernel_interface_ctrl</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.kernel_interface</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_1</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {ddr_board_host_wr_translator} {altera_merlin_master_translator};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_ADDRESS_W} {49};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_DATA_W} {512};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {ddr_board_host_wr_translator} {UAV_ADDRESS_W} {49};set_instance_parameter_value {ddr_board_host_wr_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_READ} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_CLKEN} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {SYNC_RESET} {0};set_instance_parameter_value {ddr_board_host_wr_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {pipe_stage_dma_host_wr_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_ADDRESS_W} {48};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {UAV_ADDRESS_W} {49};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_READ} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_s0_translator} {SYNC_RESET} {0};add_instance {pipe_stage_dma_host_wr_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pipe_stage_dma_host_wr_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pipe_stage_dma_host_wr_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pipe_stage_dma_host_wr_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {pipe_stage_dma_host_wr_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clk_200_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_200_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {clk_200_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ddr_board_host_wr_translator.avalon_universal_master_0} {pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {4};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {FIFO};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {pipe_stage_dma_host_wr_reset_reset_bridge.out_reset} {ddr_board_host_wr_translator.reset} {reset};add_connection {pipe_stage_dma_host_wr_reset_reset_bridge.out_reset} {pipe_stage_dma_host_wr_s0_translator.reset} {reset};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_host_wr_translator.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {pipe_stage_dma_host_wr_s0_translator.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {pipe_stage_dma_host_wr_reset_reset_bridge.clk} {clock};add_interface {ddr_board_host_wr} {avalon} {slave};set_interface_property {ddr_board_host_wr} {EXPORT_OF} {ddr_board_host_wr_translator.avalon_anti_master_0};add_interface {pipe_stage_dma_host_wr_s0} {avalon} {master};set_interface_property {pipe_stage_dma_host_wr_s0} {EXPORT_OF} {pipe_stage_dma_host_wr_s0_translator.avalon_anti_slave_0};add_interface {pipe_stage_dma_host_wr_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pipe_stage_dma_host_wr_reset_reset_bridge_in_reset} {EXPORT_OF} {pipe_stage_dma_host_wr_reset_reset_bridge.in_reset};add_interface {clk_200_out_clk} {clock} {slave};set_interface_property {clk_200_out_clk} {EXPORT_OF} {clk_200_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.ddr_board.host_wr} {0};set_module_assignment {interconnect_id.pipe_stage_dma_host_wr.s0} {0};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.1</version>
        <name>mm_interconnect_1</name>
        <uniqueName>board_altera_mm_interconnect_191_plnkcii</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>mm_interconnect_1/clk_200_out_clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_1/ddr_board_host_wr</end>
            <start>ddr_board/host_wr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>mm_interconnect_1/pipe_stage_dma_host_wr_reset_reset_bridge_in_reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_wr/s0</end>
            <start>mm_interconnect_1/pipe_stage_dma_host_wr_s0</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.mm_interconnect_1</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">clk_200_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>200000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.1</version>
            <name>clk_200_out_clk_clock_bridge</name>
            <uniqueName>board_altera_clock_bridge_191_plxmgly</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_host_wr_translator.clk</name>
                <end>ddr_board_host_wr_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_dma_host_wr_reset_reset_bridge.clk</name>
                <end>pipe_stage_dma_host_wr_reset_reset_bridge/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_dma_host_wr_s0_translator.clk</name>
                <end>pipe_stage_dma_host_wr_s0_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_1.clk_200_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_host_wr_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.1</version>
            <name>ddr_board_host_wr_translator</name>
            <uniqueName>board_altera_merlin_master_translator_191_g7h47bq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_host_wr_translator.clk</name>
                <end>ddr_board_host_wr_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>FIFO</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0</name>
                <end>pipe_stage_dma_host_wr_s0_translator/avalon_universal_slave_0</end>
                <start>ddr_board_host_wr_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_dma_host_wr_reset_reset_bridge.out_reset/ddr_board_host_wr_translator.reset</name>
                <end>ddr_board_host_wr_translator/reset</end>
                <start>pipe_stage_dma_host_wr_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_1.ddr_board_host_wr_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">pipe_stage_dma_host_wr_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.1</version>
            <name>pipe_stage_dma_host_wr_reset_reset_bridge</name>
            <uniqueName>board_altera_reset_bridge_191_rkg32ma</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_dma_host_wr_reset_reset_bridge.clk</name>
                <end>pipe_stage_dma_host_wr_reset_reset_bridge/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_dma_host_wr_reset_reset_bridge.out_reset/ddr_board_host_wr_translator.reset</name>
                <end>ddr_board_host_wr_translator/reset</end>
                <start>pipe_stage_dma_host_wr_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_dma_host_wr_reset_reset_bridge.out_reset/pipe_stage_dma_host_wr_s0_translator.reset</name>
                <end>pipe_stage_dma_host_wr_s0_translator/reset</end>
                <start>pipe_stage_dma_host_wr_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_1.pipe_stage_dma_host_wr_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">pipe_stage_dma_host_wr_s0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>48</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>200000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>49</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>pipe_stage_dma_host_wr_s0_translator</name>
            <uniqueName>board_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_dma_host_wr_s0_translator.clk</name>
                <end>pipe_stage_dma_host_wr_s0_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>FIFO</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>ddr_board_host_wr_translator.avalon_universal_master_0/pipe_stage_dma_host_wr_s0_translator.avalon_universal_slave_0</name>
                <end>pipe_stage_dma_host_wr_s0_translator/avalon_universal_slave_0</end>
                <start>ddr_board_host_wr_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_dma_host_wr_reset_reset_bridge.out_reset/pipe_stage_dma_host_wr_s0_translator.reset</name>
                <end>pipe_stage_dma_host_wr_s0_translator/reset</end>
                <start>pipe_stage_dma_host_wr_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_1.pipe_stage_dma_host_wr_s0_translator</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_2</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {pipe_stage_host_ctrl_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_DATA_W} {64};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_READ} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {SYNC_RESET} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_READDATA} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_READ} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_WRITE} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_LOCK} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_translator} {SYNC_RESET} {0};add_instance {board_irq_ctrl_0_IRQ_Read_Slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_READDATA} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_READ} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_WRITE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_LOCK} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_translator} {SYNC_RESET} {0};add_instance {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_READ} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_translator} {SYNC_RESET} {0};add_instance {ddr_board_ase_0_avmm_pipe_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_READ} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_translator} {SYNC_RESET} {0};add_instance {kernel_interface_ctrl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_DATA_W} {32};set_instance_parameter_value {kernel_interface_ctrl_translator} {UAV_DATA_W} {32};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {kernel_interface_ctrl_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {kernel_interface_ctrl_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {kernel_interface_ctrl_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_READDATA} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_READ} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_WRITE} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_LOCK} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {kernel_interface_ctrl_translator} {SYNC_RESET} {0};add_instance {ddr_board_msgdma_bbb_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_DATA_W} {64};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {UAV_DATA_W} {64};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_translator} {SYNC_RESET} {0};add_instance {ddr_board_msgdma_bbb_1_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_DATA_W} {64};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {UAV_DATA_W} {64};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_READ} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_translator} {SYNC_RESET} {0};add_instance {ddr_board_null_dfh_afu_id_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_DATA_W} {64};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {UAV_DATA_W} {64};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_READ} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_translator} {SYNC_RESET} {0};add_instance {pipe_stage_host_ctrl_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_WUNIQUE} {137};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_DOMAIN_H} {136};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_DOMAIN_L} {135};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_SNOOP_H} {134};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_SNOOP_L} {131};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BARRIER_H} {130};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BARRIER_L} {129};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_QOS_H} {109};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_QOS_L} {109};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_DATA_SIDEBAND_H} {107};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_DATA_SIDEBAND_L} {107};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_ADDR_SIDEBAND_H} {106};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_ADDR_SIDEBAND_L} {106};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BURST_TYPE_H} {105};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BURST_TYPE_L} {104};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_CACHE_H} {123};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_CACHE_L} {120};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_THREAD_ID_H} {116};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_THREAD_ID_L} {116};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BURST_SIZE_H} {103};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BURST_SIZE_L} {101};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_TRANS_EXCLUSIVE} {95};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BEGIN_BURST} {108};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_PROTECTION_H} {119};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_PROTECTION_L} {117};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BURSTWRAP_H} {100};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BURSTWRAP_L} {100};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BYTE_CNT_H} {99};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BYTE_CNT_L} {96};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_ADDR_H} {89};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_TRANS_POSTED} {91};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_TRANS_READ} {93};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_DEST_ID_H} {115};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {ST_DATA_W} {138};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="1"
   name="board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0"
   start="0x0000000000000108"
   end="0x0000000000000010c"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="2"
   name="board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0"
   start="0x0000000000000100"
   end="0x00000000000000104"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000000040"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="3"
   name="ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0"
   start="0x0000000000010000"
   end="0x00000000000012000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="7"
   name="kernel_interface_ctrl_translator.avalon_universal_slave_0"
   start="0x0000000000004000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="4"
   name="ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0"
   start="0x0000000000020000"
   end="0x00000000000020080"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="5"
   name="ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0"
   start="0x0000000000020100"
   end="0x00000000000020180"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="6"
   name="ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0"
   start="0x0000000000020200"
   end="0x00000000000020240"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {ID} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_agent} {SYNC_RESET} {0};add_instance {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_BURST_SIZE_H} {67};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_BURST_SIZE_L} {65};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_BEGIN_BURST} {72};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_PROTECTION_H} {83};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_PROTECTION_L} {81};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_BURSTWRAP_H} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_BURSTWRAP_L} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_BYTE_CNT_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_SRC_ID_L} {74};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_DEST_ID_H} {79};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {ST_DATA_W} {102};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {ID} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent} {SYNC_RESET} {0};add_instance {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {board_irq_ctrl_0_IRQ_Read_Slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_BURST_SIZE_H} {67};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_BURST_SIZE_L} {65};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_BEGIN_BURST} {72};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_PROTECTION_H} {83};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_PROTECTION_L} {81};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_BURSTWRAP_H} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_BURSTWRAP_L} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_BYTE_CNT_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_SRC_ID_L} {74};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_DEST_ID_H} {79};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {ST_DATA_W} {102};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {ID} {2};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent} {SYNC_RESET} {0};add_instance {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BURST_SIZE_H} {103};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BURST_SIZE_L} {101};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BEGIN_BURST} {108};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_PROTECTION_H} {119};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_PROTECTION_L} {117};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BURSTWRAP_H} {100};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BURSTWRAP_L} {100};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BYTE_CNT_H} {99};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BYTE_CNT_L} {96};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_ADDR_H} {89};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_TRANS_POSTED} {91};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_TRANS_READ} {93};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_DEST_ID_H} {115};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {ST_DATA_W} {138};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {ID} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent} {SYNC_RESET} {0};add_instance {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {139};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {ddr_board_ase_0_avmm_pipe_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_BURST_SIZE_H} {103};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_BURST_SIZE_L} {101};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_BEGIN_BURST} {108};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_PROTECTION_H} {119};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_PROTECTION_L} {117};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_BURSTWRAP_H} {100};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_BURSTWRAP_L} {100};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_BYTE_CNT_H} {99};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_BYTE_CNT_L} {96};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_ADDR_H} {89};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_TRANS_POSTED} {91};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_TRANS_READ} {93};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_DEST_ID_H} {115};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {ST_DATA_W} {138};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {ID} {3};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent} {SYNC_RESET} {0};add_instance {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {139};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {kernel_interface_ctrl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_BURST_SIZE_H} {67};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_BURST_SIZE_L} {65};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_BEGIN_BURST} {72};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_PROTECTION_H} {83};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_PROTECTION_L} {81};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_BURSTWRAP_H} {64};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_BURSTWRAP_L} {64};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_BYTE_CNT_H} {63};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_DATA_H} {31};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_SRC_ID_L} {74};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_DEST_ID_H} {79};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {kernel_interface_ctrl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {kernel_interface_ctrl_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {kernel_interface_ctrl_agent} {ST_DATA_W} {102};set_instance_parameter_value {kernel_interface_ctrl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {kernel_interface_ctrl_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {kernel_interface_ctrl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {kernel_interface_ctrl_agent} {MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {kernel_interface_ctrl_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {kernel_interface_ctrl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {kernel_interface_ctrl_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {kernel_interface_ctrl_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {kernel_interface_ctrl_agent} {ID} {7};set_instance_parameter_value {kernel_interface_ctrl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {kernel_interface_ctrl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {kernel_interface_ctrl_agent} {ECC_ENABLE} {0};set_instance_parameter_value {kernel_interface_ctrl_agent} {SYNC_RESET} {0};add_instance {kernel_interface_ctrl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {kernel_interface_ctrl_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {ddr_board_msgdma_bbb_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_BURST_SIZE_H} {103};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_BURST_SIZE_L} {101};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_BEGIN_BURST} {108};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_PROTECTION_H} {119};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_PROTECTION_L} {117};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_BURSTWRAP_H} {100};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_BURSTWRAP_L} {100};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_BYTE_CNT_H} {99};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_BYTE_CNT_L} {96};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_ADDR_H} {89};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_TRANS_POSTED} {91};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_TRANS_READ} {93};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_DATA_H} {63};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_DEST_ID_H} {115};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {ST_DATA_W} {138};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {ID} {4};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent} {SYNC_RESET} {0};add_instance {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {139};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {ddr_board_msgdma_bbb_1_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_BURST_SIZE_H} {103};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_BURST_SIZE_L} {101};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_BEGIN_BURST} {108};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_PROTECTION_H} {119};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_PROTECTION_L} {117};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_BURSTWRAP_H} {100};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_BURSTWRAP_L} {100};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_BYTE_CNT_H} {99};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_BYTE_CNT_L} {96};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_ADDR_H} {89};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_TRANS_POSTED} {91};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_TRANS_READ} {93};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_DATA_H} {63};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_DEST_ID_H} {115};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {ST_DATA_W} {138};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {ID} {5};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent} {SYNC_RESET} {0};add_instance {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {139};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {ddr_board_null_dfh_afu_id_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_BURST_SIZE_H} {103};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_BURST_SIZE_L} {101};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_BEGIN_BURST} {108};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_PROTECTION_H} {119};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_PROTECTION_L} {117};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_BURSTWRAP_H} {100};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_BURSTWRAP_L} {100};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_BYTE_CNT_H} {99};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_BYTE_CNT_L} {96};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_ADDR_H} {89};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_TRANS_POSTED} {91};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_TRANS_READ} {93};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_DATA_H} {63};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_SRC_ID_L} {110};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_DEST_ID_H} {115};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {ST_DATA_W} {138};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {ID} {6};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent} {SYNC_RESET} {0};add_instance {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {BITS_PER_SYMBOL} {139};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ddr_board_null_dfh_afu_id_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 2 1 7 3 4 5 6 };set_instance_parameter_value {router} {CHANNEL_ID} {00000100 00000010 00000001 00010000 00001000 00100000 01000000 10000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both read both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x108 0x4000 0x10000 0x20000 0x20100 0x20200 };set_instance_parameter_value {router} {END_ADDRESS} {0x40 0x104 0x10c 0x8000 0x12000 0x20080 0x20180 0x20240 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {89};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {119};set_instance_parameter_value {router} {PKT_PROTECTION_L} {117};set_instance_parameter_value {router} {PKT_DEST_ID_H} {115};set_instance_parameter_value {router} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {router} {PKT_TRANS_READ} {93};set_instance_parameter_value {router} {ST_DATA_W} {138};set_instance_parameter_value {router} {ST_CHANNEL_W} {8};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {7};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {53};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {83};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {81};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {79};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {53};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {83};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {81};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {79};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_002} {ST_DATA_W} {102};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {89};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {119};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {117};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {115};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {93};set_instance_parameter_value {router_003} {ST_DATA_W} {138};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {89};set_instance_parameter_value {router_004} {PKT_ADDR_L} {72};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {119};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {117};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {115};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {93};set_instance_parameter_value {router_004} {ST_DATA_W} {138};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {53};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {83};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {81};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {79};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_005} {ST_DATA_W} {102};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {89};set_instance_parameter_value {router_006} {PKT_ADDR_L} {72};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {119};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {117};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {115};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {93};set_instance_parameter_value {router_006} {ST_DATA_W} {138};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {89};set_instance_parameter_value {router_007} {PKT_ADDR_L} {72};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {119};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {117};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {115};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {93};set_instance_parameter_value {router_007} {ST_DATA_W} {138};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_007} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_007} {SYNC_RESET} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {89};set_instance_parameter_value {router_008} {PKT_ADDR_L} {72};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {119};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {117};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {115};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {93};set_instance_parameter_value {router_008} {ST_DATA_W} {138};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_008} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_008} {SYNC_RESET} {0};add_instance {pipe_stage_host_ctrl_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {SYNC_RESET} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_DEST_ID_H} {115};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_DEST_ID_L} {113};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_SRC_ID_H} {112};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_SRC_ID_L} {110};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_BYTE_CNT_H} {99};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_BYTE_CNT_L} {96};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_TRANS_POSTED} {91};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_TRANS_WRITE} {92};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_THREAD_ID_H} {116};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PKT_THREAD_ID_L} {116};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {ST_DATA_W} {138};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pipe_stage_host_ctrl_m0_limiter} {REORDER} {0};add_instance {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_ADDR_H} {53};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_BEGIN_BURST} {72};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_BYTE_CNT_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_BURST_SIZE_H} {67};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_BURST_SIZE_L} {65};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_BURST_TYPE_H} {69};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_BURST_TYPE_L} {68};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_BURSTWRAP_H} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_BURSTWRAP_L} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PKT_TRANS_READ} {57};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {ST_DATA_W} {102};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {OUT_BYTE_CNT_H} {62};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {OUT_BURSTWRAP_H} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter} {SYNC_RESET} {0};add_instance {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_ADDR_H} {53};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_BEGIN_BURST} {72};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_BYTE_CNT_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_BURST_SIZE_H} {67};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_BURST_SIZE_L} {65};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_BURST_TYPE_H} {69};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_BURST_TYPE_L} {68};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_BURSTWRAP_H} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_BURSTWRAP_L} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PKT_TRANS_READ} {57};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {ST_DATA_W} {102};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {OUT_BYTE_CNT_H} {62};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {OUT_BURSTWRAP_H} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter} {SYNC_RESET} {0};add_instance {kernel_interface_ctrl_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_ADDR_H} {53};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_BEGIN_BURST} {72};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_BYTE_CNT_H} {63};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_BURST_SIZE_H} {67};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_BURST_SIZE_L} {65};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_BURST_TYPE_H} {69};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_BURST_TYPE_L} {68};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_BURSTWRAP_H} {64};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_BURSTWRAP_L} {64};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PKT_TRANS_READ} {57};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {ST_DATA_W} {102};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {OUT_BYTE_CNT_H} {62};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {OUT_BURSTWRAP_H} {64};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {kernel_interface_ctrl_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {138};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {8};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {138};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {138};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {138};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {138};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {0};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {138};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {0};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {138};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_005} {SYNC_RESET} {0};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {138};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_006} {SYNC_RESET} {0};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {138};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_007} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {138};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {138};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {138};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {138};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {0};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {138};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {0};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {138};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_005} {SYNC_RESET} {0};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {138};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_006} {SYNC_RESET} {0};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {138};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_007} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {138};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {8};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {94};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_ADDR_H} {53};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {56};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {67};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {65};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {69};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {68};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_ST_DATA_W} {102};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {89};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {99};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {96};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {103};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {101};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {95};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {105};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {104};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_ST_DATA_W} {138};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter} {SYNC_RESET} {0};add_instance {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_ADDR_H} {53};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {56};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {67};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {65};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {69};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {68};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_ST_DATA_W} {102};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {89};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {99};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {96};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {103};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {101};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {95};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {105};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {104};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_ST_DATA_W} {138};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter} {SYNC_RESET} {0};add_instance {kernel_interface_ctrl_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_ADDR_H} {53};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {63};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {56};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {64};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {64};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {67};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {65};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {69};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {68};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_ST_DATA_W} {102};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_ADDR_H} {89};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {99};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {96};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {103};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {101};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {95};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {105};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {104};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_ST_DATA_W} {138};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {kernel_interface_ctrl_rsp_width_adapter} {SYNC_RESET} {0};add_instance {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_ADDR_H} {89};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {99};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {96};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {92};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {100};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {100};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {103};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {101};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {95};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {105};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {104};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_ST_DATA_W} {138};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {53};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {67};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {65};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {69};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {68};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_ST_DATA_W} {102};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter} {SYNC_RESET} {0};add_instance {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_ADDR_H} {89};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {99};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {96};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {92};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {100};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {100};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {103};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {101};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {95};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {105};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {104};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_ST_DATA_W} {138};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {53};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {63};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {67};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {65};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {69};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {68};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_ST_DATA_W} {102};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter} {SYNC_RESET} {0};add_instance {kernel_interface_ctrl_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_ADDR_H} {89};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {99};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {96};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {90};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {92};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {100};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {100};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {103};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {101};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {125};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {124};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {95};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {105};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {104};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {126};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {128};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_ST_DATA_W} {138};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_ADDR_H} {53};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {63};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {67};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {65};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {89};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {88};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {69};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {68};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {90};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {92};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_ST_DATA_W} {102};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {kernel_interface_ctrl_cmd_width_adapter} {SYNC_RESET} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {8};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {0};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {8};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {0};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {0};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {0};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {0};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {0};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_004} {SYNC_RESET} {0};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_005} {SYNC_RESET} {0};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_006} {SYNC_RESET} {0};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_007} {SYNC_RESET} {0};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_008} {SYNC_RESET} {0};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_009} {SYNC_RESET} {0};add_instance {agent_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_010} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {agent_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_010} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_010} {SYNC_RESET} {0};add_instance {agent_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_011} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {agent_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_011} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_011} {SYNC_RESET} {0};add_instance {agent_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_012} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {agent_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_012} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_012} {SYNC_RESET} {0};add_instance {agent_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_013} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {agent_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_013} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_013} {SYNC_RESET} {0};add_instance {agent_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_014} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {agent_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_014} {CHANNEL_WIDTH} {8};set_instance_parameter_value {agent_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_014} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_014} {SYNC_RESET} {0};add_instance {agent_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_015} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {agent_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_015} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_015} {SYNC_RESET} {0};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {0};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {0};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {0};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {0};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_004} {SYNC_RESET} {0};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_005} {SYNC_RESET} {0};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_006} {SYNC_RESET} {0};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_007} {SYNC_RESET} {0};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_008} {SYNC_RESET} {0};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_009} {SYNC_RESET} {0};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_010} {SYNC_RESET} {0};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_011} {SYNC_RESET} {0};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_012} {SYNC_RESET} {0};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_013} {SYNC_RESET} {0};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_014} {SYNC_RESET} {0};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {138};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {8};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_015} {SYNC_RESET} {0};add_instance {pipe_stage_host_ctrl_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pipe_stage_host_ctrl_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pipe_stage_host_ctrl_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pipe_stage_host_ctrl_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pipe_stage_host_ctrl_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {pipe_stage_host_ctrl_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clk_200_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_200_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {clk_200_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0} {pipe_stage_host_ctrl_m0_agent.av} {avalon};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {domainAlias} {};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0} {board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {board_irq_ctrl_0_IRQ_Mask_Slave_agent.rf_source} {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.out} {board_irq_ctrl_0_IRQ_Mask_Slave_agent.rf_sink} {avalon_streaming};add_connection {board_irq_ctrl_0_IRQ_Mask_Slave_agent.rdata_fifo_src} {board_irq_ctrl_0_IRQ_Mask_Slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0} {board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {board_irq_ctrl_0_IRQ_Read_Slave_agent.rf_source} {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.out} {board_irq_ctrl_0_IRQ_Read_Slave_agent.rf_sink} {avalon_streaming};add_connection {board_irq_ctrl_0_IRQ_Read_Slave_agent.rdata_fifo_src} {board_irq_ctrl_0_IRQ_Read_Slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0} {board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rf_source} {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.out} {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rf_sink} {avalon_streaming};add_connection {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rdata_fifo_src} {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr_board_ase_0_avmm_pipe_slave_agent.m0} {ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {ddr_board_ase_0_avmm_pipe_slave_agent.rf_source} {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.out} {ddr_board_ase_0_avmm_pipe_slave_agent.rf_sink} {avalon_streaming};add_connection {ddr_board_ase_0_avmm_pipe_slave_agent.rdata_fifo_src} {ddr_board_ase_0_avmm_pipe_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {kernel_interface_ctrl_agent.m0} {kernel_interface_ctrl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {kernel_interface_ctrl_agent.rf_source} {kernel_interface_ctrl_agent_rsp_fifo.in} {avalon_streaming};add_connection {kernel_interface_ctrl_agent_rsp_fifo.out} {kernel_interface_ctrl_agent.rf_sink} {avalon_streaming};add_connection {kernel_interface_ctrl_agent.rdata_fifo_src} {kernel_interface_ctrl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr_board_msgdma_bbb_0_csr_agent.m0} {ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {ddr_board_msgdma_bbb_0_csr_agent.rf_source} {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.out} {ddr_board_msgdma_bbb_0_csr_agent.rf_sink} {avalon_streaming};add_connection {ddr_board_msgdma_bbb_0_csr_agent.rdata_fifo_src} {ddr_board_msgdma_bbb_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr_board_msgdma_bbb_1_csr_agent.m0} {ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {ddr_board_msgdma_bbb_1_csr_agent.rf_source} {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.out} {ddr_board_msgdma_bbb_1_csr_agent.rf_sink} {avalon_streaming};add_connection {ddr_board_msgdma_bbb_1_csr_agent.rdata_fifo_src} {ddr_board_msgdma_bbb_1_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr_board_null_dfh_afu_id_agent.m0} {ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {ddr_board_null_dfh_afu_id_agent.rf_source} {ddr_board_null_dfh_afu_id_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr_board_null_dfh_afu_id_agent_rsp_fifo.out} {ddr_board_null_dfh_afu_id_agent.rf_sink} {avalon_streaming};add_connection {ddr_board_null_dfh_afu_id_agent.rdata_fifo_src} {ddr_board_null_dfh_afu_id_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pipe_stage_host_ctrl_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pipe_stage_host_ctrl_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router.src} {pipe_stage_host_ctrl_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pipe_stage_host_ctrl_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {pipe_stage_host_ctrl_m0_limiter.rsp_src} {pipe_stage_host_ctrl_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {pipe_stage_host_ctrl_m0_limiter.rsp_src/pipe_stage_host_ctrl_m0_agent.rp} {qsys_mm.response};add_connection {router_001.src} {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_005.src} {kernel_interface_ctrl_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/kernel_interface_ctrl_rsp_width_adapter.sink} {qsys_mm.response};add_connection {kernel_interface_ctrl_rsp_width_adapter.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {kernel_interface_ctrl_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {cmd_mux.src} {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.src} {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.src/board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.src} {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.src/board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {kernel_interface_ctrl_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/kernel_interface_ctrl_cmd_width_adapter.sink} {qsys_mm.command};add_connection {kernel_interface_ctrl_cmd_width_adapter.src} {kernel_interface_ctrl_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {kernel_interface_ctrl_cmd_width_adapter.src/kernel_interface_ctrl_burst_adapter.sink0} {qsys_mm.command};add_connection {pipe_stage_host_ctrl_m0_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {pipe_stage_host_ctrl_m0_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {pipe_stage_host_ctrl_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/pipe_stage_host_ctrl_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {board_irq_ctrl_0_IRQ_Mask_Slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/board_irq_ctrl_0_IRQ_Mask_Slave_agent.cp} {qsys_mm.command};add_connection {board_irq_ctrl_0_IRQ_Mask_Slave_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {board_irq_ctrl_0_IRQ_Mask_Slave_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_001.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_001.sink} {qsys_mm.response};add_connection {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.source0} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.source0/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {board_irq_ctrl_0_IRQ_Read_Slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/board_irq_ctrl_0_IRQ_Read_Slave_agent.cp} {qsys_mm.command};add_connection {board_irq_ctrl_0_IRQ_Read_Slave_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {board_irq_ctrl_0_IRQ_Read_Slave_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_002.sink} {qsys_mm.response};add_connection {cmd_mux_002.src} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/board_afu_id_avmm_slave_0_afu_cfg_slave_agent.cp} {qsys_mm.command};add_connection {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_003.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/router_003.sink} {qsys_mm.response};add_connection {cmd_mux_003.src} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {ddr_board_ase_0_avmm_pipe_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/ddr_board_ase_0_avmm_pipe_slave_agent.cp} {qsys_mm.command};add_connection {ddr_board_ase_0_avmm_pipe_slave_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {ddr_board_ase_0_avmm_pipe_slave_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_004.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_004.sink} {qsys_mm.response};add_connection {kernel_interface_ctrl_burst_adapter.source0} {agent_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {kernel_interface_ctrl_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {kernel_interface_ctrl_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_008.source0/kernel_interface_ctrl_agent.cp} {qsys_mm.command};add_connection {kernel_interface_ctrl_agent.rp} {agent_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {kernel_interface_ctrl_agent.rp/agent_pipeline_009.sink0} {qsys_mm.response};add_connection {agent_pipeline_009.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_009.source0/router_005.sink} {qsys_mm.response};add_connection {cmd_mux_005.src} {agent_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/agent_pipeline_010.sink0} {qsys_mm.command};add_connection {agent_pipeline_010.source0} {ddr_board_msgdma_bbb_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_010.source0/ddr_board_msgdma_bbb_0_csr_agent.cp} {qsys_mm.command};add_connection {ddr_board_msgdma_bbb_0_csr_agent.rp} {agent_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {ddr_board_msgdma_bbb_0_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.response};add_connection {agent_pipeline_011.source0} {router_006.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_011.source0/router_006.sink} {qsys_mm.response};add_connection {cmd_mux_006.src} {agent_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/agent_pipeline_012.sink0} {qsys_mm.command};add_connection {agent_pipeline_012.source0} {ddr_board_msgdma_bbb_1_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_012.source0/ddr_board_msgdma_bbb_1_csr_agent.cp} {qsys_mm.command};add_connection {ddr_board_msgdma_bbb_1_csr_agent.rp} {agent_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {ddr_board_msgdma_bbb_1_csr_agent.rp/agent_pipeline_013.sink0} {qsys_mm.response};add_connection {agent_pipeline_013.source0} {router_007.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_013.source0/router_007.sink} {qsys_mm.response};add_connection {cmd_mux_007.src} {agent_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/agent_pipeline_014.sink0} {qsys_mm.command};add_connection {agent_pipeline_014.source0} {ddr_board_null_dfh_afu_id_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_014.source0/ddr_board_null_dfh_afu_id_agent.cp} {qsys_mm.command};add_connection {ddr_board_null_dfh_afu_id_agent.rp} {agent_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {ddr_board_null_dfh_afu_id_agent.rp/agent_pipeline_015.sink0} {qsys_mm.response};add_connection {agent_pipeline_015.source0} {router_008.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_015.source0/router_008.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_007.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_008.sink0} {qsys_mm.response};add_connection {mux_pipeline_008.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_008.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_009.sink0} {qsys_mm.response};add_connection {mux_pipeline_009.source0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_009.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_010.sink0} {qsys_mm.response};add_connection {mux_pipeline_010.source0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_010.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {mux_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/mux_pipeline_011.sink0} {qsys_mm.response};add_connection {mux_pipeline_011.source0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_011.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {mux_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/mux_pipeline_012.sink0} {qsys_mm.response};add_connection {mux_pipeline_012.source0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_012.source0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {mux_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/mux_pipeline_013.sink0} {qsys_mm.response};add_connection {mux_pipeline_013.source0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {mux_pipeline_013.source0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {mux_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/mux_pipeline_014.sink0} {qsys_mm.response};add_connection {mux_pipeline_014.source0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {mux_pipeline_014.source0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {mux_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/mux_pipeline_015.sink0} {qsys_mm.response};add_connection {mux_pipeline_015.source0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {mux_pipeline_015.source0/rsp_mux.sink7} {qsys_mm.response};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {pipe_stage_host_ctrl_m0_translator.reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Mask_Slave_translator.reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Read_Slave_translator.reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_afu_id_avmm_slave_0_afu_cfg_slave_translator.reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_ase_0_avmm_pipe_slave_translator.reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {kernel_interface_ctrl_translator.reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_msgdma_bbb_0_csr_translator.reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_msgdma_bbb_1_csr_translator.reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_null_dfh_afu_id_translator.reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {pipe_stage_host_ctrl_m0_agent.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Mask_Slave_agent.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Read_Slave_agent.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_ase_0_avmm_pipe_slave_agent.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {kernel_interface_ctrl_agent.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {kernel_interface_ctrl_agent_rsp_fifo.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_msgdma_bbb_0_csr_agent.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_msgdma_bbb_1_csr_agent.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_null_dfh_afu_id_agent.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {ddr_board_null_dfh_afu_id_agent_rsp_fifo.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {pipe_stage_host_ctrl_m0_limiter.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {kernel_interface_ctrl_burst_adapter.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {kernel_interface_ctrl_rsp_width_adapter.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {kernel_interface_ctrl_cmd_width_adapter.clk_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_010.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_011.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_012.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_013.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_014.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {agent_pipeline_015.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {pipe_stage_host_ctrl_reset_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {clk_200_out_clk_clock_bridge.out_clk} {pipe_stage_host_ctrl_m0_translator.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Mask_Slave_translator.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Read_Slave_translator.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_afu_id_avmm_slave_0_afu_cfg_slave_translator.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_ase_0_avmm_pipe_slave_translator.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {kernel_interface_ctrl_translator.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_msgdma_bbb_0_csr_translator.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_msgdma_bbb_1_csr_translator.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_null_dfh_afu_id_translator.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {pipe_stage_host_ctrl_m0_agent.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Mask_Slave_agent.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Read_Slave_agent.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_afu_id_avmm_slave_0_afu_cfg_slave_agent.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_ase_0_avmm_pipe_slave_agent.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {kernel_interface_ctrl_agent.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {kernel_interface_ctrl_agent_rsp_fifo.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_msgdma_bbb_0_csr_agent.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_msgdma_bbb_1_csr_agent.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_null_dfh_afu_id_agent.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {ddr_board_null_dfh_afu_id_agent_rsp_fifo.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {pipe_stage_host_ctrl_m0_limiter.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {kernel_interface_ctrl_burst_adapter.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {kernel_interface_ctrl_rsp_width_adapter.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {kernel_interface_ctrl_cmd_width_adapter.clk} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_010.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_011.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_012.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_013.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_014.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {agent_pipeline_015.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {clk_200_out_clk_clock_bridge.out_clk} {pipe_stage_host_ctrl_reset_reset_bridge.clk} {clock};add_interface {pipe_stage_host_ctrl_m0} {avalon} {slave};set_interface_property {pipe_stage_host_ctrl_m0} {EXPORT_OF} {pipe_stage_host_ctrl_m0_translator.avalon_anti_master_0};add_interface {board_irq_ctrl_0_IRQ_Mask_Slave} {avalon} {master};set_interface_property {board_irq_ctrl_0_IRQ_Mask_Slave} {EXPORT_OF} {board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_anti_slave_0};add_interface {board_irq_ctrl_0_IRQ_Read_Slave} {avalon} {master};set_interface_property {board_irq_ctrl_0_IRQ_Read_Slave} {EXPORT_OF} {board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_anti_slave_0};add_interface {board_afu_id_avmm_slave_0_afu_cfg_slave} {avalon} {master};set_interface_property {board_afu_id_avmm_slave_0_afu_cfg_slave} {EXPORT_OF} {board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_anti_slave_0};add_interface {ddr_board_ase_0_avmm_pipe_slave} {avalon} {master};set_interface_property {ddr_board_ase_0_avmm_pipe_slave} {EXPORT_OF} {ddr_board_ase_0_avmm_pipe_slave_translator.avalon_anti_slave_0};add_interface {kernel_interface_ctrl} {avalon} {master};set_interface_property {kernel_interface_ctrl} {EXPORT_OF} {kernel_interface_ctrl_translator.avalon_anti_slave_0};add_interface {ddr_board_msgdma_bbb_0_csr} {avalon} {master};set_interface_property {ddr_board_msgdma_bbb_0_csr} {EXPORT_OF} {ddr_board_msgdma_bbb_0_csr_translator.avalon_anti_slave_0};add_interface {ddr_board_msgdma_bbb_1_csr} {avalon} {master};set_interface_property {ddr_board_msgdma_bbb_1_csr} {EXPORT_OF} {ddr_board_msgdma_bbb_1_csr_translator.avalon_anti_slave_0};add_interface {ddr_board_null_dfh_afu_id} {avalon} {master};set_interface_property {ddr_board_null_dfh_afu_id} {EXPORT_OF} {ddr_board_null_dfh_afu_id_translator.avalon_anti_slave_0};add_interface {pipe_stage_host_ctrl_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pipe_stage_host_ctrl_reset_reset_bridge_in_reset} {EXPORT_OF} {pipe_stage_host_ctrl_reset_reset_bridge.in_reset};add_interface {clk_200_out_clk} {clock} {slave};set_interface_property {clk_200_out_clk} {EXPORT_OF} {clk_200_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.board_afu_id_avmm_slave_0.afu_cfg_slave} {0};set_module_assignment {interconnect_id.board_irq_ctrl_0.IRQ_Mask_Slave} {1};set_module_assignment {interconnect_id.board_irq_ctrl_0.IRQ_Read_Slave} {2};set_module_assignment {interconnect_id.ddr_board.ase_0_avmm_pipe_slave} {3};set_module_assignment {interconnect_id.ddr_board.msgdma_bbb_0_csr} {4};set_module_assignment {interconnect_id.ddr_board.msgdma_bbb_1_csr} {5};set_module_assignment {interconnect_id.ddr_board.null_dfh_afu_id} {6};set_module_assignment {interconnect_id.kernel_interface.ctrl} {7};set_module_assignment {interconnect_id.pipe_stage_host_ctrl.m0} {0};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.1</version>
        <name>mm_interconnect_2</name>
        <uniqueName>board_altera_mm_interconnect_191_qqmhvsy</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>mm_interconnect_2/clk_200_out_clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>mm_interconnect_2/pipe_stage_host_ctrl_reset_reset_bridge_in_reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>board_afu_id_avmm_slave_0/afu_cfg_slave</end>
            <start>mm_interconnect_2/board_afu_id_avmm_slave_0_afu_cfg_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>board_irq_ctrl_0/IRQ_Mask_Slave</end>
            <start>mm_interconnect_2/board_irq_ctrl_0_IRQ_Mask_Slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>board_irq_ctrl_0/IRQ_Read_Slave</end>
            <start>mm_interconnect_2/board_irq_ctrl_0_IRQ_Read_Slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>ddr_board/ase_0_avmm_pipe_slave</end>
            <start>mm_interconnect_2/ddr_board_ase_0_avmm_pipe_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>ddr_board/msgdma_bbb_0_csr</end>
            <start>mm_interconnect_2/ddr_board_msgdma_bbb_0_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>ddr_board/msgdma_bbb_1_csr</end>
            <start>mm_interconnect_2/ddr_board_msgdma_bbb_1_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>ddr_board/null_dfh_afu_id</end>
            <start>mm_interconnect_2/ddr_board_null_dfh_afu_id</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>kernel_interface/ctrl</end>
            <start>mm_interconnect_2/kernel_interface_ctrl</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_2/pipe_stage_host_ctrl_m0</end>
            <start>pipe_stage_host_ctrl/m0</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.mm_interconnect_2</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline.source0/board_irq_ctrl_0_IRQ_Mask_Slave_agent.cp</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent/cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.source0/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_001</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_001.source0/router_001.sink</name>
                <end>router_001/sink</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_agent.rp/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_002</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_002.source0/board_irq_ctrl_0_IRQ_Read_Slave_agent.cp</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent/cp</end>
                <start>agent_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.source0/agent_pipeline_002.sink0</name>
                <end>agent_pipeline_002/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_002.cr0</name>
                <end>agent_pipeline_002/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_002.cr0_reset</name>
                <end>agent_pipeline_002/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_003</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_003.source0/router_002.sink</name>
                <end>router_002/sink</end>
                <start>agent_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_agent.rp/agent_pipeline_003.sink0</name>
                <end>agent_pipeline_003/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_003.cr0</name>
                <end>agent_pipeline_003/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_003.cr0_reset</name>
                <end>agent_pipeline_003/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_004</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_004.source0/board_afu_id_avmm_slave_0_afu_cfg_slave_agent.cp</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/cp</end>
                <start>agent_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_004.cr0</name>
                <end>agent_pipeline_004/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_002.src/agent_pipeline_004.sink0</name>
                <end>agent_pipeline_004/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_004.cr0_reset</name>
                <end>agent_pipeline_004/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_005</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_005.source0/router_003.sink</name>
                <end>router_003/sink</end>
                <start>agent_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rp/agent_pipeline_005.sink0</name>
                <end>agent_pipeline_005/sink0</end>
                <start>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_005.cr0</name>
                <end>agent_pipeline_005/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_005.cr0_reset</name>
                <end>agent_pipeline_005/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_006</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_006.source0/ddr_board_ase_0_avmm_pipe_slave_agent.cp</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent/cp</end>
                <start>agent_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_006.cr0</name>
                <end>agent_pipeline_006/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_003.src/agent_pipeline_006.sink0</name>
                <end>agent_pipeline_006/sink0</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_006.cr0_reset</name>
                <end>agent_pipeline_006/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_007</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_007.source0/router_004.sink</name>
                <end>router_004/sink</end>
                <start>agent_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_007.cr0</name>
                <end>agent_pipeline_007/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_ase_0_avmm_pipe_slave_agent.rp/agent_pipeline_007.sink0</name>
                <end>agent_pipeline_007/sink0</end>
                <start>ddr_board_ase_0_avmm_pipe_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_007.cr0_reset</name>
                <end>agent_pipeline_007/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_008</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_008</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_008.source0/kernel_interface_ctrl_agent.cp</name>
                <end>kernel_interface_ctrl_agent/cp</end>
                <start>agent_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_008.cr0</name>
                <end>agent_pipeline_008/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_burst_adapter.source0/agent_pipeline_008.sink0</name>
                <end>agent_pipeline_008/sink0</end>
                <start>kernel_interface_ctrl_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_008.cr0_reset</name>
                <end>agent_pipeline_008/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_008</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_009</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_009</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_009.source0/router_005.sink</name>
                <end>router_005/sink</end>
                <start>agent_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_009.cr0</name>
                <end>agent_pipeline_009/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_agent.rp/agent_pipeline_009.sink0</name>
                <end>agent_pipeline_009/sink0</end>
                <start>kernel_interface_ctrl_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_009.cr0_reset</name>
                <end>agent_pipeline_009/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_009</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_010</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_010</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_010.source0/ddr_board_msgdma_bbb_0_csr_agent.cp</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent/cp</end>
                <start>agent_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_010.cr0</name>
                <end>agent_pipeline_010/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_005.src/agent_pipeline_010.sink0</name>
                <end>agent_pipeline_010/sink0</end>
                <start>cmd_mux_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_010.cr0_reset</name>
                <end>agent_pipeline_010/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_010</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_011</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_011</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_011.source0/router_006.sink</name>
                <end>router_006/sink</end>
                <start>agent_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_011.cr0</name>
                <end>agent_pipeline_011/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_0_csr_agent.rp/agent_pipeline_011.sink0</name>
                <end>agent_pipeline_011/sink0</end>
                <start>ddr_board_msgdma_bbb_0_csr_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_011.cr0_reset</name>
                <end>agent_pipeline_011/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_011</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_012</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_012</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_012.source0/ddr_board_msgdma_bbb_1_csr_agent.cp</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent/cp</end>
                <start>agent_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_012.cr0</name>
                <end>agent_pipeline_012/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_006.src/agent_pipeline_012.sink0</name>
                <end>agent_pipeline_012/sink0</end>
                <start>cmd_mux_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_012.cr0_reset</name>
                <end>agent_pipeline_012/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_012</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_013</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_013</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_013.source0/router_007.sink</name>
                <end>router_007/sink</end>
                <start>agent_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_013.cr0</name>
                <end>agent_pipeline_013/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_1_csr_agent.rp/agent_pipeline_013.sink0</name>
                <end>agent_pipeline_013/sink0</end>
                <start>ddr_board_msgdma_bbb_1_csr_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_013.cr0_reset</name>
                <end>agent_pipeline_013/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_013</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_014</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_014</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_014.source0/ddr_board_null_dfh_afu_id_agent.cp</name>
                <end>ddr_board_null_dfh_afu_id_agent/cp</end>
                <start>agent_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_014.cr0</name>
                <end>agent_pipeline_014/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_007.src/agent_pipeline_014.sink0</name>
                <end>agent_pipeline_014/sink0</end>
                <start>cmd_mux_007/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_014.cr0_reset</name>
                <end>agent_pipeline_014/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_014</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agent_pipeline_015</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>agent_pipeline_015</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_015.source0/router_008.sink</name>
                <end>router_008/sink</end>
                <start>agent_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_015.cr0</name>
                <end>agent_pipeline_015/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_null_dfh_afu_id_agent.rp/agent_pipeline_015.sink0</name>
                <end>agent_pipeline_015/sink0</end>
                <start>ddr_board_null_dfh_afu_id_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_015.cr0_reset</name>
                <end>agent_pipeline_015/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.agent_pipeline_015</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_afu_id_avmm_slave_0_afu_cfg_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>board_afu_id_avmm_slave_0_afu_cfg_slave_agent</name>
            <uniqueName>board_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_004.source0/board_afu_id_avmm_slave_0_afu_cfg_slave_agent.cp</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/cp</end>
                <start>agent_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_translator/avalon_universal_slave_0</end>
                <start>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rdata_fifo_src/board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rdata_fifo_sink</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/rdata_fifo_sink</end>
                <start>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rf_source/board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.in</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo/in</end>
                <start>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rp/agent_pipeline_005.sink0</name>
                <end>agent_pipeline_005/sink0</end>
                <start>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.out/board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rf_sink</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/rf_sink</end>
                <start>board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_afu_id_avmm_slave_0_afu_cfg_slave_agent.clk</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_afu_id_avmm_slave_0_afu_cfg_slave_agent.clk_reset</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_afu_id_avmm_slave_0_afu_cfg_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo</name>
            <uniqueName>board_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rf_source/board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.in</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo/in</end>
                <start>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.out/board_afu_id_avmm_slave_0_afu_cfg_slave_agent.rf_sink</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/rf_sink</end>
                <start>board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.clk</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.clk_reset</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_afu_id_avmm_slave_0_afu_cfg_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>200000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>board_afu_id_avmm_slave_0_afu_cfg_slave_translator</name>
            <uniqueName>board_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>board_afu_id_avmm_slave_0_afu_cfg_slave_agent.m0/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_translator/avalon_universal_slave_0</end>
                <start>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.clk</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.reset</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_afu_id_avmm_slave_0_afu_cfg_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Mask_Slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Mask_Slave_agent</name>
            <uniqueName>board_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline.source0/board_irq_ctrl_0_IRQ_Mask_Slave_agent.cp</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent/cp</end>
                <start>agent_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_translator/avalon_universal_slave_0</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_agent.rdata_fifo_src/board_irq_ctrl_0_IRQ_Mask_Slave_agent.rdata_fifo_sink</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent/rdata_fifo_sink</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_agent.rf_source/board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.in</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo/in</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_agent.rp/agent_pipeline_001.sink0</name>
                <end>agent_pipeline_001/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.out/board_irq_ctrl_0_IRQ_Mask_Slave_agent.rf_sink</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent/rf_sink</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_agent.clk</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_agent.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Mask_Slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo</name>
            <uniqueName>board_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_agent.rf_source/board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.in</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo/in</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.out/board_irq_ctrl_0_IRQ_Mask_Slave_agent.rf_sink</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent/rf_sink</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.clk</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter</name>
            <uniqueName>board_altera_merlin_burst_adapter_191_32tg2fa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.source0/agent_pipeline.sink0</name>
                <end>agent_pipeline/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.src/board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.sink0</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.cr0</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.cr0_reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter</name>
            <uniqueName>board_altera_merlin_width_adapter_191_w5iwv2q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.src/board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.sink0</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.clk</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux.src/board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.sink</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter</name>
            <uniqueName>board_altera_merlin_width_adapter_191_vfugsvi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.clk</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_001.src/board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.sink</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Mask_Slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>200000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Mask_Slave_translator</name>
            <uniqueName>board_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_agent.m0/board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_translator/avalon_universal_slave_0</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_translator.clk</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_translator.reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Mask_Slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Read_Slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Read_Slave_agent</name>
            <uniqueName>board_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_002.source0/board_irq_ctrl_0_IRQ_Read_Slave_agent.cp</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent/cp</end>
                <start>agent_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_translator/avalon_universal_slave_0</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_agent.rdata_fifo_src/board_irq_ctrl_0_IRQ_Read_Slave_agent.rdata_fifo_sink</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent/rdata_fifo_sink</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_agent.rf_source/board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.in</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo/in</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_agent.rp/agent_pipeline_003.sink0</name>
                <end>agent_pipeline_003/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.out/board_irq_ctrl_0_IRQ_Read_Slave_agent.rf_sink</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent/rf_sink</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_agent.clk</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_agent.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Read_Slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo</name>
            <uniqueName>board_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_agent.rf_source/board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.in</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo/in</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.out/board_irq_ctrl_0_IRQ_Read_Slave_agent.rf_sink</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent/rf_sink</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.clk</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter</name>
            <uniqueName>board_altera_merlin_burst_adapter_191_32tg2fa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.source0/agent_pipeline_002.sink0</name>
                <end>agent_pipeline_002/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.src/board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.sink0</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.cr0</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.cr0_reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter</name>
            <uniqueName>board_altera_merlin_width_adapter_191_w5iwv2q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.src/board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.sink0</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter/sink0</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.clk</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_001.src/board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.sink</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter</name>
            <uniqueName>board_altera_merlin_width_adapter_191_vfugsvi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.clk</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_002.src/board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.sink</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">board_irq_ctrl_0_IRQ_Read_Slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>200000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>board_irq_ctrl_0_IRQ_Read_Slave_translator</name>
            <uniqueName>board_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_agent.m0/board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_translator/avalon_universal_slave_0</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_translator.clk</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_translator.reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.board_irq_ctrl_0_IRQ_Read_Slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">clk_200_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>200000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.1</version>
            <name>clk_200_out_clk_clock_bridge</name>
            <uniqueName>board_altera_clock_bridge_191_plxmgly</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline.cr0</name>
                <end>agent_pipeline/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_001.cr0</name>
                <end>agent_pipeline_001/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_002.cr0</name>
                <end>agent_pipeline_002/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_003.cr0</name>
                <end>agent_pipeline_003/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_004.cr0</name>
                <end>agent_pipeline_004/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_005.cr0</name>
                <end>agent_pipeline_005/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_006.cr0</name>
                <end>agent_pipeline_006/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_007.cr0</name>
                <end>agent_pipeline_007/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_008.cr0</name>
                <end>agent_pipeline_008/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_009.cr0</name>
                <end>agent_pipeline_009/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_010.cr0</name>
                <end>agent_pipeline_010/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_011.cr0</name>
                <end>agent_pipeline_011/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_012.cr0</name>
                <end>agent_pipeline_012/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_013.cr0</name>
                <end>agent_pipeline_013/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_014.cr0</name>
                <end>agent_pipeline_014/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/agent_pipeline_015.cr0</name>
                <end>agent_pipeline_015/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_afu_id_avmm_slave_0_afu_cfg_slave_agent.clk</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.clk</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.clk</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_agent.clk</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.clk</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.cr0</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.clk</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.clk</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Mask_Slave_translator.clk</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_agent.clk</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.clk</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.cr0</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.clk</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.clk</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/board_irq_ctrl_0_IRQ_Read_Slave_translator.clk</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_004.clk</name>
                <end>cmd_mux_004/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_005.clk</name>
                <end>cmd_mux_005/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_006.clk</name>
                <end>cmd_mux_006/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_007.clk</name>
                <end>cmd_mux_007/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_ase_0_avmm_pipe_slave_agent.clk</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.clk</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_ase_0_avmm_pipe_slave_translator.clk</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_0_csr_agent.clk</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.clk</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_0_csr_translator.clk</name>
                <end>ddr_board_msgdma_bbb_0_csr_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_1_csr_agent.clk</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.clk</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_1_csr_translator.clk</name>
                <end>ddr_board_msgdma_bbb_1_csr_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_null_dfh_afu_id_agent.clk</name>
                <end>ddr_board_null_dfh_afu_id_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_null_dfh_afu_id_agent_rsp_fifo.clk</name>
                <end>ddr_board_null_dfh_afu_id_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_null_dfh_afu_id_translator.clk</name>
                <end>ddr_board_null_dfh_afu_id_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_agent.clk</name>
                <end>kernel_interface_ctrl_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_agent_rsp_fifo.clk</name>
                <end>kernel_interface_ctrl_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_burst_adapter.cr0</name>
                <end>kernel_interface_ctrl_burst_adapter/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_cmd_width_adapter.clk</name>
                <end>kernel_interface_ctrl_cmd_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_rsp_width_adapter.clk</name>
                <end>kernel_interface_ctrl_rsp_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_translator.clk</name>
                <end>kernel_interface_ctrl_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/limiter_pipeline.cr0</name>
                <end>limiter_pipeline/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/limiter_pipeline_001.cr0</name>
                <end>limiter_pipeline_001/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_004.cr0</name>
                <end>mux_pipeline_004/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_005.cr0</name>
                <end>mux_pipeline_005/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_006.cr0</name>
                <end>mux_pipeline_006/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_007.cr0</name>
                <end>mux_pipeline_007/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_008.cr0</name>
                <end>mux_pipeline_008/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_009.cr0</name>
                <end>mux_pipeline_009/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_010.cr0</name>
                <end>mux_pipeline_010/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_011.cr0</name>
                <end>mux_pipeline_011/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_012.cr0</name>
                <end>mux_pipeline_012/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_013.cr0</name>
                <end>mux_pipeline_013/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_014.cr0</name>
                <end>mux_pipeline_014/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_015.cr0</name>
                <end>mux_pipeline_015/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_host_ctrl_m0_agent.clk</name>
                <end>pipe_stage_host_ctrl_m0_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_host_ctrl_m0_limiter.clk</name>
                <end>pipe_stage_host_ctrl_m0_limiter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_host_ctrl_m0_translator.clk</name>
                <end>pipe_stage_host_ctrl_m0_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_host_ctrl_reset_reset_bridge.clk</name>
                <end>pipe_stage_host_ctrl_reset_reset_bridge/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_007.clk</name>
                <end>router_007/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_008.clk</name>
                <end>router_008/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_004.clk</name>
                <end>rsp_demux_004/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_005.clk</name>
                <end>rsp_demux_005/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_006.clk</name>
                <end>rsp_demux_006/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_007.clk</name>
                <end>rsp_demux_007/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.clk_200_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>cmd_demux</name>
            <uniqueName>board_altera_merlin_demultiplexer_191_lgtc25y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src0/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src1/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src2/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src3/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>cmd_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src4/mux_pipeline_004.sink0</name>
                <end>mux_pipeline_004/sink0</end>
                <start>cmd_demux/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src5/mux_pipeline_005.sink0</name>
                <end>mux_pipeline_005/sink0</end>
                <start>cmd_demux/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src6/mux_pipeline_006.sink0</name>
                <end>mux_pipeline_006/sink0</end>
                <start>cmd_demux/src6</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src7/mux_pipeline_007.sink0</name>
                <end>mux_pipeline_007/sink0</end>
                <start>cmd_demux/src7</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline.source0/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>limiter_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux</name>
            <uniqueName>board_altera_merlin_multiplexer_191_2bsc4nq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux.src/board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.sink</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>board_altera_merlin_multiplexer_191_2bsc4nq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_001.src/board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.sink</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_001.source0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux_002</name>
            <uniqueName>board_altera_merlin_multiplexer_191_2bsc4nq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_002.src/agent_pipeline_004.sink0</name>
                <end>agent_pipeline_004/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_002.source0/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.cmd_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux_003</name>
            <uniqueName>board_altera_merlin_multiplexer_191_2bsc4nq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_003.src/agent_pipeline_006.sink0</name>
                <end>agent_pipeline_006/sink0</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_003.source0/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.cmd_mux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux_004</name>
            <uniqueName>board_altera_merlin_multiplexer_191_2bsc4nq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_004.clk</name>
                <end>cmd_mux_004/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_004.src/kernel_interface_ctrl_cmd_width_adapter.sink</name>
                <end>kernel_interface_ctrl_cmd_width_adapter/sink</end>
                <start>cmd_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_004.source0/cmd_mux_004.sink0</name>
                <end>cmd_mux_004/sink0</end>
                <start>mux_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_004.clk_reset</name>
                <end>cmd_mux_004/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.cmd_mux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux_005</name>
            <uniqueName>board_altera_merlin_multiplexer_191_2bsc4nq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_005.clk</name>
                <end>cmd_mux_005/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_005.src/agent_pipeline_010.sink0</name>
                <end>agent_pipeline_010/sink0</end>
                <start>cmd_mux_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_005.source0/cmd_mux_005.sink0</name>
                <end>cmd_mux_005/sink0</end>
                <start>mux_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_005.clk_reset</name>
                <end>cmd_mux_005/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.cmd_mux_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux_006</name>
            <uniqueName>board_altera_merlin_multiplexer_191_2bsc4nq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_006.clk</name>
                <end>cmd_mux_006/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_006.src/agent_pipeline_012.sink0</name>
                <end>agent_pipeline_012/sink0</end>
                <start>cmd_mux_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_006.source0/cmd_mux_006.sink0</name>
                <end>cmd_mux_006/sink0</end>
                <start>mux_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_006.clk_reset</name>
                <end>cmd_mux_006/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.cmd_mux_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>cmd_mux_007</name>
            <uniqueName>board_altera_merlin_multiplexer_191_2bsc4nq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/cmd_mux_007.clk</name>
                <end>cmd_mux_007/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_007.src/agent_pipeline_014.sink0</name>
                <end>agent_pipeline_014/sink0</end>
                <start>cmd_mux_007/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_007.source0/cmd_mux_007.sink0</name>
                <end>cmd_mux_007/sink0</end>
                <start>mux_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_007.clk_reset</name>
                <end>cmd_mux_007/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.cmd_mux_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_ase_0_avmm_pipe_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>ddr_board_ase_0_avmm_pipe_slave_agent</name>
            <uniqueName>board_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_006.source0/ddr_board_ase_0_avmm_pipe_slave_agent.cp</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent/cp</end>
                <start>agent_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_ase_0_avmm_pipe_slave_agent.clk</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_translator/avalon_universal_slave_0</end>
                <start>ddr_board_ase_0_avmm_pipe_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_ase_0_avmm_pipe_slave_agent.rdata_fifo_src/ddr_board_ase_0_avmm_pipe_slave_agent.rdata_fifo_sink</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent/rdata_fifo_sink</end>
                <start>ddr_board_ase_0_avmm_pipe_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_ase_0_avmm_pipe_slave_agent.rf_source/ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.in</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo/in</end>
                <start>ddr_board_ase_0_avmm_pipe_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_ase_0_avmm_pipe_slave_agent.rp/agent_pipeline_007.sink0</name>
                <end>agent_pipeline_007/sink0</end>
                <start>ddr_board_ase_0_avmm_pipe_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.out/ddr_board_ase_0_avmm_pipe_slave_agent.rf_sink</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent/rf_sink</end>
                <start>ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_ase_0_avmm_pipe_slave_agent.clk_reset</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_ase_0_avmm_pipe_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo</name>
            <uniqueName>board_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.clk</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_ase_0_avmm_pipe_slave_agent.rf_source/ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.in</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo/in</end>
                <start>ddr_board_ase_0_avmm_pipe_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.out/ddr_board_ase_0_avmm_pipe_slave_agent.rf_sink</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent/rf_sink</end>
                <start>ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.clk_reset</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_ase_0_avmm_pipe_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>200000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>ddr_board_ase_0_avmm_pipe_slave_translator</name>
            <uniqueName>board_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_ase_0_avmm_pipe_slave_translator.clk</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>ddr_board_ase_0_avmm_pipe_slave_agent.m0/ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_translator/avalon_universal_slave_0</end>
                <start>ddr_board_ase_0_avmm_pipe_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_ase_0_avmm_pipe_slave_translator.reset</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_ase_0_avmm_pipe_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_msgdma_bbb_0_csr_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>ddr_board_msgdma_bbb_0_csr_agent</name>
            <uniqueName>board_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_010.source0/ddr_board_msgdma_bbb_0_csr_agent.cp</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent/cp</end>
                <start>agent_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_0_csr_agent.clk</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0</name>
                <end>ddr_board_msgdma_bbb_0_csr_translator/avalon_universal_slave_0</end>
                <start>ddr_board_msgdma_bbb_0_csr_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_0_csr_agent.rdata_fifo_src/ddr_board_msgdma_bbb_0_csr_agent.rdata_fifo_sink</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent/rdata_fifo_sink</end>
                <start>ddr_board_msgdma_bbb_0_csr_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_0_csr_agent.rf_source/ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.in</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo/in</end>
                <start>ddr_board_msgdma_bbb_0_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_0_csr_agent.rp/agent_pipeline_011.sink0</name>
                <end>agent_pipeline_011/sink0</end>
                <start>ddr_board_msgdma_bbb_0_csr_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.out/ddr_board_msgdma_bbb_0_csr_agent.rf_sink</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent/rf_sink</end>
                <start>ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_0_csr_agent.clk_reset</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_msgdma_bbb_0_csr_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo</name>
            <uniqueName>board_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.clk</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_0_csr_agent.rf_source/ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.in</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo/in</end>
                <start>ddr_board_msgdma_bbb_0_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.out/ddr_board_msgdma_bbb_0_csr_agent.rf_sink</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent/rf_sink</end>
                <start>ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.clk_reset</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_msgdma_bbb_0_csr_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>200000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>ddr_board_msgdma_bbb_0_csr_translator</name>
            <uniqueName>board_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_0_csr_translator.clk</name>
                <end>ddr_board_msgdma_bbb_0_csr_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_0_csr_agent.m0/ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0</name>
                <end>ddr_board_msgdma_bbb_0_csr_translator/avalon_universal_slave_0</end>
                <start>ddr_board_msgdma_bbb_0_csr_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_0_csr_translator.reset</name>
                <end>ddr_board_msgdma_bbb_0_csr_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_msgdma_bbb_0_csr_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_msgdma_bbb_1_csr_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>ddr_board_msgdma_bbb_1_csr_agent</name>
            <uniqueName>board_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_012.source0/ddr_board_msgdma_bbb_1_csr_agent.cp</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent/cp</end>
                <start>agent_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_1_csr_agent.clk</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0</name>
                <end>ddr_board_msgdma_bbb_1_csr_translator/avalon_universal_slave_0</end>
                <start>ddr_board_msgdma_bbb_1_csr_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_1_csr_agent.rdata_fifo_src/ddr_board_msgdma_bbb_1_csr_agent.rdata_fifo_sink</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent/rdata_fifo_sink</end>
                <start>ddr_board_msgdma_bbb_1_csr_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_1_csr_agent.rf_source/ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.in</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo/in</end>
                <start>ddr_board_msgdma_bbb_1_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_1_csr_agent.rp/agent_pipeline_013.sink0</name>
                <end>agent_pipeline_013/sink0</end>
                <start>ddr_board_msgdma_bbb_1_csr_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.out/ddr_board_msgdma_bbb_1_csr_agent.rf_sink</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent/rf_sink</end>
                <start>ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_1_csr_agent.clk_reset</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_msgdma_bbb_1_csr_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo</name>
            <uniqueName>board_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.clk</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_1_csr_agent.rf_source/ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.in</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo/in</end>
                <start>ddr_board_msgdma_bbb_1_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.out/ddr_board_msgdma_bbb_1_csr_agent.rf_sink</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent/rf_sink</end>
                <start>ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.clk_reset</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_msgdma_bbb_1_csr_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>200000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>ddr_board_msgdma_bbb_1_csr_translator</name>
            <uniqueName>board_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_msgdma_bbb_1_csr_translator.clk</name>
                <end>ddr_board_msgdma_bbb_1_csr_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>ddr_board_msgdma_bbb_1_csr_agent.m0/ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0</name>
                <end>ddr_board_msgdma_bbb_1_csr_translator/avalon_universal_slave_0</end>
                <start>ddr_board_msgdma_bbb_1_csr_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_1_csr_translator.reset</name>
                <end>ddr_board_msgdma_bbb_1_csr_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_msgdma_bbb_1_csr_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_null_dfh_afu_id_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>ddr_board_null_dfh_afu_id_agent</name>
            <uniqueName>board_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_014.source0/ddr_board_null_dfh_afu_id_agent.cp</name>
                <end>ddr_board_null_dfh_afu_id_agent/cp</end>
                <start>agent_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_null_dfh_afu_id_agent.clk</name>
                <end>ddr_board_null_dfh_afu_id_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0</name>
                <end>ddr_board_null_dfh_afu_id_translator/avalon_universal_slave_0</end>
                <start>ddr_board_null_dfh_afu_id_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_null_dfh_afu_id_agent.rdata_fifo_src/ddr_board_null_dfh_afu_id_agent.rdata_fifo_sink</name>
                <end>ddr_board_null_dfh_afu_id_agent/rdata_fifo_sink</end>
                <start>ddr_board_null_dfh_afu_id_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_null_dfh_afu_id_agent.rf_source/ddr_board_null_dfh_afu_id_agent_rsp_fifo.in</name>
                <end>ddr_board_null_dfh_afu_id_agent_rsp_fifo/in</end>
                <start>ddr_board_null_dfh_afu_id_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_null_dfh_afu_id_agent.rp/agent_pipeline_015.sink0</name>
                <end>agent_pipeline_015/sink0</end>
                <start>ddr_board_null_dfh_afu_id_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_null_dfh_afu_id_agent_rsp_fifo.out/ddr_board_null_dfh_afu_id_agent.rf_sink</name>
                <end>ddr_board_null_dfh_afu_id_agent/rf_sink</end>
                <start>ddr_board_null_dfh_afu_id_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_null_dfh_afu_id_agent.clk_reset</name>
                <end>ddr_board_null_dfh_afu_id_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_null_dfh_afu_id_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_null_dfh_afu_id_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>ddr_board_null_dfh_afu_id_agent_rsp_fifo</name>
            <uniqueName>board_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_null_dfh_afu_id_agent_rsp_fifo.clk</name>
                <end>ddr_board_null_dfh_afu_id_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_null_dfh_afu_id_agent.rf_source/ddr_board_null_dfh_afu_id_agent_rsp_fifo.in</name>
                <end>ddr_board_null_dfh_afu_id_agent_rsp_fifo/in</end>
                <start>ddr_board_null_dfh_afu_id_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>ddr_board_null_dfh_afu_id_agent_rsp_fifo.out/ddr_board_null_dfh_afu_id_agent.rf_sink</name>
                <end>ddr_board_null_dfh_afu_id_agent/rf_sink</end>
                <start>ddr_board_null_dfh_afu_id_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_null_dfh_afu_id_agent_rsp_fifo.clk_reset</name>
                <end>ddr_board_null_dfh_afu_id_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_null_dfh_afu_id_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">ddr_board_null_dfh_afu_id_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>200000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>ddr_board_null_dfh_afu_id_translator</name>
            <uniqueName>board_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/ddr_board_null_dfh_afu_id_translator.clk</name>
                <end>ddr_board_null_dfh_afu_id_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>ddr_board_null_dfh_afu_id_agent.m0/ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0</name>
                <end>ddr_board_null_dfh_afu_id_translator/avalon_universal_slave_0</end>
                <start>ddr_board_null_dfh_afu_id_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_null_dfh_afu_id_translator.reset</name>
                <end>ddr_board_null_dfh_afu_id_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.ddr_board_null_dfh_afu_id_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">kernel_interface_ctrl_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>58</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>55</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>kernel_interface_ctrl_agent</name>
            <uniqueName>board_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_008.source0/kernel_interface_ctrl_agent.cp</name>
                <end>kernel_interface_ctrl_agent/cp</end>
                <start>agent_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_agent.clk</name>
                <end>kernel_interface_ctrl_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0</name>
                <end>kernel_interface_ctrl_translator/avalon_universal_slave_0</end>
                <start>kernel_interface_ctrl_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_agent.rdata_fifo_src/kernel_interface_ctrl_agent.rdata_fifo_sink</name>
                <end>kernel_interface_ctrl_agent/rdata_fifo_sink</end>
                <start>kernel_interface_ctrl_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_agent.rf_source/kernel_interface_ctrl_agent_rsp_fifo.in</name>
                <end>kernel_interface_ctrl_agent_rsp_fifo/in</end>
                <start>kernel_interface_ctrl_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_agent.rp/agent_pipeline_009.sink0</name>
                <end>agent_pipeline_009/sink0</end>
                <start>kernel_interface_ctrl_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_agent_rsp_fifo.out/kernel_interface_ctrl_agent.rf_sink</name>
                <end>kernel_interface_ctrl_agent/rf_sink</end>
                <start>kernel_interface_ctrl_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_agent.clk_reset</name>
                <end>kernel_interface_ctrl_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.kernel_interface_ctrl_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">kernel_interface_ctrl_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.1</version>
            <name>kernel_interface_ctrl_agent_rsp_fifo</name>
            <uniqueName>board_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_agent_rsp_fifo.clk</name>
                <end>kernel_interface_ctrl_agent_rsp_fifo/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_agent.rf_source/kernel_interface_ctrl_agent_rsp_fifo.in</name>
                <end>kernel_interface_ctrl_agent_rsp_fifo/in</end>
                <start>kernel_interface_ctrl_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_agent_rsp_fifo.out/kernel_interface_ctrl_agent.rf_sink</name>
                <end>kernel_interface_ctrl_agent/rf_sink</end>
                <start>kernel_interface_ctrl_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_agent_rsp_fifo.clk_reset</name>
                <end>kernel_interface_ctrl_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.kernel_interface_ctrl_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">kernel_interface_ctrl_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>62</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.1</version>
            <name>kernel_interface_ctrl_burst_adapter</name>
            <uniqueName>board_altera_merlin_burst_adapter_191_32tg2fa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_burst_adapter.cr0</name>
                <end>kernel_interface_ctrl_burst_adapter/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_burst_adapter.source0/agent_pipeline_008.sink0</name>
                <end>agent_pipeline_008/sink0</end>
                <start>kernel_interface_ctrl_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_cmd_width_adapter.src/kernel_interface_ctrl_burst_adapter.sink0</name>
                <end>kernel_interface_ctrl_burst_adapter/sink0</end>
                <start>kernel_interface_ctrl_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_burst_adapter.cr0_reset</name>
                <end>kernel_interface_ctrl_burst_adapter/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.kernel_interface_ctrl_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">kernel_interface_ctrl_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>kernel_interface_ctrl_cmd_width_adapter</name>
            <uniqueName>board_altera_merlin_width_adapter_191_w5iwv2q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_cmd_width_adapter.clk</name>
                <end>kernel_interface_ctrl_cmd_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_mux_004.src/kernel_interface_ctrl_cmd_width_adapter.sink</name>
                <end>kernel_interface_ctrl_cmd_width_adapter/sink</end>
                <start>cmd_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_cmd_width_adapter.src/kernel_interface_ctrl_burst_adapter.sink0</name>
                <end>kernel_interface_ctrl_burst_adapter/sink0</end>
                <start>kernel_interface_ctrl_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_cmd_width_adapter.clk_reset</name>
                <end>kernel_interface_ctrl_cmd_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.kernel_interface_ctrl_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">kernel_interface_ctrl_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>60</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>54</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>59</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.1</version>
            <name>kernel_interface_ctrl_rsp_width_adapter</name>
            <uniqueName>board_altera_merlin_width_adapter_191_vfugsvi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_rsp_width_adapter.clk</name>
                <end>kernel_interface_ctrl_rsp_width_adapter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_rsp_width_adapter.src/rsp_demux_004.sink</name>
                <end>rsp_demux_004/sink</end>
                <start>kernel_interface_ctrl_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_rsp_width_adapter.clk_reset</name>
                <end>kernel_interface_ctrl_rsp_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_005.src/kernel_interface_ctrl_rsp_width_adapter.sink</name>
                <end>kernel_interface_ctrl_rsp_width_adapter/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.kernel_interface_ctrl_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">kernel_interface_ctrl_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>14</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>200000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>kernel_interface_ctrl_translator</name>
            <uniqueName>board_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/kernel_interface_ctrl_translator.clk</name>
                <end>kernel_interface_ctrl_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_agent.m0/kernel_interface_ctrl_translator.avalon_universal_slave_0</name>
                <end>kernel_interface_ctrl_translator/avalon_universal_slave_0</end>
                <start>kernel_interface_ctrl_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_translator.reset</name>
                <end>kernel_interface_ctrl_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.kernel_interface_ctrl_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>limiter_pipeline</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/limiter_pipeline.cr0</name>
                <end>limiter_pipeline/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline.source0/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>limiter_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_m0_limiter.cmd_src/limiter_pipeline.sink0</name>
                <end>limiter_pipeline/sink0</end>
                <start>pipe_stage_host_ctrl_m0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/limiter_pipeline.cr0_reset</name>
                <end>limiter_pipeline/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.limiter_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">limiter_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>limiter_pipeline_001</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/limiter_pipeline_001.cr0</name>
                <end>limiter_pipeline_001/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline_001.source0/pipe_stage_host_ctrl_m0_limiter.rsp_sink</name>
                <end>pipe_stage_host_ctrl_m0_limiter/rsp_sink</end>
                <start>limiter_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/limiter_pipeline_001.cr0_reset</name>
                <end>limiter_pipeline_001/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux.src/limiter_pipeline_001.sink0</name>
                <end>limiter_pipeline_001/sink0</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.limiter_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline.cr0</name>
                <end>mux_pipeline/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src0/mux_pipeline.sink0</name>
                <end>mux_pipeline/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline.source0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>mux_pipeline/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_001</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_001.cr0</name>
                <end>mux_pipeline_001/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src1/mux_pipeline_001.sink0</name>
                <end>mux_pipeline_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_001.source0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>mux_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_002</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_002.cr0</name>
                <end>mux_pipeline_002/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src2/mux_pipeline_002.sink0</name>
                <end>mux_pipeline_002/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_002.source0/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>mux_pipeline_002/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_003</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_003.cr0</name>
                <end>mux_pipeline_003/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src3/mux_pipeline_003.sink0</name>
                <end>mux_pipeline_003/sink0</end>
                <start>cmd_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_003.source0/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>mux_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_004</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_004.cr0</name>
                <end>mux_pipeline_004/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src4/mux_pipeline_004.sink0</name>
                <end>mux_pipeline_004/sink0</end>
                <start>cmd_demux/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_004.source0/cmd_mux_004.sink0</name>
                <end>cmd_mux_004/sink0</end>
                <start>mux_pipeline_004/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_004.cr0_reset</name>
                <end>mux_pipeline_004/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_005</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_005.cr0</name>
                <end>mux_pipeline_005/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src5/mux_pipeline_005.sink0</name>
                <end>mux_pipeline_005/sink0</end>
                <start>cmd_demux/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_005.source0/cmd_mux_005.sink0</name>
                <end>cmd_mux_005/sink0</end>
                <start>mux_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_005.cr0_reset</name>
                <end>mux_pipeline_005/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_006</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_006.cr0</name>
                <end>mux_pipeline_006/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src6/mux_pipeline_006.sink0</name>
                <end>mux_pipeline_006/sink0</end>
                <start>cmd_demux/src6</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_006.source0/cmd_mux_006.sink0</name>
                <end>cmd_mux_006/sink0</end>
                <start>mux_pipeline_006/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_006.cr0_reset</name>
                <end>mux_pipeline_006/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_007</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_007.cr0</name>
                <end>mux_pipeline_007/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>cmd_demux.src7/mux_pipeline_007.sink0</name>
                <end>mux_pipeline_007/sink0</end>
                <start>cmd_demux/src7</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_007.source0/cmd_mux_007.sink0</name>
                <end>cmd_mux_007/sink0</end>
                <start>mux_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_007.cr0_reset</name>
                <end>mux_pipeline_007/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_008</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_008</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_008.cr0</name>
                <end>mux_pipeline_008/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_008.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_008.cr0_reset</name>
                <end>mux_pipeline_008/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src0/mux_pipeline_008.sink0</name>
                <end>mux_pipeline_008/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_008</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_009</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_009</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_009.cr0</name>
                <end>mux_pipeline_009/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_009.source0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>mux_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_009.cr0_reset</name>
                <end>mux_pipeline_009/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_001.src0/mux_pipeline_009.sink0</name>
                <end>mux_pipeline_009/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_009</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_010</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_010</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_010.cr0</name>
                <end>mux_pipeline_010/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_010.source0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>mux_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_010.cr0_reset</name>
                <end>mux_pipeline_010/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_002.src0/mux_pipeline_010.sink0</name>
                <end>mux_pipeline_010/sink0</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_010</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_011</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_011</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_011.cr0</name>
                <end>mux_pipeline_011/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_011.source0/rsp_mux.sink3</name>
                <end>rsp_mux/sink3</end>
                <start>mux_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_011.cr0_reset</name>
                <end>mux_pipeline_011/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_003.src0/mux_pipeline_011.sink0</name>
                <end>mux_pipeline_011/sink0</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_011</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_012</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_012</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_012.cr0</name>
                <end>mux_pipeline_012/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_012.source0/rsp_mux.sink4</name>
                <end>rsp_mux/sink4</end>
                <start>mux_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_012.cr0_reset</name>
                <end>mux_pipeline_012/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_004.src0/mux_pipeline_012.sink0</name>
                <end>mux_pipeline_012/sink0</end>
                <start>rsp_demux_004/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_012</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_013</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_013</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_013.cr0</name>
                <end>mux_pipeline_013/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_013.source0/rsp_mux.sink5</name>
                <end>rsp_mux/sink5</end>
                <start>mux_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_013.cr0_reset</name>
                <end>mux_pipeline_013/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_005.src0/mux_pipeline_013.sink0</name>
                <end>mux_pipeline_013/sink0</end>
                <start>rsp_demux_005/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_013</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_014</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_014</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_014.cr0</name>
                <end>mux_pipeline_014/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_014.source0/rsp_mux.sink6</name>
                <end>rsp_mux/sink6</end>
                <start>mux_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_014.cr0_reset</name>
                <end>mux_pipeline_014/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_006.src0/mux_pipeline_014.sink0</name>
                <end>mux_pipeline_014/sink0</end>
                <start>rsp_demux_006/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_014</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mux_pipeline_015</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PACKET_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_READY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EMPTY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_st_pipeline_stage</className>
            <version>19.1</version>
            <name>mux_pipeline_015</name>
            <uniqueName>altera_avalon_st_pipeline_stage</uniqueName>
            <fixedName>altera_avalon_st_pipeline_stage</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/mux_pipeline_015.cr0</name>
                <end>mux_pipeline_015/cr0</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_015.source0/rsp_mux.sink7</name>
                <end>rsp_mux/sink7</end>
                <start>mux_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_015.cr0_reset</name>
                <end>mux_pipeline_015/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_007.src0/mux_pipeline_015.sink0</name>
                <end>mux_pipeline_015/sink0</end>
                <start>rsp_demux_007/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.mux_pipeline_015</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">pipe_stage_host_ctrl_m0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="1"
   name="board_irq_ctrl_0_IRQ_Mask_Slave_translator.avalon_universal_slave_0"
   start="0x0000000000000108"
   end="0x0000000000000010c"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="2"
   name="board_irq_ctrl_0_IRQ_Read_Slave_translator.avalon_universal_slave_0"
   start="0x0000000000000100"
   end="0x00000000000000104"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="board_afu_id_avmm_slave_0_afu_cfg_slave_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000000040"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="3"
   name="ddr_board_ase_0_avmm_pipe_slave_translator.avalon_universal_slave_0"
   start="0x0000000000010000"
   end="0x00000000000012000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="7"
   name="kernel_interface_ctrl_translator.avalon_universal_slave_0"
   start="0x0000000000004000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="4"
   name="ddr_board_msgdma_bbb_0_csr_translator.avalon_universal_slave_0"
   start="0x0000000000020000"
   end="0x00000000000020080"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="5"
   name="ddr_board_msgdma_bbb_1_csr_translator.avalon_universal_slave_0"
   start="0x0000000000020100"
   end="0x00000000000020180"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="6"
   name="ddr_board_null_dfh_afu_id_translator.avalon_universal_slave_0"
   start="0x0000000000020200"
   end="0x00000000000020240"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>pipe_stage_host_ctrl_m0_agent</name>
            <uniqueName>board_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_host_ctrl_m0_agent.clk</name>
                <end>pipe_stage_host_ctrl_m0_agent/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_m0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>pipe_stage_host_ctrl_m0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_m0_limiter.rsp_src/pipe_stage_host_ctrl_m0_agent.rp</name>
                <end>pipe_stage_host_ctrl_m0_agent/rp</end>
                <start>pipe_stage_host_ctrl_m0_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av</name>
                <end>pipe_stage_host_ctrl_m0_agent/av</end>
                <start>pipe_stage_host_ctrl_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/pipe_stage_host_ctrl_m0_agent.clk_reset</name>
                <end>pipe_stage_host_ctrl_m0_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.pipe_stage_host_ctrl_m0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">pipe_stage_host_ctrl_m0_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.1</version>
            <name>pipe_stage_host_ctrl_m0_limiter</name>
            <uniqueName>board_altera_merlin_traffic_limiter_191_kcba44q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_host_ctrl_m0_limiter.clk</name>
                <end>pipe_stage_host_ctrl_m0_limiter/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>limiter_pipeline_001.source0/pipe_stage_host_ctrl_m0_limiter.rsp_sink</name>
                <end>pipe_stage_host_ctrl_m0_limiter/rsp_sink</end>
                <start>limiter_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_m0_limiter.cmd_src/limiter_pipeline.sink0</name>
                <end>limiter_pipeline/sink0</end>
                <start>pipe_stage_host_ctrl_m0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_m0_limiter.rsp_src/pipe_stage_host_ctrl_m0_agent.rp</name>
                <end>pipe_stage_host_ctrl_m0_agent/rp</end>
                <start>pipe_stage_host_ctrl_m0_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/pipe_stage_host_ctrl_m0_limiter.clk_reset</name>
                <end>pipe_stage_host_ctrl_m0_limiter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router.src/pipe_stage_host_ctrl_m0_limiter.cmd_sink</name>
                <end>pipe_stage_host_ctrl_m0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.pipe_stage_host_ctrl_m0_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ALMOST_FULL_THRESHOLD</name>
                    <value>16</value>
                  </parameter>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_POP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_STOP</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>16</value>
                  </parameter>
                  <parameter>
                    <name>IMPL</name>
                    <value>reg</value>
                  </parameter>
                  <parameter>
                    <name>SHOWAHEAD</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>19.1</version>
                <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                <uniqueName>board_altera_merlin_traffic_limiter_191_obycr2q</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>board.mm_interconnect_2.pipe_stage_host_ctrl_m0_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_alt_hiconnect_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>ALMOST_FULL_THRESHOLD</name>
                        <value>16</value>
                      </parameter>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>6</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_POP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_STOP</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>16</value>
                      </parameter>
                      <parameter>
                        <name>IMPL</name>
                        <value>reg</value>
                      </parameter>
                      <parameter>
                        <name>SHOWAHEAD</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>alt_hiconnect_sc_fifo</className>
                    <version>19.1</version>
                    <name>my_alt_hiconnect_sc_fifo_dest_id_fifo</name>
                    <uniqueName>board_alt_hiconnect_sc_fifo_191_7qtmpqq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>board.mm_interconnect_2.pipe_stage_host_ctrl_m0_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo.my_alt_hiconnect_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>16</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter</className>
                <version>19.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>board_altera_merlin_traffic_limiter_191_eiui2ey</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>board.mm_interconnect_2.pipe_stage_host_ctrl_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>6</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>16</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>board_altera_avalon_sc_fifo_191_e5eqkcq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>board.mm_interconnect_2.pipe_stage_host_ctrl_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">pipe_stage_host_ctrl_m0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>18</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.1</version>
            <name>pipe_stage_host_ctrl_m0_translator</name>
            <uniqueName>board_altera_merlin_master_translator_191_g7h47bq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_host_ctrl_m0_translator.clk</name>
                <end>pipe_stage_host_ctrl_m0_translator/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_m0_translator.avalon_universal_master_0/pipe_stage_host_ctrl_m0_agent.av</name>
                <end>pipe_stage_host_ctrl_m0_agent/av</end>
                <start>pipe_stage_host_ctrl_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/pipe_stage_host_ctrl_m0_translator.reset</name>
                <end>pipe_stage_host_ctrl_m0_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.pipe_stage_host_ctrl_m0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">pipe_stage_host_ctrl_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.1</version>
            <name>pipe_stage_host_ctrl_reset_reset_bridge</name>
            <uniqueName>board_altera_reset_bridge_191_rkg32ma</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/pipe_stage_host_ctrl_reset_reset_bridge.clk</name>
                <end>pipe_stage_host_ctrl_reset_reset_bridge/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline.cr0_reset</name>
                <end>agent_pipeline/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_001.cr0_reset</name>
                <end>agent_pipeline_001/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_002.cr0_reset</name>
                <end>agent_pipeline_002/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_003.cr0_reset</name>
                <end>agent_pipeline_003/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_004.cr0_reset</name>
                <end>agent_pipeline_004/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_005.cr0_reset</name>
                <end>agent_pipeline_005/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_006.cr0_reset</name>
                <end>agent_pipeline_006/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_007.cr0_reset</name>
                <end>agent_pipeline_007/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_008.cr0_reset</name>
                <end>agent_pipeline_008/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_009.cr0_reset</name>
                <end>agent_pipeline_009/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_010.cr0_reset</name>
                <end>agent_pipeline_010/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_011.cr0_reset</name>
                <end>agent_pipeline_011/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_012.cr0_reset</name>
                <end>agent_pipeline_012/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_013.cr0_reset</name>
                <end>agent_pipeline_013/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_014.cr0_reset</name>
                <end>agent_pipeline_014/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/agent_pipeline_015.cr0_reset</name>
                <end>agent_pipeline_015/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_afu_id_avmm_slave_0_afu_cfg_slave_agent.clk_reset</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo.clk_reset</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_afu_id_avmm_slave_0_afu_cfg_slave_translator.reset</name>
                <end>board_afu_id_avmm_slave_0_afu_cfg_slave_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_agent.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter.cr0_reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_burst_adapter/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_cmd_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Mask_Slave_translator.reset</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_agent.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter.cr0_reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_burst_adapter/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_cmd_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.clk_reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/board_irq_ctrl_0_IRQ_Read_Slave_translator.reset</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_004.clk_reset</name>
                <end>cmd_mux_004/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_005.clk_reset</name>
                <end>cmd_mux_005/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_006.clk_reset</name>
                <end>cmd_mux_006/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/cmd_mux_007.clk_reset</name>
                <end>cmd_mux_007/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_ase_0_avmm_pipe_slave_agent.clk_reset</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo.clk_reset</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_ase_0_avmm_pipe_slave_translator.reset</name>
                <end>ddr_board_ase_0_avmm_pipe_slave_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_0_csr_agent.clk_reset</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo.clk_reset</name>
                <end>ddr_board_msgdma_bbb_0_csr_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_0_csr_translator.reset</name>
                <end>ddr_board_msgdma_bbb_0_csr_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_1_csr_agent.clk_reset</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo.clk_reset</name>
                <end>ddr_board_msgdma_bbb_1_csr_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_msgdma_bbb_1_csr_translator.reset</name>
                <end>ddr_board_msgdma_bbb_1_csr_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_null_dfh_afu_id_agent.clk_reset</name>
                <end>ddr_board_null_dfh_afu_id_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_null_dfh_afu_id_agent_rsp_fifo.clk_reset</name>
                <end>ddr_board_null_dfh_afu_id_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/ddr_board_null_dfh_afu_id_translator.reset</name>
                <end>ddr_board_null_dfh_afu_id_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_agent.clk_reset</name>
                <end>kernel_interface_ctrl_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_agent_rsp_fifo.clk_reset</name>
                <end>kernel_interface_ctrl_agent_rsp_fifo/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_burst_adapter.cr0_reset</name>
                <end>kernel_interface_ctrl_burst_adapter/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_cmd_width_adapter.clk_reset</name>
                <end>kernel_interface_ctrl_cmd_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_rsp_width_adapter.clk_reset</name>
                <end>kernel_interface_ctrl_rsp_width_adapter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/kernel_interface_ctrl_translator.reset</name>
                <end>kernel_interface_ctrl_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/limiter_pipeline.cr0_reset</name>
                <end>limiter_pipeline/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/limiter_pipeline_001.cr0_reset</name>
                <end>limiter_pipeline_001/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline.cr0_reset</name>
                <end>mux_pipeline/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_001.cr0_reset</name>
                <end>mux_pipeline_001/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_002.cr0_reset</name>
                <end>mux_pipeline_002/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_003.cr0_reset</name>
                <end>mux_pipeline_003/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_004.cr0_reset</name>
                <end>mux_pipeline_004/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_005.cr0_reset</name>
                <end>mux_pipeline_005/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_006.cr0_reset</name>
                <end>mux_pipeline_006/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_007.cr0_reset</name>
                <end>mux_pipeline_007/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_008.cr0_reset</name>
                <end>mux_pipeline_008/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_009.cr0_reset</name>
                <end>mux_pipeline_009/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_010.cr0_reset</name>
                <end>mux_pipeline_010/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_011.cr0_reset</name>
                <end>mux_pipeline_011/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_012.cr0_reset</name>
                <end>mux_pipeline_012/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_013.cr0_reset</name>
                <end>mux_pipeline_013/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_014.cr0_reset</name>
                <end>mux_pipeline_014/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/mux_pipeline_015.cr0_reset</name>
                <end>mux_pipeline_015/cr0_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/pipe_stage_host_ctrl_m0_agent.clk_reset</name>
                <end>pipe_stage_host_ctrl_m0_agent/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/pipe_stage_host_ctrl_m0_limiter.clk_reset</name>
                <end>pipe_stage_host_ctrl_m0_limiter/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/pipe_stage_host_ctrl_m0_translator.reset</name>
                <end>pipe_stage_host_ctrl_m0_translator/reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_007.clk_reset</name>
                <end>router_007/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_008.clk_reset</name>
                <end>router_008/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_004.clk_reset</name>
                <end>rsp_demux_004/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_005.clk_reset</name>
                <end>rsp_demux_005/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_006.clk_reset</name>
                <end>rsp_demux_006/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_007.clk_reset</name>
                <end>rsp_demux_007/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.pipe_stage_host_ctrl_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>00000100,00000010,00000001,00010000,00001000,00100000,01000000,10000000</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,2,1,7,3,4,5,6</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x40,0x104,0x10c,0x8000,0x12000,0x20080,0x20180,0x20240</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:00000100:0x0:0x40:both:1:0:0:1,2:00000010:0x100:0x104:read:1:0:0:1,1:00000001:0x108:0x10c:both:1:0:0:1,7:00010000:0x4000:0x8000:both:1:0:0:1,3:00001000:0x10000:0x12000:both:1:0:0:1,4:00100000:0x20000:0x20080:both:1:0:0:1,5:01000000:0x20100:0x20180:both:1:0:0:1,6:10000000:0x20200:0x20240:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x100,0x108,0x4000,0x10000,0x20000,0x20100,0x20200</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,read,both,both,both,both,both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router</name>
            <uniqueName>board_altera_merlin_router_191_qdcstwy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_m0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>pipe_stage_host_ctrl_m0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router.src/pipe_stage_host_ctrl_m0_limiter.cmd_sink</name>
                <end>pipe_stage_host_ctrl_m0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_001</name>
            <uniqueName>board_altera_merlin_router_191_ymmgbda</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_001.source0/router_001.sink</name>
                <end>router_001/sink</end>
                <start>agent_pipeline_001/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_001.src/board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.sink</name>
                <end>board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_002</name>
            <uniqueName>board_altera_merlin_router_191_ymmgbda</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_003.source0/router_002.sink</name>
                <end>router_002/sink</end>
                <start>agent_pipeline_003/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_002.src/board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.sink</name>
                <end>board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_003</name>
            <uniqueName>board_altera_merlin_router_191_p7j7u6q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_005.source0/router_003.sink</name>
                <end>router_003/sink</end>
                <start>agent_pipeline_005/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_003.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_004</name>
            <uniqueName>board_altera_merlin_router_191_p7j7u6q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_007.source0/router_004.sink</name>
                <end>router_004/sink</end>
                <start>agent_pipeline_007/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_004.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.router_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(101) domain(100:99) snoop(98:95) barrier(94:93) ori_burst_size(92:90) response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79:77) src_id(76:74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>53</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>77</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>83</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>57</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>56</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_005</name>
            <uniqueName>board_altera_merlin_router_191_ymmgbda</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_009.source0/router_005.sink</name>
                <end>router_005/sink</end>
                <start>agent_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_005.src/kernel_interface_ctrl_rsp_width_adapter.sink</name>
                <end>kernel_interface_ctrl_rsp_width_adapter/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.router_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_006</name>
            <uniqueName>board_altera_merlin_router_191_p7j7u6q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_011.source0/router_006.sink</name>
                <end>router_006/sink</end>
                <start>agent_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_006.src/rsp_demux_005.sink</name>
                <end>rsp_demux_005/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.router_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_007</name>
            <uniqueName>board_altera_merlin_router_191_p7j7u6q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_013.source0/router_007.sink</name>
                <end>router_007/sink</end>
                <start>agent_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_007.clk</name>
                <end>router_007/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_007.clk_reset</name>
                <end>router_007/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_007.src/rsp_demux_006.sink</name>
                <end>rsp_demux_006/sink</end>
                <start>router_007/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.router_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_008</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.1</version>
            <name>router_008</name>
            <uniqueName>board_altera_merlin_router_191_p7j7u6q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>agent_pipeline_015.source0/router_008.sink</name>
                <end>router_008/sink</end>
                <start>agent_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/router_008.clk</name>
                <end>router_008/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/router_008.clk_reset</name>
                <end>router_008/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_008.src/rsp_demux_007.sink</name>
                <end>rsp_demux_007/sink</end>
                <start>router_008/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.router_008</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux</name>
            <uniqueName>board_altera_merlin_demultiplexer_191_wkeid3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>board_irq_ctrl_0_IRQ_Mask_Slave_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux.src0/mux_pipeline_008.sink0</name>
                <end>mux_pipeline_008/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>board_altera_merlin_demultiplexer_191_wkeid3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>board_irq_ctrl_0_IRQ_Read_Slave_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_001.src0/mux_pipeline_009.sink0</name>
                <end>mux_pipeline_009/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux_002</name>
            <uniqueName>board_altera_merlin_demultiplexer_191_wkeid3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_003.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_002.src0/mux_pipeline_010.sink0</name>
                <end>mux_pipeline_010/sink0</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.rsp_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux_003</name>
            <uniqueName>board_altera_merlin_demultiplexer_191_wkeid3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_004.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_003.src0/mux_pipeline_011.sink0</name>
                <end>mux_pipeline_011/sink0</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.rsp_demux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux_004</name>
            <uniqueName>board_altera_merlin_demultiplexer_191_wkeid3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_004.clk</name>
                <end>rsp_demux_004/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>kernel_interface_ctrl_rsp_width_adapter.src/rsp_demux_004.sink</name>
                <end>rsp_demux_004/sink</end>
                <start>kernel_interface_ctrl_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_004.clk_reset</name>
                <end>rsp_demux_004/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_004.src0/mux_pipeline_012.sink0</name>
                <end>mux_pipeline_012/sink0</end>
                <start>rsp_demux_004/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.rsp_demux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux_005</name>
            <uniqueName>board_altera_merlin_demultiplexer_191_wkeid3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_005.clk</name>
                <end>rsp_demux_005/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_005.clk_reset</name>
                <end>rsp_demux_005/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_006.src/rsp_demux_005.sink</name>
                <end>rsp_demux_005/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_005.src0/mux_pipeline_013.sink0</name>
                <end>mux_pipeline_013/sink0</end>
                <start>rsp_demux_005/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.rsp_demux_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux_006</name>
            <uniqueName>board_altera_merlin_demultiplexer_191_wkeid3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_006.clk</name>
                <end>rsp_demux_006/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_006.clk_reset</name>
                <end>rsp_demux_006/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_007.src/rsp_demux_006.sink</name>
                <end>rsp_demux_006/sink</end>
                <start>router_007/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_006.src0/mux_pipeline_014.sink0</name>
                <end>mux_pipeline_014/sink0</end>
                <start>rsp_demux_006/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.rsp_demux_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.1</version>
            <name>rsp_demux_007</name>
            <uniqueName>board_altera_merlin_demultiplexer_191_wkeid3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_demux_007.clk</name>
                <end>rsp_demux_007/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_demux_007.clk_reset</name>
                <end>rsp_demux_007/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>router_008.src/rsp_demux_007.sink</name>
                <end>rsp_demux_007/sink</end>
                <start>router_008/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_demux_007.src0/mux_pipeline_015.sink0</name>
                <end>mux_pipeline_015/sink0</end>
                <start>rsp_demux_007/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.rsp_demux_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(137) domain(136:135) snoop(134:131) barrier(130:129) ori_burst_size(128:126) response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115:113) src_id(112:110) qos(109) begin_burst(108) data_sideband(107) addr_sideband(106) burst_type(105:104) burst_size(103:101) burstwrap(100) byte_cnt(99:96) trans_exclusive(95) trans_lock(94) trans_read(93) trans_write(92) trans_posted(91) trans_compressed_read(90) addr(89:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.1</version>
            <name>rsp_mux</name>
            <uniqueName>board_altera_merlin_multiplexer_191_lg6qpai</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>200000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>19.2</version>
                <name>clk_200_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clk_200_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_008.source0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>mux_pipeline_008/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_009.source0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>mux_pipeline_009/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_010.source0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>mux_pipeline_010/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_011.source0/rsp_mux.sink3</name>
                <end>rsp_mux/sink3</end>
                <start>mux_pipeline_011/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_012.source0/rsp_mux.sink4</name>
                <end>rsp_mux/sink4</end>
                <start>mux_pipeline_012/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_013.source0/rsp_mux.sink5</name>
                <end>rsp_mux/sink5</end>
                <start>mux_pipeline_013/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_014.source0/rsp_mux.sink6</name>
                <end>rsp_mux/sink6</end>
                <start>mux_pipeline_014/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>mux_pipeline_015.source0/rsp_mux.sink7</name>
                <end>rsp_mux/sink7</end>
                <start>mux_pipeline_015/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>19.2</version>
                <name>pipe_stage_host_ctrl_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>pipe_stage_host_ctrl_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>19.2</version>
                <name>rsp_mux.src/limiter_pipeline_001.sink0</name>
                <end>limiter_pipeline_001/sink0</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>board.mm_interconnect_2.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">pipe_stage_dma_host_rd</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYSINFO_ADDR_WIDTH</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;281474976710656&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;pipe_stage_dma_host_rd.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;10&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;48&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;48&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;281474976710656&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;pipe_stage_dma_host_rd.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;pipe_stage_msgdma_csr_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;pipe_stage_msgdma_csr_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;pipe_stage_msgdma_csr_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;pipe_stage_msgdma_csr_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;pipe_stage_msgdma_csr_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;pipe_stage_msgdma_csr_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;pipe_stage_msgdma_csr_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/pipe_stage_msgdma_csr_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>pipe_stage_dma_host_rd</name>
        <uniqueName>pipe_stage_msgdma_csr_0</uniqueName>
        <fixedName>pipe_stage_msgdma_csr_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_rd/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value>48</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>FIFO</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value>&lt;address-map&gt;&lt;slave name='pipe_stage_dma_host_rd.s0' start='0x0' end='0x1000000000000' datawidth='512' /&gt;&lt;/address-map&gt;</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_rd/s0</end>
            <start>ddr_board/host_rd</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_rd/reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.pipe_stage_dma_host_rd</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">pipe_stage_dma_host_wr</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYSINFO_ADDR_WIDTH</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;281474976710656&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;pipe_stage_dma_host_wr.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;10&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;48&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;48&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;281474976710656&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;pipe_stage_dma_host_wr.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;pipe_stage_dma_host_rd_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;pipe_stage_dma_host_rd_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;pipe_stage_dma_host_rd_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;pipe_stage_dma_host_rd_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;pipe_stage_dma_host_rd_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;pipe_stage_dma_host_rd_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;pipe_stage_dma_host_rd_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/pipe_stage_dma_host_rd_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>pipe_stage_dma_host_wr</name>
        <uniqueName>pipe_stage_dma_host_rd_0</uniqueName>
        <fixedName>pipe_stage_dma_host_rd_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_wr/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_wr/reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>pipe_stage_dma_host_wr/s0</end>
            <start>mm_interconnect_1/pipe_stage_dma_host_wr_s0</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.pipe_stage_dma_host_wr</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">pipe_stage_host_ctrl</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYSINFO_ADDR_WIDTH</name>
            <value>18</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;262144&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;pipe_stage_host_ctrl.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;18&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;262144&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;pipe_stage_host_ctrl.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;board_pipe_stage_host_ctrl&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_pipe_stage_host_ctrl&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_pipe_stage_host_ctrl&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_pipe_stage_host_ctrl&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_pipe_stage_host_ctrl&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;board_pipe_stage_host_ctrl&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;board_pipe_stage_host_ctrl&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/board/board_pipe_stage_host_ctrl.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>pipe_stage_host_ctrl</name>
        <uniqueName>board_pipe_stage_host_ctrl</uniqueName>
        <fixedName>board_pipe_stage_host_ctrl</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>200000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>pipe_stage_host_ctrl/clk</end>
            <start>clk_200/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>pipe_stage_host_ctrl/reset</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>19.2</version>
            <end>mm_interconnect_2/pipe_stage_host_ctrl_m0</end>
            <start>pipe_stage_host_ctrl/m0</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.pipe_stage_host_ctrl</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.1</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>rst_controller/reset_in0</end>
            <start>global_reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>19.2</version>
            <end>rst_controller/clk</end>
            <start>kernel_clk_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>19.2</version>
            <end>irq_synchronizer/receiver_clk_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>board.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>