Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 29 09:48:20 2025
| Host         : LAPTOP-V90DSJUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file breath_led_control_sets_placed.rpt
| Design       : breath_led
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     1 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              23 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------+---------------------+------------------+----------------+
|    Clock Signal    |  Enable Signal  |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------+-----------------+---------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | duty[0]_i_1_n_0 | cnt_1ms[15]_i_2_n_0 |                4 |             16 |
|  sys_clk_IBUF_BUFG |                 | cnt_1ms[15]_i_2_n_0 |                6 |             23 |
+--------------------+-----------------+---------------------+------------------+----------------+


