597dea829296a9563ae6dfbf79a38fbb3ecbabc0
[ast] Fix ast.core file
diff --git a/hw/top_earlgrey/ip/ast/rtl/io_osc.sv b/hw/top_earlgrey/ip/ast/rtl/io_osc.sv
index 1baca726c..d1404413e 100644
--- a/hw/top_earlgrey/ip/ast/rtl/io_osc.sv
+++ b/hw/top_earlgrey/ip/ast/rtl/io_osc.sv
@@ -9,11 +9,13 @@
 module io_osc (
   input vcore_pok_h_i,    // VCORE POK @3.3V
   input io_en_i,          // IO Source Clock Enable
+`ifdef AST_BYPASS_CLK
   input clk_io_ext_i,     // FPGA/VERILATOR Clock input
+`endif
   output logic io_clk_o   // IO Clock Output
 );
 
-`ifndef SYNTHESIS
+`ifndef AST_BYPASS_CLK
 // Behavioral Model
 ////////////////////////////////////////
 timeunit 1ns / 1ps;
@@ -42,7 +44,7 @@ logic en_osc;
 always begin
    #(IoClkPeriod/2000) clk = ~clk && en_osc;
 end
-`else  // of SYNTHESIS
+`else  // of AST_BYPASS_CLK
 // SYNTHESIS/VERILATOR/LINTER/FPGA
 ///////////////////////////////////////
 logic io_clk_dly;