#include "main.h"

void RC1_init(uint8_t *rx1_buf, uint8_t *rx2_buf, uint16_t dma_buf_num)
{
	GPIO_InitTypeDef GPIO_InitStructure;
    USART_InitTypeDef USART_InitStructure;
    NVIC_InitTypeDef NVIC_InitStructure;
    // GPIO
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);

    GPIO_PinAFConfig(GPIOA, GPIO_PinSource9,  GPIO_AF_USART1);
    GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_USART1);

    // PC6 PC7
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
	
    // usart
	//USART_OverSampling8Cmd(USART1, ENABLE);
    USART_InitStructure.USART_BaudRate = 4800000; // 4800000
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    USART_InitStructure.USART_Parity = USART_Parity_No;
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
    USART_Init(USART1, &USART_InitStructure);
	//USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);


    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;         // é€šé“è®¾ç½®ä¸ºä¸²å£ä¸­æ–?
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2; // ä¸­æ–­å å…ˆç­‰çº§
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;        // ä¸­æ–­å“åº”ä¼˜å…ˆçº?
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           // æ‰“å¼€ä¸­æ–­
    NVIC_Init(&NVIC_InitStructure);
	

	//DMA	
	DMA_InitTypeDef DMA_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);

	DMA_DeInit(DMA2_Stream2);

	 while (DMA_GetCmdStatus(DMA2_Stream2) != DISABLE)
	{
	 }

	/* Configure DMA Stream */
	DMA_InitStructure.DMA_Channel = DMA_Channel_4;                          // DMAè¯·æ±‚å‘å‡ºé€šé“
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;                 // ä¼ è¾“æ–¹å‘é…ç½®
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;        // è®¾ç½®DMAçš„å¤–è®¾é€’å¢žæ¨¡å¼ï¼Œå¤–è®¾åœ°å€å¯„å­˜å™¨ä¸é€’å¢ž
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;                 // è®¾ç½®DMAçš„å†…å­˜é€’å¢žæ¨¡å¼ï¼Œå†…å­˜åœ°å€å¯„å­˜å™¨é€’å¢ž
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte; // å¤–è®¾æ•°æ®å­—é•¿ï¼Œæ•°æ®å®½åº¦ä¸º8ä½?
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;         // å†…å­˜æ•°æ®å­—é•¿ï¼Œæ•°æ®å®½åº¦ä¸º8ä½?
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;                           // è®¾ç½®DMAçš„ä¼ è¾“æ¨¡å¼ï¼Œå·¥ä½œåœ¨æ­£å¸¸æ¨¡å¼ï¼Œå³æ»¡äº†ä¸å†æŽ¥æ”¶ï¼Œè€Œä¸æ˜¯å¾ªçŽ¯å‚¨å­?
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;                 // è®¾ç½®DMAçš„ä¼˜å…ˆçº§åˆ«ï¼Œéžå¸¸é«˜çš„ä¼˜å…ˆçº?
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;                  // æŒ‡å®šå¦‚æžœFIFOæ¨¡å¼æˆ–ç›´æŽ¥æ¨¡å¼å°†ç”¨äºŽæŒ‡å®šçš„æµ ï¼? ä¸ä½¿èƒ½FIFOæ¨¡å¼
	DMA_Init(DMA2_Stream2, &DMA_InitStructure);

	
    //enable the DMA transfer for the receiver request
    //Ê¹ÄÜDMA´®¿Ú½ÓÊÕ
    //SET_BIT(USART1->CR3, USART_CR3_DMAR);
   // USART_ITConfig(USART6, USART_IT_RXNE, DISABLE);
	USART_DMACmd(USART1, USART_DMAReq_Rx, ENABLE);
    //enalbe idle interrupt
    //Ê¹ÄÜ¿ÕÏÐÖÐ¶Ï
    USART_ITConfig(USART1, USART_IT_IDLE, ENABLE);

    //disable DMA
    //Ê§Ð§DMA
    //__HAL_DMA_DISABLE(&hdma_usart1_rx);
	DMA_Cmd(DMA2_Stream2, DISABLE);
	
    while(DMA2_Stream2->CR & DMA_SxCR_EN)
    {
        DMA_Cmd(DMA2_Stream2, DISABLE);
    }

    DMA2_Stream2->PAR = (uint32_t) & (USART1->DR);
    //memory buffer 1
    //ÄÚ´æ»º³åÇø1
    DMA2_Stream2->M0AR = (uint32_t)(rx1_buf);
    //memory buffer 2
    //ÄÚ´æ»º³åÇø2
    DMA2_Stream2->M1AR = (uint32_t)(rx2_buf);
    //data length
    //Êý¾Ý³¤¶È
    DMA2_Stream2->NDTR = dma_buf_num;
    //enable double memory buffer
    //Ê¹ÄÜË«»º³åÇø
    SET_BIT(DMA2_Stream2->CR, DMA_SxCR_DBM);

    //enable DMA
    //Ê¹ÄÜDMA
    DMA_Cmd(DMA2_Stream2, ENABLE);
	USART_Cmd(USART1, ENABLE);

}

void RC2_init(uint8_t *rx1_buf, uint8_t *rx2_buf, uint16_t dma_buf_num)
{
	GPIO_InitTypeDef GPIO_InitStructure;
    USART_InitTypeDef USART_InitStructure;
    NVIC_InitTypeDef NVIC_InitStructure;
    // GPIO
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);

    GPIO_PinAFConfig(GPIOD, GPIO_PinSource5, GPIO_AF_USART2);
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource6, GPIO_AF_USART2);

    // PC6 PC7
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
	
    // usart
	USART_OverSampling8Cmd(USART2, ENABLE);
    USART_InitStructure.USART_BaudRate = 4800000; // 4800000
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    USART_InitStructure.USART_Parity = USART_Parity_No;
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
    USART_Init(USART2, &USART_InitStructure);
	//USART_OverSampling8Cmd(USART2, ENABLE);
	//USART_DMACmd(USART2, USART_DMAReq_Rx, ENABLE);


    NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;         // é€šé“è®¾ç½®ä¸ºä¸²å£ä¸­æ–?
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2; // ä¸­æ–­å å…ˆç­‰çº§
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;        // ä¸­æ–­å“åº”ä¼˜å…ˆçº?
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           // æ‰“å¼€ä¸­æ–­
    NVIC_Init(&NVIC_InitStructure);
	

	//DMA	
	DMA_InitTypeDef DMA_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);

	DMA_DeInit(DMA1_Stream5);

	 while (DMA_GetCmdStatus(DMA1_Stream5) != DISABLE)
	{
	 }

	/* Configure DMA Stream */
	DMA_InitStructure.DMA_Channel = DMA_Channel_4;                          // DMAè¯·æ±‚å‘å‡ºé€šé“
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;                 // ä¼ è¾“æ–¹å‘é…ç½®
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;        // è®¾ç½®DMAçš„å¤–è®¾é€’å¢žæ¨¡å¼ï¼Œå¤–è®¾åœ°å€å¯„å­˜å™¨ä¸é€’å¢ž
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;                 // è®¾ç½®DMAçš„å†…å­˜é€’å¢žæ¨¡å¼ï¼Œå†…å­˜åœ°å€å¯„å­˜å™¨é€’å¢ž
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte; // å¤–è®¾æ•°æ®å­—é•¿ï¼Œæ•°æ®å®½åº¦ä¸º8ä½?
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;         // å†…å­˜æ•°æ®å­—é•¿ï¼Œæ•°æ®å®½åº¦ä¸º8ä½?
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;                           // è®¾ç½®DMAçš„ä¼ è¾“æ¨¡å¼ï¼Œå·¥ä½œåœ¨æ­£å¸¸æ¨¡å¼ï¼Œå³æ»¡äº†ä¸å†æŽ¥æ”¶ï¼Œè€Œä¸æ˜¯å¾ªçŽ¯å‚¨å­?
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;                 // è®¾ç½®DMAçš„ä¼˜å…ˆçº§åˆ«ï¼Œéžå¸¸é«˜çš„ä¼˜å…ˆçº?
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;                  // æŒ‡å®šå¦‚æžœFIFOæ¨¡å¼æˆ–ç›´æŽ¥æ¨¡å¼å°†ç”¨äºŽæŒ‡å®šçš„æµ ï¼? ä¸ä½¿èƒ½FIFOæ¨¡å¼
	DMA_Init(DMA1_Stream5, &DMA_InitStructure);

	
    //enable the DMA transfer for the receiver request
    //Ê¹ÄÜDMA´®¿Ú½ÓÊÕ
    //SET_BIT(huart2.Instance->CR3, USART_CR3_DMAR);
	USART_DMACmd(USART2, USART_DMAReq_Rx, ENABLE);
    //enalbe idle interrupt
    //Ê¹ÄÜ¿ÕÏÐÖÐ¶Ï
    USART_ITConfig(USART2, USART_IT_IDLE, ENABLE);

    //disable DMA
    //Ê§Ð§DMA
    DMA_Cmd(DMA1_Stream5, DISABLE);
    while(DMA1_Stream5->CR & DMA_SxCR_EN)
    {
		DMA_Cmd(DMA1_Stream5, DISABLE);
    }

    DMA1_Stream5->PAR = (uint32_t) & (USART2->DR);
    //memory buffer 1
    //ÄÚ´æ»º³åÇø1
    DMA1_Stream5->M0AR = (uint32_t)(rx1_buf);
    //memory buffer 2
    //ÄÚ´æ»º³åÇø2
    DMA1_Stream5->M1AR = (uint32_t)(rx2_buf);
    //data length
    //Êý¾Ý³¤¶È
    DMA1_Stream5->NDTR = dma_buf_num;
    //enable double memory buffer
    //Ê¹ÄÜË«»º³åÇø
    SET_BIT(DMA1_Stream5->CR, DMA_SxCR_DBM);

    //enable DMA
    //Ê¹ÄÜDMA
	DMA_Cmd(DMA1_Stream5, ENABLE);
	USART_Cmd(USART2, ENABLE);

}


void RC3_init(uint8_t *rx1_buf, uint8_t *rx2_buf, uint16_t dma_buf_num)
{
	GPIO_InitTypeDef GPIO_InitStructure;
    USART_InitTypeDef USART_InitStructure;
    NVIC_InitTypeDef NVIC_InitStructure;
    // GPIO
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);

    GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_USART3);
    GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_USART3);

    // PC6 PC7
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9;
    GPIO_Init(GPIOD, &GPIO_InitStructure);
	
    // usart
	USART_OverSampling8Cmd(USART3, ENABLE);
    USART_InitStructure.USART_BaudRate = 4800000; // 4800000
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    USART_InitStructure.USART_Parity = USART_Parity_No;
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
    USART_Init(USART3, &USART_InitStructure);
	//USART_OverSampling8Cmd(USART3, ENABLE);
	//USART_DMACmd(USART3, USART_DMAReq_Rx, ENABLE);


    NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;         // é€šé“è®¾ç½®ä¸ºä¸²å£ä¸­æ–?
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2; // ä¸­æ–­å å…ˆç­‰çº§
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;        // ä¸­æ–­å“åº”ä¼˜å…ˆçº?
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           // æ‰“å¼€ä¸­æ–­
    NVIC_Init(&NVIC_InitStructure);
	

	//DMA	
	DMA_InitTypeDef DMA_InitStructure;

	//RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);

	DMA_DeInit(DMA1_Stream1);

	 while (DMA_GetCmdStatus(DMA1_Stream1) != DISABLE)
	{
	 }

	/* Configure DMA Stream */
	DMA_InitStructure.DMA_Channel = DMA_Channel_4;                          // DMAè¯·æ±‚å‘å‡ºé€šé“
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;                 // ä¼ è¾“æ–¹å‘é…ç½®
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;        // è®¾ç½®DMAçš„å¤–è®¾é€’å¢žæ¨¡å¼ï¼Œå¤–è®¾åœ°å€å¯„å­˜å™¨ä¸é€’å¢ž
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;                 // è®¾ç½®DMAçš„å†…å­˜é€’å¢žæ¨¡å¼ï¼Œå†…å­˜åœ°å€å¯„å­˜å™¨é€’å¢ž
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte; // å¤–è®¾æ•°æ®å­—é•¿ï¼Œæ•°æ®å®½åº¦ä¸º8ä½?
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;         // å†…å­˜æ•°æ®å­—é•¿ï¼Œæ•°æ®å®½åº¦ä¸º8ä½?
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;                           // è®¾ç½®DMAçš„ä¼ è¾“æ¨¡å¼ï¼Œå·¥ä½œåœ¨æ­£å¸¸æ¨¡å¼ï¼Œå³æ»¡äº†ä¸å†æŽ¥æ”¶ï¼Œè€Œä¸æ˜¯å¾ªçŽ¯å‚¨å­?
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;                 // è®¾ç½®DMAçš„ä¼˜å…ˆçº§åˆ«ï¼Œéžå¸¸é«˜çš„ä¼˜å…ˆçº?
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;                  // æŒ‡å®šå¦‚æžœFIFOæ¨¡å¼æˆ–ç›´æŽ¥æ¨¡å¼å°†ç”¨äºŽæŒ‡å®šçš„æµ ï¼? ä¸ä½¿èƒ½FIFOæ¨¡å¼
	DMA_Init(DMA1_Stream1, &DMA_InitStructure);

	//DMA_Cmd(DMA2_Stream1, ENABLE);
	 
	 
	//Ë«»º³åÇø
	
	
    //enable the DMA transfer for the receiver request
    //Ê¹ÄÜDMA´®¿Ú½ÓÊÕ
    //SET_BIT(huart3.Instance->CR3, USART_CR3_DMAR);
	USART_DMACmd(USART3, USART_DMAReq_Rx, ENABLE);
    //enalbe idle interrupt
    //Ê¹ÄÜ¿ÕÏÐÖÐ¶Ï
    USART_ITConfig(USART3, USART_IT_IDLE, ENABLE);


    //disable DMA
    //Ê§Ð§DMA
    DMA_Cmd(DMA1_Stream1, DISABLE);
    while(DMA1_Stream1->CR & DMA_SxCR_EN)
    {
        DMA_Cmd(DMA1_Stream1, DISABLE);
    }

    DMA1_Stream1->PAR = (uint32_t) & (USART3->DR);
    //memory buffer 1
    //ÄÚ´æ»º³åÇø1
    DMA1_Stream1->M0AR = (uint32_t)(rx1_buf);
    //memory buffer 2
    //ÄÚ´æ»º³åÇø2
    DMA1_Stream1->M1AR = (uint32_t)(rx2_buf);
    //data length
    //Êý¾Ý³¤¶È
    DMA1_Stream1->NDTR = dma_buf_num;
    //enable double memory buffer
    //Ê¹ÄÜË«»º³åÇø
    SET_BIT(DMA1_Stream1->CR, DMA_SxCR_DBM);

    //enable DMA
    //Ê¹ÄÜDMA
	DMA_Cmd(DMA1_Stream1, ENABLE);
	USART_Cmd(USART3, ENABLE);
}


void RC6_init(uint8_t *rx1_buf, uint8_t *rx2_buf, uint16_t dma_buf_num)
{
	
	GPIO_InitTypeDef GPIO_InitStructure;
    USART_InitTypeDef USART_InitStructure;
    NVIC_InitTypeDef NVIC_InitStructure;
    // GPIO
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);

    GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_USART6);
    GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_USART6);

    // PC6 PC7
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
    GPIO_Init(GPIOC, &GPIO_InitStructure);
	
    // usart
	//USART_OverSampling8Cmd(USART6, ENABLE);
    USART_InitStructure.USART_BaudRate = 4800000; // 4800000
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    USART_InitStructure.USART_Parity = USART_Parity_No;
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
    USART_Init(USART6, &USART_InitStructure);
	USART_DMACmd(USART6, USART_DMAReq_Rx, ENABLE);


    NVIC_InitStructure.NVIC_IRQChannel = USART6_IRQn;         // é€šé“è®¾ç½®ä¸ºä¸²å£ä¸­æ–?
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2; // ä¸­æ–­å å…ˆç­‰çº§
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;        // ä¸­æ–­å“åº”ä¼˜å…ˆçº?
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           // æ‰“å¼€ä¸­æ–­
    NVIC_Init(&NVIC_InitStructure);
	

	//DMA	
	DMA_InitTypeDef DMA_InitStructure;

	//RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);

	DMA_DeInit(DMA2_Stream1);

	 while (DMA_GetCmdStatus(DMA2_Stream1) != DISABLE)
	{
	 }

	/* Configure DMA Stream */
	DMA_InitStructure.DMA_Channel = DMA_Channel_5;                          // DMAè¯·æ±‚å‘å‡ºé€šé“
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;                 // ä¼ è¾“æ–¹å‘é…ç½®
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;        // è®¾ç½®DMAçš„å¤–è®¾é€’å¢žæ¨¡å¼ï¼Œå¤–è®¾åœ°å€å¯„å­˜å™¨ä¸é€’å¢ž
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;                 // è®¾ç½®DMAçš„å†…å­˜é€’å¢žæ¨¡å¼ï¼Œå†…å­˜åœ°å€å¯„å­˜å™¨é€’å¢ž
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte; // å¤–è®¾æ•°æ®å­—é•¿ï¼Œæ•°æ®å®½åº¦ä¸º8ä½?
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;         // å†…å­˜æ•°æ®å­—é•¿ï¼Œæ•°æ®å®½åº¦ä¸º8ä½?
	DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;                           // è®¾ç½®DMAçš„ä¼ è¾“æ¨¡å¼ï¼Œå·¥ä½œåœ¨æ­£å¸¸æ¨¡å¼ï¼Œå³æ»¡äº†ä¸å†æŽ¥æ”¶ï¼Œè€Œä¸æ˜¯å¾ªçŽ¯å‚¨å­?
	DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;                 // è®¾ç½®DMAçš„ä¼˜å…ˆçº§åˆ«ï¼Œéžå¸¸é«˜çš„ä¼˜å…ˆçº?
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;                  // æŒ‡å®šå¦‚æžœFIFOæ¨¡å¼æˆ–ç›´æŽ¥æ¨¡å¼å°†ç”¨äºŽæŒ‡å®šçš„æµ ï¼? ä¸ä½¿èƒ½FIFOæ¨¡å¼
	DMA_Init(DMA2_Stream1, &DMA_InitStructure);

	//DMA_Cmd(DMA2_Stream1, ENABLE);
	 
	 
	//Ë«»º³åÇø
	 
	//enable the DMA transfer for the receiver request
	//Ê¹ÄÜDMA´®¿Ú½ÓÊÕ
	//SET_BIT(USART6->CR3, USART_CR3_DMAR);
	USART_DMACmd(USART6, USART_DMAReq_Rx, ENABLE);

	//enalbe idle interrupt
	//Ê¹ÄÜ¿ÕÏÐÖÐ¶Ï
	USART_ITConfig(USART6, USART_IT_IDLE, ENABLE);

	//disable DMA
	//Ê§Ð§DMA
	DMA_Cmd(DMA2_Stream1, DISABLE);
	while(DMA2_Stream1->CR & DMA_SxCR_EN)
	{
		DMA_Cmd(DMA2_Stream1, DISABLE);
	}

	DMA2_Stream1->PAR = (uint32_t) & (USART6->DR);
	//memory buffer 1
	//ÄÚ´æ»º³åÇø1
	DMA2_Stream1->M0AR = (uint32_t)(rx1_buf);
	//memory buffer 2
	//ÄÚ´æ»º³åÇø2
	DMA2_Stream1->M1AR = (uint32_t)(rx2_buf);
	//data length
	//Êý¾Ý³¤¶È
	DMA2_Stream1->NDTR = dma_buf_num;
	//enable double memory buffer
	//Ê¹ÄÜË«»º³åÇø
	SET_BIT(DMA2_Stream1->CR, DMA_SxCR_DBM);

	//enable DMA
	//Ê¹ÄÜDMA
	DMA_Cmd(DMA2_Stream1, ENABLE);
	USART_Cmd(USART6, ENABLE);
	
}


