

================================================================
== Vitis HLS Report for 'FIR_filter_transposed_2'
================================================================
* Date:           Sun Nov 16 16:33:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:80]   --->   Operation 5 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_17" [FIR_HLS.cpp:80]   --->   Operation 6 'read' 'FIR_delays_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_delays_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_16" [FIR_HLS.cpp:80]   --->   Operation 7 'read' 'FIR_delays_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_15" [FIR_HLS.cpp:80]   --->   Operation 8 'read' 'FIR_delays_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_14" [FIR_HLS.cpp:80]   --->   Operation 9 'read' 'FIR_delays_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_delays_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read" [FIR_HLS.cpp:80]   --->   Operation 10 'read' 'FIR_delays_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln84_3 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 11 'sext' 'sext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [3/3] (0.99ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i25 %sext_ln84_3, i25 436" [FIR_HLS.cpp:84]   --->   Operation 12 'mul' 'mul_ln84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 13 [2/3] (0.99ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i25 %sext_ln84_3, i25 436" [FIR_HLS.cpp:84]   --->   Operation 13 'mul' 'mul_ln84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 14 [1/3] (0.00ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i25 %sext_ln84_3, i25 436" [FIR_HLS.cpp:84]   --->   Operation 14 'mul' 'mul_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 15 [1/1] (0.00ns) (grouped into DSP with root node add_ln84)   --->   "%sext_ln84_4 = sext i25 %mul_ln84" [FIR_HLS.cpp:84]   --->   Operation 15 'sext' 'sext_ln84_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln84 = add i32 %sext_ln84_4, i32 %FIR_delays_read_9" [FIR_HLS.cpp:84]   --->   Operation 16 'add' 'add_ln84' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.39>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [FIR_HLS.cpp:80]   --->   Operation 17 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 18 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 19 'sext' 'sext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 20 'sext' 'sext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln84 = add i32 %sext_ln84_4, i32 %FIR_delays_read_9" [FIR_HLS.cpp:84]   --->   Operation 21 'add' 'add_ln84' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln84, i32 16, i32 31" [FIR_HLS.cpp:84]   --->   Operation 22 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (2.38ns)   --->   "%mul_ln87 = mul i29 %sext_ln84_2, i29 536868858" [FIR_HLS.cpp:87]   --->   Operation 23 'mul' 'mul_ln87' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i29 %mul_ln87" [FIR_HLS.cpp:87]   --->   Operation 24 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (1.01ns)   --->   "%add_ln87 = add i32 %sext_ln87, i32 %FIR_delays_read_4" [FIR_HLS.cpp:87]   --->   Operation 25 'add' 'add_ln87' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (2.38ns)   --->   "%mul_ln87_1 = mul i31 %sext_ln84_1, i31 9860" [FIR_HLS.cpp:87]   --->   Operation 26 'mul' 'mul_ln87_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i31 %mul_ln87_1" [FIR_HLS.cpp:87]   --->   Operation 27 'sext' 'sext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (2.38ns)   --->   "%mul_ln87_2 = mul i26 %sext_ln84, i26 436" [FIR_HLS.cpp:87]   --->   Operation 28 'mul' 'mul_ln87_2' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln87_2 = sext i26 %mul_ln87_2" [FIR_HLS.cpp:87]   --->   Operation 29 'sext' 'sext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.01ns)   --->   "%add_ln87_1 = add i32 %sext_ln87_1, i32 %FIR_delays_read_3" [FIR_HLS.cpp:87]   --->   Operation 30 'add' 'add_ln87_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.01ns)   --->   "%add_ln87_2 = add i32 %sext_ln87_1, i32 %FIR_delays_read_2" [FIR_HLS.cpp:87]   --->   Operation 31 'add' 'add_ln87_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (1.01ns)   --->   "%add_ln87_3 = add i32 %sext_ln87, i32 %FIR_delays_read_1" [FIR_HLS.cpp:87]   --->   Operation 32 'add' 'add_ln87_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%mrv = insertvalue i176 <undef>, i16 %y" [FIR_HLS.cpp:89]   --->   Operation 33 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i176 %mrv, i32 %add_ln87" [FIR_HLS.cpp:89]   --->   Operation 34 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i176 %mrv_1, i32 %add_ln87_1" [FIR_HLS.cpp:89]   --->   Operation 35 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i176 %mrv_2, i32 %add_ln87_2" [FIR_HLS.cpp:89]   --->   Operation 36 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i176 %mrv_3, i32 %add_ln87_3" [FIR_HLS.cpp:89]   --->   Operation 37 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i176 %mrv_4, i32 %sext_ln87_2" [FIR_HLS.cpp:89]   --->   Operation 38 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln89 = ret i176 %mrv_5" [FIR_HLS.cpp:89]   --->   Operation 39 'ret' 'ret_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.996ns
The critical path consists of the following:
	wire read operation ('x_n_read', FIR_HLS.cpp:80) on port 'x_n' (FIR_HLS.cpp:80) [8]  (0.000 ns)
	'mul' operation 25 bit of DSP[20] ('mul_ln84', FIR_HLS.cpp:84) [18]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[20] ('mul_ln84', FIR_HLS.cpp:84) [18]  (0.996 ns)

 <State 3>: 0.645ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[20] ('mul_ln84', FIR_HLS.cpp:84) [18]  (0.000 ns)
	'add' operation 32 bit of DSP[20] ('add_ln84', FIR_HLS.cpp:84) [20]  (0.645 ns)

 <State 4>: 3.396ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln87', FIR_HLS.cpp:87) [22]  (2.380 ns)
	'add' operation 32 bit ('FIR_delays', FIR_HLS.cpp:87) [24]  (1.016 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
