Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 18 19:02:40 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             120 |           41 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             281 |          163 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                 Enable Signal                                |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                              | reset_IBUF                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/M_line_counter_q[3]_i_1_n_0                    | reset_cond/Q[0]                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                              |                                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/FSM_onehot_M_game_fsm_q_reg[24][0] | reset_cond/Q[0]                   |                9 |             12 |         1.33 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_22[0]             | reset_cond/Q[0]                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_24[0]             | reset_cond/Q[0]                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_20[0]             | reset_cond/Q[0]                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_15[0]             | reset_cond/Q[0]                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_17[0]             | reset_cond/Q[0]                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_19[0]             | reset_cond/Q[0]                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_21[0]             | reset_cond/Q[0]                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_23[0]             | reset_cond/Q[0]                   |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_16[0]             | reset_cond/Q[0]                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_18[0]             | reset_cond/Q[0]                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_25[0]             | reset_cond/Q[0]                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | btn_cond/sel                                                                 | btn_cond/sync/clear               |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG | debug_cond/M_ctr_q[0]_i_2_n_0                                                | debug_cond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | cu_test/beta/game_controlunit/frame_rate2/E[0]                               | reset_cond/Q[0]                   |               21 |             49 |         2.33 |
|  clk_IBUF_BUFG |                                                                              | reset_cond/Q[0]                   |               39 |            116 |         2.97 |
+----------------+------------------------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


