--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml el_state_machine.twx el_state_machine.ncd -o
el_state_machine.twr el_state_machine.pcf

Design file:              el_state_machine.ncd
Physical constraint file: el_state_machine.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AC<0>       |    8.484(R)|CLK_BUFGP         |   0.000|
AC<1>       |    9.036(R)|CLK_BUFGP         |   0.000|
DISP<0>     |    8.929(R)|CLK_BUFGP         |   0.000|
DISP<1>     |    8.524(R)|CLK_BUFGP         |   0.000|
open        |    8.608(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
D1             |         |    5.358|         |         |
D2             |         |    5.358|         |         |
D3             |         |    5.358|         |         |
F1             |         |    5.358|         |         |
F2             |         |    5.358|         |         |
F3             |         |    5.358|         |         |
U1             |         |    5.358|         |         |
U2             |         |    5.358|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock D1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.956|         |
D1             |         |         |   -0.815|   -0.815|
D2             |         |         |    0.548|    0.548|
D3             |         |         |    0.932|    0.932|
F1             |         |         |    0.500|    0.500|
F2             |         |         |   -0.019|   -0.019|
F3             |         |         |    0.746|    0.746|
U1             |         |         |   -0.119|   -0.119|
U2             |         |         |   -0.615|   -0.615|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock D2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.956|         |
D1             |         |         |    0.099|    0.099|
D2             |         |         |    1.462|    1.462|
D3             |         |         |    1.846|    1.846|
F1             |         |         |    1.414|    1.414|
F2             |         |         |    0.895|    0.895|
F3             |         |         |    1.660|    1.660|
U1             |         |         |    0.795|    0.795|
U2             |         |         |    0.299|    0.299|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock D3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.956|         |
D1             |         |         |   -0.659|   -0.659|
D2             |         |         |    0.704|    0.704|
D3             |         |         |    1.088|    1.088|
F1             |         |         |    0.656|    0.656|
F2             |         |         |    0.137|    0.137|
F3             |         |         |    0.902|    0.902|
U1             |         |         |    0.037|    0.037|
U2             |         |         |   -0.459|   -0.459|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock F1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.956|         |
D1             |         |         |   -0.913|   -0.913|
D2             |         |         |    0.450|    0.450|
D3             |         |         |    0.834|    0.834|
F1             |         |         |    0.402|    0.402|
F2             |         |         |   -0.117|   -0.117|
F3             |         |         |    0.648|    0.648|
U1             |         |         |   -0.217|   -0.217|
U2             |         |         |   -0.713|   -0.713|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock F2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.956|         |
D1             |         |         |   -0.383|   -0.383|
D2             |         |         |    0.980|    0.980|
D3             |         |         |    1.364|    1.364|
F1             |         |         |    0.932|    0.932|
F2             |         |         |    0.413|    0.413|
F3             |         |         |    1.178|    1.178|
U1             |         |         |    0.313|    0.313|
U2             |         |         |   -0.183|   -0.183|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock F3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.956|         |
D1             |         |         |   -0.188|   -0.188|
D2             |         |         |    1.175|    1.175|
D3             |         |         |    1.559|    1.559|
F1             |         |         |    1.127|    1.127|
F2             |         |         |    0.608|    0.608|
F3             |         |         |    1.373|    1.373|
U1             |         |         |    0.508|    0.508|
U2             |         |         |    0.012|    0.012|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.956|         |
D1             |         |         |   -0.386|   -0.386|
D2             |         |         |    0.977|    0.977|
D3             |         |         |    1.361|    1.361|
F1             |         |         |    0.929|    0.929|
F2             |         |         |    0.410|    0.410|
F3             |         |         |    1.175|    1.175|
U1             |         |         |    0.310|    0.310|
U2             |         |         |   -0.186|   -0.186|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.956|         |
D1             |         |         |    0.724|    0.724|
D2             |         |         |    2.087|    2.087|
D3             |         |         |    2.471|    2.471|
F1             |         |         |    2.039|    2.039|
F2             |         |         |    1.520|    1.520|
F3             |         |         |    2.285|    2.285|
U1             |         |         |    1.420|    1.420|
U2             |         |         |    0.924|    0.924|
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 21 17:08:55 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4486 MB



