{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.93466",
   "Default View_TopLeft":"-369,-14",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 4460 -y 720 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 4460 -y 740 -defaultsOSRD
preplace port cam_gpio -pg 1 -lvl 10 -x 4460 -y 700 -defaultsOSRD
preplace port cam_iic -pg 1 -lvl 10 -x 4460 -y 760 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -lvl 0 -x -190 -y 80 -defaultsOSRD
preplace port hdmi_tx -pg 1 -lvl 10 -x 4460 -y 350 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -lvl 0 -x -190 -y 120 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -lvl 0 -x -190 -y 100 -defaultsOSRD
preplace port start_raw -pg 1 -lvl 0 -x -190 -y 1290 -defaultsOSRD
preplace port MOSI -pg 1 -lvl 10 -x 4460 -y 580 -defaultsOSRD
preplace port SCLK -pg 1 -lvl 10 -x 4460 -y 560 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -lvl 0 -x -190 -y 160 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -lvl 0 -x -190 -y 140 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -lvl 0 -x -190 -y 200 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -lvl 0 -x -190 -y 180 -defaultsOSRD
preplace portBus CS -pg 1 -lvl 10 -x 4460 -y 600 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 5 -x 2130 -y 700 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 6 -x 2630 -y 660 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 4 -x 1670 -y 440 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 9 -x 4150 -y 810 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 9 -x 4150 -y 250 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 1 -x 30 -y 870 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 5 -x 2130 -y 470 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 4 -x 1670 -y 630 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 3 -x 830 -y 180 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 8 -x 3660 -y 750 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 8 -x 3660 -y 1070 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 7 -x 3110 -y 710 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 830 -y 640 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 390 -y 720 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 8 -x 3660 -y 390 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 3 -x 830 -y 460 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 7 -x 3110 -y 1140 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 7 -x 3110 -y 1380 -defaultsOSRD
preplace inst SPI_Master_Top_0 -pg 1 -lvl 9 -x 4150 -y 440 -defaultsOSRD
preplace inst AXI4_HandSignal_0 -pg 1 -lvl 6 -x 2630 -y 320 -defaultsOSRD
preplace netloc DVIClocking_0_SerialClk 1 4 5 1880J 160 NJ 160 NJ 160 NJ 160 3920
preplace netloc DVIClocking_0_aLockedOut 1 4 1 1890 460n
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 3 1 1020 220n
preplace netloc PixelClk_Generator_clk_out1 1 4 5 1900 570 2340 490 2840 490 3440 580 3870
preplace netloc axi_vdma_0_mm2s_introut 1 6 2 2910 910 3300
preplace netloc axi_vdma_0_s2mm_introut 1 6 2 2890 890 3290
preplace netloc clk_wiz_0_locked 1 0 4 -150 470 NJ 470 620J 730 990
preplace netloc clk_wiz_1_locked 1 3 1 1010 450n
preplace netloc clk_wiz_1_pxl_clk_5x 1 3 1 1000 430n
preplace netloc dphy_clk_lp_n_1 1 0 3 NJ 120 NJ 120 NJ
preplace netloc dphy_clk_lp_p_1 1 0 3 NJ 100 NJ 100 NJ
preplace netloc dphy_data_hs_n_1 1 0 3 NJ 160 NJ 160 NJ
preplace netloc dphy_data_hs_p_1 1 0 3 NJ 140 NJ 140 NJ
preplace netloc dphy_data_lp_n_1 1 0 3 NJ 200 NJ 200 NJ
preplace netloc dphy_data_lp_p_1 1 0 3 NJ 180 NJ 180 NJ
preplace netloc mm_clk_150 1 3 6 1050 520 1910 370 2390 540 2850 520 3390 200 3880
preplace netloc processing_system7_0_FCLK_CLK0 1 2 8 660 890 NJ 890 NJ 890 2420J 530 NJ 530 3360J 620 NJ 620 4380
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 10 -160 440 NJ 440 630J 760 NJ 760 1880 860 2360J 500 NJ 500 3400J 610 NJ 610 4400
preplace netloc ref_clk_200 1 2 2 660 360 990
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 1 7 230 500 550J 900 NJ 900 NJ 900 NJ 900 NJ 900 3440
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 1 7 220 490 640 770 1050 770 1870 870 2350 800 2870 920 3410
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 1 8 200J 450 590 910 NJ 910 NJ 910 NJ 910 2860J 540 3380J 600 3890J
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 5 2 2370 520 2820J
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 5 3 NJ 470 NJ 470 3430
preplace netloc s_axil_clk_50 1 0 9 -140 770 210 480 650 550 1000 920 NJ 920 2430 770 2880 880 3430J 870 3900J
preplace netloc v_axi4s_vid_out_0_locked 1 8 1 3860 240n
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 6 3 2900 180 NJ 180 3840
preplace netloc v_tc_0_irq 1 6 2 2920 990 3290
preplace netloc xlconcat_0_dout 1 7 2 3430J 950 3920
preplace netloc axi_vdma_0_m_axis_mm2s_tdata 1 5 3 2340 140 NJ 140 3310
preplace netloc axi_vdma_0_m_axis_mm2s_tlast 1 5 3 2350 150 NJ 150 3300
preplace netloc AXI4_HandSignal_0_s_axis_tready 1 5 3 2400 460 NJ 460 3290
preplace netloc axi_vdma_0_m_axis_mm2s_tuser 1 5 3 2390 170 NJ 170 3330
preplace netloc axi_vdma_0_m_axis_mm2s_tvalid 1 5 3 2400 180 2850J 200 3320
preplace netloc AXI4_HandSignal_0_m_axis_tdata 1 6 2 NJ 280 N
preplace netloc AXI4_HandSignal_0_m_axis_tlast 1 6 2 NJ 300 N
preplace netloc AXI4_HandSignal_0_m_axis_tuser 1 6 2 2850J 330 3440
preplace netloc AXI4_HandSignal_0_m_axis_tvalid 1 6 2 NJ 340 3430
preplace netloc v_axi4s_vid_out_0_s_axis_video_tready 1 6 2 2860J 320 N
preplace netloc AXI4_HandSignal_0_o_color_spi_data 1 6 3 2840J 190 NJ 190 3910
preplace netloc start_raw_0_1 1 0 9 -170J 460 NJ 460 580J 880 NJ 880 NJ 880 2400J 510 NJ 510 3420J 590 3900J
preplace netloc SPI_Master_Top_0_MOSI 1 9 1 4420J 450n
preplace netloc SPI_Master_Top_0_CS 1 9 1 4400J 470n
preplace netloc SPI_Master_Top_0_SCLK 1 9 1 4430J 430n
preplace netloc v_tc_0_vtiming_out 1 7 1 3370 380n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 610 430n
preplace netloc axi_mem_intercon_1_M00_AXI 1 8 1 3910 800n
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 4 540 840 NJ 840 NJ 840 2410J
preplace netloc AXI_GammaCorrection_0_m_axis_video 1 6 1 N 660
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 570 60n
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 3 1 1040 140n
preplace netloc rgb2dvi_0_TMDS 1 9 1 4430J 250n
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 2 N 750 1030J
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 5 1 2380 610n
preplace netloc dphy_hs_clock_1 1 0 3 NJ 80 NJ 80 NJ
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 8 1 3850 220n
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 4 1 1860 580n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 7 1 3350 600n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 5 600J 740 NJ 740 1860J 830 2370J 550 2830
preplace netloc processing_system7_0_M_AXI_GP0 1 1 9 240 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 NJ 0 4390
preplace netloc processing_system7_0_DDR 1 9 1 4420J 720n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 7 1 3340 620n
preplace netloc axi_mem_intercon_M00_AXI 1 8 1 3850 750n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 5 560J 780 NJ 780 1850J 850 NJ 850 2830
preplace netloc processing_system7_0_FIXED_IO 1 9 1 4430J 740n
preplace netloc processing_system7_0_IIC_0 1 9 1 4440J 760n
preplace netloc processing_system7_0_GPIO_0 1 9 1 4410J 700n
levelinfo -pg 1 -190 30 390 830 1670 2130 2630 3110 3660 4150 4460
pagesize -pg 1 -db -bbox -sgen -380 -100 4580 1960
"
}
0
