#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 16 19:03:27 2019
# Process ID: 19592
# Current directory: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25116 C:\Users\KANG Jian\Desktop\PAM4-RGB-FPGA\prj\PAM4_RGB_EQ\PAM4_RGB_EQ.xpr
# Log file: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/vivado.log
# Journal file: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'V:/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'v:/vivado/Arm_ipi_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 969.840 ; gain = 74.707
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v} {C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
ERROR: [VRFC 10-3642] port 'rising_delay' must not be declared to be an array [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v:14]
ERROR: [VRFC 10-3642] port 'falling_delay' must not be declared to be an array [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v:15]
ERROR: [VRFC 10-2989] 'next_state' is not declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v:166]
ERROR: [VRFC 10-2865] module 'eq_delay' ignored due to previous errors [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol rising_delay_r, assumed default net type wire [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v:38]
INFO: [VRFC 10-2458] undeclared symbol falling_delay_r, assumed default net type wire [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v:39]
INFO: [VRFC 10-2458] undeclared symbol rising_delay_g, assumed default net type wire [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v:40]
INFO: [VRFC 10-2458] undeclared symbol falling_delay_g, assumed default net type wire [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v:41]
INFO: [VRFC 10-2458] undeclared symbol rising_delay_b, assumed default net type wire [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v:42]
INFO: [VRFC 10-2458] undeclared symbol falling_delay_b, assumed default net type wire [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'blue_output' on this module [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v:41]
ERROR: [VRFC 10-3180] cannot find port 'green_output' on this module [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v:40]
ERROR: [VRFC 10-3180] cannot find port 'red_output' on this module [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'blue_output' on this module [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v:41]
ERROR: [VRFC 10-3180] cannot find port 'green_output' on this module [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v:40]
ERROR: [VRFC 10-3180] cannot find port 'red_output' on this module [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/KANG -notrace
couldn't read file "C:/Users/KANG": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 16 19:39:33 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 969.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 969.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 20:52:01 2019...
