Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov 11 22:36:04 2021
| Host         : DESKTOP-TQIBI50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Project10_Pong_Top_timing_summary_routed.rpt -pb Project10_Pong_Top_timing_summary_routed.pb -rpx Project10_Pong_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Project10_Pong_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    263         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (263)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (587)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (263)
--------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: Pong_Inst/P1_Inst/clock_wrapper/divided_clk_reg/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: Pong_Inst/clock_wrapper/divided_clk_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: clock_wrapper/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (587)
--------------------------------------------------
 There are 587 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.072        0.000                      0                  258        0.104        0.000                      0                  258        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.072        0.000                      0                  258        0.104        0.000                      0                  258        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.056ns (24.365%)  route 3.278ns (75.635%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.564     5.085    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clock_wrapper/counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clock_wrapper/counter_value_reg[6]/Q
                         net (fo=2, routed)           0.829     6.370    clock_wrapper/counter_value[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.494 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.662     7.157    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.148     7.305 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.253    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.581 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.839     9.419    clock_wrapper/divided_clk_0
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.435    14.776    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clock_wrapper/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.056ns (24.365%)  route 3.278ns (75.635%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.564     5.085    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clock_wrapper/counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clock_wrapper/counter_value_reg[6]/Q
                         net (fo=2, routed)           0.829     6.370    clock_wrapper/counter_value[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.494 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.662     7.157    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.148     7.305 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.253    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.581 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.839     9.419    clock_wrapper/divided_clk_0
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.435    14.776    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clock_wrapper/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.056ns (24.365%)  route 3.278ns (75.635%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.564     5.085    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clock_wrapper/counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clock_wrapper/counter_value_reg[6]/Q
                         net (fo=2, routed)           0.829     6.370    clock_wrapper/counter_value[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.494 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.662     7.157    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.148     7.305 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.253    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.581 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.839     9.419    clock_wrapper/divided_clk_0
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.435    14.776    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    clock_wrapper/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.056ns (24.373%)  route 3.277ns (75.627%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.564     5.085    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clock_wrapper/counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clock_wrapper/counter_value_reg[6]/Q
                         net (fo=2, routed)           0.829     6.370    clock_wrapper/counter_value[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.494 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.662     7.157    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.148     7.305 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.253    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.581 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.837     9.418    clock_wrapper/divided_clk_0
    SLICE_X35Y49         FDRE                                         r  clock_wrapper/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    14.786    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clock_wrapper/counter_value_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_wrapper/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.056ns (24.373%)  route 3.277ns (75.627%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.564     5.085    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clock_wrapper/counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clock_wrapper/counter_value_reg[6]/Q
                         net (fo=2, routed)           0.829     6.370    clock_wrapper/counter_value[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.494 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.662     7.157    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.148     7.305 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.253    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.581 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.837     9.418    clock_wrapper/divided_clk_0
    SLICE_X35Y49         FDRE                                         r  clock_wrapper/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    14.786    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clock_wrapper/counter_value_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_wrapper/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.056ns (24.373%)  route 3.277ns (75.627%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.564     5.085    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clock_wrapper/counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clock_wrapper/counter_value_reg[6]/Q
                         net (fo=2, routed)           0.829     6.370    clock_wrapper/counter_value[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.494 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.662     7.157    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.148     7.305 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.253    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.581 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.837     9.418    clock_wrapper/divided_clk_0
    SLICE_X35Y49         FDRE                                         r  clock_wrapper/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    14.786    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clock_wrapper/counter_value_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_wrapper/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.056ns (24.373%)  route 3.277ns (75.627%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.564     5.085    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clock_wrapper/counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clock_wrapper/counter_value_reg[6]/Q
                         net (fo=2, routed)           0.829     6.370    clock_wrapper/counter_value[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.494 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.662     7.157    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.148     7.305 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.253    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.581 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.837     9.418    clock_wrapper/divided_clk_0
    SLICE_X35Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    14.786    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_wrapper/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.056ns (25.199%)  route 3.135ns (74.801%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.564     5.085    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clock_wrapper/counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clock_wrapper/counter_value_reg[6]/Q
                         net (fo=2, routed)           0.829     6.370    clock_wrapper/counter_value[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.494 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.662     7.157    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.148     7.305 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.253    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.581 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.695     9.276    clock_wrapper/divided_clk_0
    SLICE_X35Y48         FDRE                                         r  clock_wrapper/counter_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    14.786    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  clock_wrapper/counter_value_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_wrapper/counter_value_reg[21]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.056ns (25.199%)  route 3.135ns (74.801%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.564     5.085    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clock_wrapper/counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clock_wrapper/counter_value_reg[6]/Q
                         net (fo=2, routed)           0.829     6.370    clock_wrapper/counter_value[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.494 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.662     7.157    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.148     7.305 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.253    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.581 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.695     9.276    clock_wrapper/divided_clk_0
    SLICE_X35Y48         FDRE                                         r  clock_wrapper/counter_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    14.786    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  clock_wrapper/counter_value_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_wrapper/counter_value_reg[22]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.056ns (25.199%)  route 3.135ns (74.801%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.564     5.085    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clock_wrapper/counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clock_wrapper/counter_value_reg[6]/Q
                         net (fo=2, routed)           0.829     6.370    clock_wrapper/counter_value[6]
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.494 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.662     7.157    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.148     7.305 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.253    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.581 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.695     9.276    clock_wrapper/divided_clk_0
    SLICE_X35Y48         FDRE                                         r  clock_wrapper/counter_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.445    14.786    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  clock_wrapper/counter_value_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_wrapper/counter_value_reg[23]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.563     1.446    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    clock_wrapper/counter_value[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clock_wrapper/counter_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clock_wrapper/counter_value_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clock_wrapper/counter_value_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.922    clock_wrapper/data0[29]
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.829     1.957    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clock_wrapper/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.563     1.446    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    clock_wrapper/counter_value[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clock_wrapper/counter_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clock_wrapper/counter_value_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  clock_wrapper/counter_value_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.933    clock_wrapper/data0[31]
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.829     1.957    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clock_wrapper/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.563     1.446    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    clock_wrapper/counter_value[28]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clock_wrapper/counter_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clock_wrapper/counter_value_reg[28]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  clock_wrapper/counter_value_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.958    clock_wrapper/data0[30]
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.829     1.957    clock_wrapper/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clock_wrapper/counter_value_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clock_wrapper/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.396%)  route 0.137ns (45.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.564     1.447    Pong_Inst/P1_Inst/Uart_rx/clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[5]/Q
                         net (fo=3, routed)           0.137     1.749    Pong_Inst/P1_Inst/Uart_rx/RxData[4]
    SLICE_X9Y39          FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.834     1.961    Pong_Inst/P1_Inst/Uart_rx/clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[4]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.072     1.555    Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Pong_Inst/P1_Inst/Uart_rx/clear_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P1_Inst/Uart_rx/samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.213ns (62.615%)  route 0.127ns (37.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.564     1.447    Pong_Inst/P1_Inst/Uart_rx/clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/clear_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  Pong_Inst/P1_Inst/Uart_rx/clear_samplecounter_reg/Q
                         net (fo=2, routed)           0.127     1.738    Pong_Inst/P1_Inst/Uart_rx/clear_samplecounter
    SLICE_X13Y39         LUT5 (Prop_lut5_I3_O)        0.049     1.787 r  Pong_Inst/P1_Inst/Uart_rx/samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    Pong_Inst/P1_Inst/Uart_rx/samplecounter[1]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.834     1.961    Pong_Inst/P1_Inst/Uart_rx/clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/samplecounter_reg[1]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.107     1.570    Pong_Inst/P1_Inst/Uart_rx/samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.359%)  route 0.123ns (46.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.564     1.447    Pong_Inst/P1_Inst/Uart_rx/clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[4]/Q
                         net (fo=3, routed)           0.123     1.711    Pong_Inst/P1_Inst/Uart_rx/RxData[3]
    SLICE_X9Y39          FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.834     1.961    Pong_Inst/P1_Inst/Uart_rx/clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.047     1.494    Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Pong_Inst/P1_Inst/Uart_rx/clear_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P1_Inst/Uart_rx/samplecounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.170%)  route 0.127ns (37.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.564     1.447    Pong_Inst/P1_Inst/Uart_rx/clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/clear_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  Pong_Inst/P1_Inst/Uart_rx/clear_samplecounter_reg/Q
                         net (fo=2, routed)           0.127     1.738    Pong_Inst/P1_Inst/Uart_rx/clear_samplecounter
    SLICE_X13Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.783 r  Pong_Inst/P1_Inst/Uart_rx/samplecounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    Pong_Inst/P1_Inst/Uart_rx/samplecounter[0]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/samplecounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.834     1.961    Pong_Inst/P1_Inst/Uart_rx/clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/samplecounter_reg[0]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.092     1.555    Pong_Inst/P1_Inst/Uart_rx/samplecounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.564     1.447    Pong_Inst/P1_Inst/Uart_rx/clk_IBUF_BUFG
    SLICE_X14Y38         FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[0]/Q
                         net (fo=5, routed)           0.175     1.786    Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[0]
    SLICE_X14Y38         LUT4 (Prop_lut4_I1_O)        0.043     1.829 r  Pong_Inst/P1_Inst/Uart_rx/bitcounter[3]_i_3/O
                         net (fo=1, routed)           0.000     1.829    Pong_Inst/P1_Inst/Uart_rx/p_0_in[3]
    SLICE_X14Y38         FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.834     1.961    Pong_Inst/P1_Inst/Uart_rx/clk_IBUF_BUFG
    SLICE_X14Y38         FDRE                                         r  Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.131     1.578    Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Pong_Inst/P1_Inst/clock_wrapper/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P1_Inst/clock_wrapper/counter_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.563     1.446    Pong_Inst/P1_Inst/clock_wrapper/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  Pong_Inst/P1_Inst/clock_wrapper/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Pong_Inst/P1_Inst/clock_wrapper/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110     1.697    Pong_Inst/P1_Inst/clock_wrapper/counter_value_reg_n_0_[0]
    SLICE_X30Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.855 r  Pong_Inst/P1_Inst/clock_wrapper/counter_value_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.855    Pong_Inst/P1_Inst/clock_wrapper/counter_value_reg[4]_i_1__1_n_7
    SLICE_X30Y42         FDRE                                         r  Pong_Inst/P1_Inst/clock_wrapper/counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    Pong_Inst/P1_Inst/clock_wrapper/clk_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  Pong_Inst/P1_Inst/clock_wrapper/counter_value_reg[1]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.134     1.595    Pong_Inst/P1_Inst/clock_wrapper/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Pong_Inst/P1_Inst/clock_wrapper/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P1_Inst/clock_wrapper/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.563     1.446    Pong_Inst/P1_Inst/clock_wrapper/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  Pong_Inst/P1_Inst/clock_wrapper/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Pong_Inst/P1_Inst/clock_wrapper/divided_clk_reg/Q
                         net (fo=2, routed)           0.168     1.755    Pong_Inst/P1_Inst/clock_wrapper/divided_clk_reg_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  Pong_Inst/P1_Inst/clock_wrapper/divided_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.800    Pong_Inst/P1_Inst/clock_wrapper/divided_clk_i_1__1_n_0
    SLICE_X31Y46         FDRE                                         r  Pong_Inst/P1_Inst/clock_wrapper/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.832     1.959    Pong_Inst/P1_Inst/clock_wrapper/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  Pong_Inst/P1_Inst/clock_wrapper/divided_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    Pong_Inst/P1_Inst/clock_wrapper/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y39   Pong_Inst/P1_Inst/Uart_rx/clear_bitcounter_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y39   Pong_Inst/P1_Inst/Uart_rx/clear_samplecounter_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y40   Pong_Inst/P1_Inst/Uart_rx/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y42   Pong_Inst/P1_Inst/Uart_rx/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y42   Pong_Inst/P1_Inst/Uart_rx/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y39   Pong_Inst/P1_Inst/Uart_rx/clear_bitcounter_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y39   Pong_Inst/P1_Inst/Uart_rx/clear_bitcounter_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y38   Pong_Inst/P1_Inst/Uart_rx/bitcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y39   Pong_Inst/P1_Inst/Uart_rx/clear_bitcounter_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y39   Pong_Inst/P1_Inst/Uart_rx/clear_bitcounter_reg/C



