

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Nov  5 19:00:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      212|      212|  2.120 us|  2.120 us|  213|  213|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_662  |dft_Pipeline_VITIS_LOOP_18_1  |      197|      197|  1.970 us|  1.970 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  620|   53790|  94660|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    849|    -|
|Register         |        -|    -|    4241|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  620|   58031|  95509|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|  281|      54|    179|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_662  |dft_Pipeline_VITIS_LOOP_18_1        |        0|  610|  53094|  93238|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U460      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|    2|    205|    390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U459  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|    2|    205|    390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U461       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U462       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|    3|    143|    321|    0|
    +-----------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |Total                                    |                                    |        0|  620|  53790|  94660|    0|
    +-----------------------------------------+------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  81|         17|    1|         17|
    |grp_fu_858_ce      |   9|          2|    1|          2|
    |grp_fu_858_opcode  |  20|          4|    2|          8|
    |grp_fu_858_p0      |  20|          4|   32|        128|
    |grp_fu_858_p1      |  20|          4|   32|        128|
    |grp_fu_862_ce      |   9|          2|    1|          2|
    |grp_fu_862_p0      |  20|          4|   32|        128|
    |grp_fu_862_p1      |  20|          4|   32|        128|
    |grp_fu_868_ce      |   9|          2|    1|          2|
    |grp_fu_868_p0      |  14|          3|   32|         96|
    |grp_fu_868_p1      |  14|          3|   32|         96|
    |grp_fu_873_ce      |   9|          2|    1|          2|
    |grp_fu_873_p0      |  14|          3|   32|         96|
    |grp_fu_873_p1      |  14|          3|   32|         96|
    |imag_op_0          |   9|          2|   32|         64|
    |imag_op_1          |   9|          2|   32|         64|
    |imag_op_10         |   9|          2|   32|         64|
    |imag_op_11         |   9|          2|   32|         64|
    |imag_op_12         |   9|          2|   32|         64|
    |imag_op_13         |   9|          2|   32|         64|
    |imag_op_14         |   9|          2|   32|         64|
    |imag_op_15         |   9|          2|   32|         64|
    |imag_op_16         |   9|          2|   32|         64|
    |imag_op_17         |   9|          2|   32|         64|
    |imag_op_18         |   9|          2|   32|         64|
    |imag_op_19         |   9|          2|   32|         64|
    |imag_op_2          |   9|          2|   32|         64|
    |imag_op_20         |   9|          2|   32|         64|
    |imag_op_21         |   9|          2|   32|         64|
    |imag_op_22         |   9|          2|   32|         64|
    |imag_op_23         |   9|          2|   32|         64|
    |imag_op_24         |   9|          2|   32|         64|
    |imag_op_25         |   9|          2|   32|         64|
    |imag_op_26         |   9|          2|   32|         64|
    |imag_op_27         |   9|          2|   32|         64|
    |imag_op_28         |   9|          2|   32|         64|
    |imag_op_29         |   9|          2|   32|         64|
    |imag_op_3          |   9|          2|   32|         64|
    |imag_op_30         |   9|          2|   32|         64|
    |imag_op_31         |   9|          2|   32|         64|
    |imag_op_4          |   9|          2|   32|         64|
    |imag_op_5          |   9|          2|   32|         64|
    |imag_op_6          |   9|          2|   32|         64|
    |imag_op_7          |   9|          2|   32|         64|
    |imag_op_8          |   9|          2|   32|         64|
    |imag_op_9          |   9|          2|   32|         64|
    |real_op_0          |   9|          2|   32|         64|
    |real_op_1          |   9|          2|   32|         64|
    |real_op_10         |   9|          2|   32|         64|
    |real_op_11         |   9|          2|   32|         64|
    |real_op_12         |   9|          2|   32|         64|
    |real_op_13         |   9|          2|   32|         64|
    |real_op_14         |   9|          2|   32|         64|
    |real_op_15         |   9|          2|   32|         64|
    |real_op_16         |   9|          2|   32|         64|
    |real_op_17         |   9|          2|   32|         64|
    |real_op_18         |   9|          2|   32|         64|
    |real_op_19         |   9|          2|   32|         64|
    |real_op_2          |   9|          2|   32|         64|
    |real_op_20         |   9|          2|   32|         64|
    |real_op_21         |   9|          2|   32|         64|
    |real_op_22         |   9|          2|   32|         64|
    |real_op_23         |   9|          2|   32|         64|
    |real_op_24         |   9|          2|   32|         64|
    |real_op_25         |   9|          2|   32|         64|
    |real_op_26         |   9|          2|   32|         64|
    |real_op_27         |   9|          2|   32|         64|
    |real_op_28         |   9|          2|   32|         64|
    |real_op_29         |   9|          2|   32|         64|
    |real_op_3          |   9|          2|   32|         64|
    |real_op_30         |   9|          2|   32|         64|
    |real_op_31         |   9|          2|   32|         64|
    |real_op_4          |   9|          2|   32|         64|
    |real_op_5          |   9|          2|   32|         64|
    |real_op_6          |   9|          2|   32|         64|
    |real_op_7          |   9|          2|   32|         64|
    |real_op_8          |   9|          2|   32|         64|
    |real_op_9          |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 849|        185| 2311|       5025|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  16|   0|   16|          0|
    |empty_100_reg_1397                                    |  32|   0|   32|          0|
    |empty_101_reg_1402                                    |  32|   0|   32|          0|
    |empty_102_reg_1407                                    |  32|   0|   32|          0|
    |empty_103_reg_1412                                    |  32|   0|   32|          0|
    |empty_104_reg_1417                                    |  32|   0|   32|          0|
    |empty_105_reg_1422                                    |  32|   0|   32|          0|
    |empty_106_reg_1427                                    |  32|   0|   32|          0|
    |empty_107_reg_1432                                    |  32|   0|   32|          0|
    |empty_108_reg_1437                                    |  32|   0|   32|          0|
    |empty_109_reg_1442                                    |  32|   0|   32|          0|
    |empty_110_reg_1447                                    |  32|   0|   32|          0|
    |empty_111_reg_1452                                    |  32|   0|   32|          0|
    |empty_112_reg_1457                                    |  32|   0|   32|          0|
    |empty_113_reg_1462                                    |  32|   0|   32|          0|
    |empty_114_reg_1467                                    |  32|   0|   32|          0|
    |empty_115_reg_1472                                    |  32|   0|   32|          0|
    |empty_116_reg_1477                                    |  32|   0|   32|          0|
    |empty_117_reg_1482                                    |  32|   0|   32|          0|
    |empty_118_reg_1487                                    |  32|   0|   32|          0|
    |empty_119_reg_1492                                    |  32|   0|   32|          0|
    |empty_120_reg_1497                                    |  32|   0|   32|          0|
    |empty_121_reg_1502                                    |  32|   0|   32|          0|
    |empty_122_reg_1507                                    |  32|   0|   32|          0|
    |empty_123_reg_1512                                    |  32|   0|   32|          0|
    |empty_124_reg_1517                                    |  32|   0|   32|          0|
    |empty_125_reg_1522                                    |  32|   0|   32|          0|
    |empty_126_reg_1527                                    |  32|   0|   32|          0|
    |empty_127_reg_1532                                    |  32|   0|   32|          0|
    |empty_128_reg_1537                                    |  32|   0|   32|          0|
    |empty_66_reg_1216                                     |  32|   0|   32|          0|
    |empty_67_reg_1232                                     |  32|   0|   32|          0|
    |empty_68_reg_1237                                     |  32|   0|   32|          0|
    |empty_69_reg_1242                                     |  32|   0|   32|          0|
    |empty_70_reg_1247                                     |  32|   0|   32|          0|
    |empty_71_reg_1252                                     |  32|   0|   32|          0|
    |empty_72_reg_1257                                     |  32|   0|   32|          0|
    |empty_73_reg_1262                                     |  32|   0|   32|          0|
    |empty_74_reg_1267                                     |  32|   0|   32|          0|
    |empty_75_reg_1272                                     |  32|   0|   32|          0|
    |empty_76_reg_1277                                     |  32|   0|   32|          0|
    |empty_77_reg_1282                                     |  32|   0|   32|          0|
    |empty_78_reg_1287                                     |  32|   0|   32|          0|
    |empty_79_reg_1292                                     |  32|   0|   32|          0|
    |empty_80_reg_1297                                     |  32|   0|   32|          0|
    |empty_81_reg_1302                                     |  32|   0|   32|          0|
    |empty_82_reg_1307                                     |  32|   0|   32|          0|
    |empty_83_reg_1312                                     |  32|   0|   32|          0|
    |empty_84_reg_1317                                     |  32|   0|   32|          0|
    |empty_85_reg_1322                                     |  32|   0|   32|          0|
    |empty_86_reg_1327                                     |  32|   0|   32|          0|
    |empty_87_reg_1332                                     |  32|   0|   32|          0|
    |empty_88_reg_1337                                     |  32|   0|   32|          0|
    |empty_89_reg_1342                                     |  32|   0|   32|          0|
    |empty_90_reg_1347                                     |  32|   0|   32|          0|
    |empty_91_reg_1352                                     |  32|   0|   32|          0|
    |empty_92_reg_1357                                     |  32|   0|   32|          0|
    |empty_93_reg_1362                                     |  32|   0|   32|          0|
    |empty_94_reg_1367                                     |  32|   0|   32|          0|
    |empty_95_reg_1372                                     |  32|   0|   32|          0|
    |empty_96_reg_1377                                     |  32|   0|   32|          0|
    |empty_97_reg_1382                                     |  32|   0|   32|          0|
    |empty_98_reg_1387                                     |  32|   0|   32|          0|
    |empty_99_reg_1392                                     |  32|   0|   32|          0|
    |empty_reg_1210                                        |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_662_ap_start_reg  |   1|   0|    1|          0|
    |imag_op_0_reg                                         |  32|   0|   32|          0|
    |imag_op_10_reg                                        |  32|   0|   32|          0|
    |imag_op_11_reg                                        |  32|   0|   32|          0|
    |imag_op_12_reg                                        |  32|   0|   32|          0|
    |imag_op_13_reg                                        |  32|   0|   32|          0|
    |imag_op_14_reg                                        |  32|   0|   32|          0|
    |imag_op_15_reg                                        |  32|   0|   32|          0|
    |imag_op_16_reg                                        |  32|   0|   32|          0|
    |imag_op_17_reg                                        |  32|   0|   32|          0|
    |imag_op_18_reg                                        |  32|   0|   32|          0|
    |imag_op_19_reg                                        |  32|   0|   32|          0|
    |imag_op_1_reg                                         |  32|   0|   32|          0|
    |imag_op_20_reg                                        |  32|   0|   32|          0|
    |imag_op_21_reg                                        |  32|   0|   32|          0|
    |imag_op_22_reg                                        |  32|   0|   32|          0|
    |imag_op_23_reg                                        |  32|   0|   32|          0|
    |imag_op_24_reg                                        |  32|   0|   32|          0|
    |imag_op_25_reg                                        |  32|   0|   32|          0|
    |imag_op_26_reg                                        |  32|   0|   32|          0|
    |imag_op_27_reg                                        |  32|   0|   32|          0|
    |imag_op_28_reg                                        |  32|   0|   32|          0|
    |imag_op_29_reg                                        |  32|   0|   32|          0|
    |imag_op_2_reg                                         |  32|   0|   32|          0|
    |imag_op_30_reg                                        |  32|   0|   32|          0|
    |imag_op_31_reg                                        |  32|   0|   32|          0|
    |imag_op_3_reg                                         |  32|   0|   32|          0|
    |imag_op_4_reg                                         |  32|   0|   32|          0|
    |imag_op_5_reg                                         |  32|   0|   32|          0|
    |imag_op_6_reg                                         |  32|   0|   32|          0|
    |imag_op_7_reg                                         |  32|   0|   32|          0|
    |imag_op_8_reg                                         |  32|   0|   32|          0|
    |imag_op_9_reg                                         |  32|   0|   32|          0|
    |mul1_reg_1227                                         |  32|   0|   32|          0|
    |mul_reg_1222                                          |  32|   0|   32|          0|
    |real_op_0_reg                                         |  32|   0|   32|          0|
    |real_op_10_reg                                        |  32|   0|   32|          0|
    |real_op_11_reg                                        |  32|   0|   32|          0|
    |real_op_12_reg                                        |  32|   0|   32|          0|
    |real_op_13_reg                                        |  32|   0|   32|          0|
    |real_op_14_reg                                        |  32|   0|   32|          0|
    |real_op_15_reg                                        |  32|   0|   32|          0|
    |real_op_16_reg                                        |  32|   0|   32|          0|
    |real_op_17_reg                                        |  32|   0|   32|          0|
    |real_op_18_reg                                        |  32|   0|   32|          0|
    |real_op_19_reg                                        |  32|   0|   32|          0|
    |real_op_1_reg                                         |  32|   0|   32|          0|
    |real_op_20_reg                                        |  32|   0|   32|          0|
    |real_op_21_reg                                        |  32|   0|   32|          0|
    |real_op_22_reg                                        |  32|   0|   32|          0|
    |real_op_23_reg                                        |  32|   0|   32|          0|
    |real_op_24_reg                                        |  32|   0|   32|          0|
    |real_op_25_reg                                        |  32|   0|   32|          0|
    |real_op_26_reg                                        |  32|   0|   32|          0|
    |real_op_27_reg                                        |  32|   0|   32|          0|
    |real_op_28_reg                                        |  32|   0|   32|          0|
    |real_op_29_reg                                        |  32|   0|   32|          0|
    |real_op_2_reg                                         |  32|   0|   32|          0|
    |real_op_30_reg                                        |  32|   0|   32|          0|
    |real_op_31_reg                                        |  32|   0|   32|          0|
    |real_op_3_reg                                         |  32|   0|   32|          0|
    |real_op_4_reg                                         |  32|   0|   32|          0|
    |real_op_5_reg                                         |  32|   0|   32|          0|
    |real_op_6_reg                                         |  32|   0|   32|          0|
    |real_op_7_reg                                         |  32|   0|   32|          0|
    |real_op_8_reg                                         |  32|   0|   32|          0|
    |real_op_9_reg                                         |  32|   0|   32|          0|
    |reg_878                                               |  32|   0|   32|          0|
    |reg_884                                               |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |4241|   0| 4241|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|             dft|  return value|
|real_sample_0      |   in|   32|     ap_none|   real_sample_0|       pointer|
|real_sample_1      |   in|   32|     ap_none|   real_sample_1|       pointer|
|real_sample_2      |   in|   32|     ap_none|   real_sample_2|       pointer|
|real_sample_3      |   in|   32|     ap_none|   real_sample_3|       pointer|
|real_sample_4      |   in|   32|     ap_none|   real_sample_4|       pointer|
|real_sample_5      |   in|   32|     ap_none|   real_sample_5|       pointer|
|real_sample_6      |   in|   32|     ap_none|   real_sample_6|       pointer|
|real_sample_7      |   in|   32|     ap_none|   real_sample_7|       pointer|
|real_sample_8      |   in|   32|     ap_none|   real_sample_8|       pointer|
|real_sample_9      |   in|   32|     ap_none|   real_sample_9|       pointer|
|real_sample_10     |   in|   32|     ap_none|  real_sample_10|       pointer|
|real_sample_11     |   in|   32|     ap_none|  real_sample_11|       pointer|
|real_sample_12     |   in|   32|     ap_none|  real_sample_12|       pointer|
|real_sample_13     |   in|   32|     ap_none|  real_sample_13|       pointer|
|real_sample_14     |   in|   32|     ap_none|  real_sample_14|       pointer|
|real_sample_15     |   in|   32|     ap_none|  real_sample_15|       pointer|
|real_sample_16     |   in|   32|     ap_none|  real_sample_16|       pointer|
|real_sample_17     |   in|   32|     ap_none|  real_sample_17|       pointer|
|real_sample_18     |   in|   32|     ap_none|  real_sample_18|       pointer|
|real_sample_19     |   in|   32|     ap_none|  real_sample_19|       pointer|
|real_sample_20     |   in|   32|     ap_none|  real_sample_20|       pointer|
|real_sample_21     |   in|   32|     ap_none|  real_sample_21|       pointer|
|real_sample_22     |   in|   32|     ap_none|  real_sample_22|       pointer|
|real_sample_23     |   in|   32|     ap_none|  real_sample_23|       pointer|
|real_sample_24     |   in|   32|     ap_none|  real_sample_24|       pointer|
|real_sample_25     |   in|   32|     ap_none|  real_sample_25|       pointer|
|real_sample_26     |   in|   32|     ap_none|  real_sample_26|       pointer|
|real_sample_27     |   in|   32|     ap_none|  real_sample_27|       pointer|
|real_sample_28     |   in|   32|     ap_none|  real_sample_28|       pointer|
|real_sample_29     |   in|   32|     ap_none|  real_sample_29|       pointer|
|real_sample_30     |   in|   32|     ap_none|  real_sample_30|       pointer|
|real_sample_31     |   in|   32|     ap_none|  real_sample_31|       pointer|
|imag_sample_0      |   in|   32|     ap_none|   imag_sample_0|       pointer|
|imag_sample_1      |   in|   32|     ap_none|   imag_sample_1|       pointer|
|imag_sample_2      |   in|   32|     ap_none|   imag_sample_2|       pointer|
|imag_sample_3      |   in|   32|     ap_none|   imag_sample_3|       pointer|
|imag_sample_4      |   in|   32|     ap_none|   imag_sample_4|       pointer|
|imag_sample_5      |   in|   32|     ap_none|   imag_sample_5|       pointer|
|imag_sample_6      |   in|   32|     ap_none|   imag_sample_6|       pointer|
|imag_sample_7      |   in|   32|     ap_none|   imag_sample_7|       pointer|
|imag_sample_8      |   in|   32|     ap_none|   imag_sample_8|       pointer|
|imag_sample_9      |   in|   32|     ap_none|   imag_sample_9|       pointer|
|imag_sample_10     |   in|   32|     ap_none|  imag_sample_10|       pointer|
|imag_sample_11     |   in|   32|     ap_none|  imag_sample_11|       pointer|
|imag_sample_12     |   in|   32|     ap_none|  imag_sample_12|       pointer|
|imag_sample_13     |   in|   32|     ap_none|  imag_sample_13|       pointer|
|imag_sample_14     |   in|   32|     ap_none|  imag_sample_14|       pointer|
|imag_sample_15     |   in|   32|     ap_none|  imag_sample_15|       pointer|
|imag_sample_16     |   in|   32|     ap_none|  imag_sample_16|       pointer|
|imag_sample_17     |   in|   32|     ap_none|  imag_sample_17|       pointer|
|imag_sample_18     |   in|   32|     ap_none|  imag_sample_18|       pointer|
|imag_sample_19     |   in|   32|     ap_none|  imag_sample_19|       pointer|
|imag_sample_20     |   in|   32|     ap_none|  imag_sample_20|       pointer|
|imag_sample_21     |   in|   32|     ap_none|  imag_sample_21|       pointer|
|imag_sample_22     |   in|   32|     ap_none|  imag_sample_22|       pointer|
|imag_sample_23     |   in|   32|     ap_none|  imag_sample_23|       pointer|
|imag_sample_24     |   in|   32|     ap_none|  imag_sample_24|       pointer|
|imag_sample_25     |   in|   32|     ap_none|  imag_sample_25|       pointer|
|imag_sample_26     |   in|   32|     ap_none|  imag_sample_26|       pointer|
|imag_sample_27     |   in|   32|     ap_none|  imag_sample_27|       pointer|
|imag_sample_28     |   in|   32|     ap_none|  imag_sample_28|       pointer|
|imag_sample_29     |   in|   32|     ap_none|  imag_sample_29|       pointer|
|imag_sample_30     |   in|   32|     ap_none|  imag_sample_30|       pointer|
|imag_sample_31     |   in|   32|     ap_none|  imag_sample_31|       pointer|
|real_op_0          |  out|   32|      ap_vld|       real_op_0|       pointer|
|real_op_0_ap_vld   |  out|    1|      ap_vld|       real_op_0|       pointer|
|real_op_1          |  out|   32|      ap_vld|       real_op_1|       pointer|
|real_op_1_ap_vld   |  out|    1|      ap_vld|       real_op_1|       pointer|
|real_op_2          |  out|   32|      ap_vld|       real_op_2|       pointer|
|real_op_2_ap_vld   |  out|    1|      ap_vld|       real_op_2|       pointer|
|real_op_3          |  out|   32|      ap_vld|       real_op_3|       pointer|
|real_op_3_ap_vld   |  out|    1|      ap_vld|       real_op_3|       pointer|
|real_op_4          |  out|   32|      ap_vld|       real_op_4|       pointer|
|real_op_4_ap_vld   |  out|    1|      ap_vld|       real_op_4|       pointer|
|real_op_5          |  out|   32|      ap_vld|       real_op_5|       pointer|
|real_op_5_ap_vld   |  out|    1|      ap_vld|       real_op_5|       pointer|
|real_op_6          |  out|   32|      ap_vld|       real_op_6|       pointer|
|real_op_6_ap_vld   |  out|    1|      ap_vld|       real_op_6|       pointer|
|real_op_7          |  out|   32|      ap_vld|       real_op_7|       pointer|
|real_op_7_ap_vld   |  out|    1|      ap_vld|       real_op_7|       pointer|
|real_op_8          |  out|   32|      ap_vld|       real_op_8|       pointer|
|real_op_8_ap_vld   |  out|    1|      ap_vld|       real_op_8|       pointer|
|real_op_9          |  out|   32|      ap_vld|       real_op_9|       pointer|
|real_op_9_ap_vld   |  out|    1|      ap_vld|       real_op_9|       pointer|
|real_op_10         |  out|   32|      ap_vld|      real_op_10|       pointer|
|real_op_10_ap_vld  |  out|    1|      ap_vld|      real_op_10|       pointer|
|real_op_11         |  out|   32|      ap_vld|      real_op_11|       pointer|
|real_op_11_ap_vld  |  out|    1|      ap_vld|      real_op_11|       pointer|
|real_op_12         |  out|   32|      ap_vld|      real_op_12|       pointer|
|real_op_12_ap_vld  |  out|    1|      ap_vld|      real_op_12|       pointer|
|real_op_13         |  out|   32|      ap_vld|      real_op_13|       pointer|
|real_op_13_ap_vld  |  out|    1|      ap_vld|      real_op_13|       pointer|
|real_op_14         |  out|   32|      ap_vld|      real_op_14|       pointer|
|real_op_14_ap_vld  |  out|    1|      ap_vld|      real_op_14|       pointer|
|real_op_15         |  out|   32|      ap_vld|      real_op_15|       pointer|
|real_op_15_ap_vld  |  out|    1|      ap_vld|      real_op_15|       pointer|
|real_op_16         |  out|   32|      ap_vld|      real_op_16|       pointer|
|real_op_16_ap_vld  |  out|    1|      ap_vld|      real_op_16|       pointer|
|real_op_17         |  out|   32|      ap_vld|      real_op_17|       pointer|
|real_op_17_ap_vld  |  out|    1|      ap_vld|      real_op_17|       pointer|
|real_op_18         |  out|   32|      ap_vld|      real_op_18|       pointer|
|real_op_18_ap_vld  |  out|    1|      ap_vld|      real_op_18|       pointer|
|real_op_19         |  out|   32|      ap_vld|      real_op_19|       pointer|
|real_op_19_ap_vld  |  out|    1|      ap_vld|      real_op_19|       pointer|
|real_op_20         |  out|   32|      ap_vld|      real_op_20|       pointer|
|real_op_20_ap_vld  |  out|    1|      ap_vld|      real_op_20|       pointer|
|real_op_21         |  out|   32|      ap_vld|      real_op_21|       pointer|
|real_op_21_ap_vld  |  out|    1|      ap_vld|      real_op_21|       pointer|
|real_op_22         |  out|   32|      ap_vld|      real_op_22|       pointer|
|real_op_22_ap_vld  |  out|    1|      ap_vld|      real_op_22|       pointer|
|real_op_23         |  out|   32|      ap_vld|      real_op_23|       pointer|
|real_op_23_ap_vld  |  out|    1|      ap_vld|      real_op_23|       pointer|
|real_op_24         |  out|   32|      ap_vld|      real_op_24|       pointer|
|real_op_24_ap_vld  |  out|    1|      ap_vld|      real_op_24|       pointer|
|real_op_25         |  out|   32|      ap_vld|      real_op_25|       pointer|
|real_op_25_ap_vld  |  out|    1|      ap_vld|      real_op_25|       pointer|
|real_op_26         |  out|   32|      ap_vld|      real_op_26|       pointer|
|real_op_26_ap_vld  |  out|    1|      ap_vld|      real_op_26|       pointer|
|real_op_27         |  out|   32|      ap_vld|      real_op_27|       pointer|
|real_op_27_ap_vld  |  out|    1|      ap_vld|      real_op_27|       pointer|
|real_op_28         |  out|   32|      ap_vld|      real_op_28|       pointer|
|real_op_28_ap_vld  |  out|    1|      ap_vld|      real_op_28|       pointer|
|real_op_29         |  out|   32|      ap_vld|      real_op_29|       pointer|
|real_op_29_ap_vld  |  out|    1|      ap_vld|      real_op_29|       pointer|
|real_op_30         |  out|   32|      ap_vld|      real_op_30|       pointer|
|real_op_30_ap_vld  |  out|    1|      ap_vld|      real_op_30|       pointer|
|real_op_31         |  out|   32|      ap_vld|      real_op_31|       pointer|
|real_op_31_ap_vld  |  out|    1|      ap_vld|      real_op_31|       pointer|
|imag_op_0          |  out|   32|      ap_vld|       imag_op_0|       pointer|
|imag_op_0_ap_vld   |  out|    1|      ap_vld|       imag_op_0|       pointer|
|imag_op_1          |  out|   32|      ap_vld|       imag_op_1|       pointer|
|imag_op_1_ap_vld   |  out|    1|      ap_vld|       imag_op_1|       pointer|
|imag_op_2          |  out|   32|      ap_vld|       imag_op_2|       pointer|
|imag_op_2_ap_vld   |  out|    1|      ap_vld|       imag_op_2|       pointer|
|imag_op_3          |  out|   32|      ap_vld|       imag_op_3|       pointer|
|imag_op_3_ap_vld   |  out|    1|      ap_vld|       imag_op_3|       pointer|
|imag_op_4          |  out|   32|      ap_vld|       imag_op_4|       pointer|
|imag_op_4_ap_vld   |  out|    1|      ap_vld|       imag_op_4|       pointer|
|imag_op_5          |  out|   32|      ap_vld|       imag_op_5|       pointer|
|imag_op_5_ap_vld   |  out|    1|      ap_vld|       imag_op_5|       pointer|
|imag_op_6          |  out|   32|      ap_vld|       imag_op_6|       pointer|
|imag_op_6_ap_vld   |  out|    1|      ap_vld|       imag_op_6|       pointer|
|imag_op_7          |  out|   32|      ap_vld|       imag_op_7|       pointer|
|imag_op_7_ap_vld   |  out|    1|      ap_vld|       imag_op_7|       pointer|
|imag_op_8          |  out|   32|      ap_vld|       imag_op_8|       pointer|
|imag_op_8_ap_vld   |  out|    1|      ap_vld|       imag_op_8|       pointer|
|imag_op_9          |  out|   32|      ap_vld|       imag_op_9|       pointer|
|imag_op_9_ap_vld   |  out|    1|      ap_vld|       imag_op_9|       pointer|
|imag_op_10         |  out|   32|      ap_vld|      imag_op_10|       pointer|
|imag_op_10_ap_vld  |  out|    1|      ap_vld|      imag_op_10|       pointer|
|imag_op_11         |  out|   32|      ap_vld|      imag_op_11|       pointer|
|imag_op_11_ap_vld  |  out|    1|      ap_vld|      imag_op_11|       pointer|
|imag_op_12         |  out|   32|      ap_vld|      imag_op_12|       pointer|
|imag_op_12_ap_vld  |  out|    1|      ap_vld|      imag_op_12|       pointer|
|imag_op_13         |  out|   32|      ap_vld|      imag_op_13|       pointer|
|imag_op_13_ap_vld  |  out|    1|      ap_vld|      imag_op_13|       pointer|
|imag_op_14         |  out|   32|      ap_vld|      imag_op_14|       pointer|
|imag_op_14_ap_vld  |  out|    1|      ap_vld|      imag_op_14|       pointer|
|imag_op_15         |  out|   32|      ap_vld|      imag_op_15|       pointer|
|imag_op_15_ap_vld  |  out|    1|      ap_vld|      imag_op_15|       pointer|
|imag_op_16         |  out|   32|      ap_vld|      imag_op_16|       pointer|
|imag_op_16_ap_vld  |  out|    1|      ap_vld|      imag_op_16|       pointer|
|imag_op_17         |  out|   32|      ap_vld|      imag_op_17|       pointer|
|imag_op_17_ap_vld  |  out|    1|      ap_vld|      imag_op_17|       pointer|
|imag_op_18         |  out|   32|      ap_vld|      imag_op_18|       pointer|
|imag_op_18_ap_vld  |  out|    1|      ap_vld|      imag_op_18|       pointer|
|imag_op_19         |  out|   32|      ap_vld|      imag_op_19|       pointer|
|imag_op_19_ap_vld  |  out|    1|      ap_vld|      imag_op_19|       pointer|
|imag_op_20         |  out|   32|      ap_vld|      imag_op_20|       pointer|
|imag_op_20_ap_vld  |  out|    1|      ap_vld|      imag_op_20|       pointer|
|imag_op_21         |  out|   32|      ap_vld|      imag_op_21|       pointer|
|imag_op_21_ap_vld  |  out|    1|      ap_vld|      imag_op_21|       pointer|
|imag_op_22         |  out|   32|      ap_vld|      imag_op_22|       pointer|
|imag_op_22_ap_vld  |  out|    1|      ap_vld|      imag_op_22|       pointer|
|imag_op_23         |  out|   32|      ap_vld|      imag_op_23|       pointer|
|imag_op_23_ap_vld  |  out|    1|      ap_vld|      imag_op_23|       pointer|
|imag_op_24         |  out|   32|      ap_vld|      imag_op_24|       pointer|
|imag_op_24_ap_vld  |  out|    1|      ap_vld|      imag_op_24|       pointer|
|imag_op_25         |  out|   32|      ap_vld|      imag_op_25|       pointer|
|imag_op_25_ap_vld  |  out|    1|      ap_vld|      imag_op_25|       pointer|
|imag_op_26         |  out|   32|      ap_vld|      imag_op_26|       pointer|
|imag_op_26_ap_vld  |  out|    1|      ap_vld|      imag_op_26|       pointer|
|imag_op_27         |  out|   32|      ap_vld|      imag_op_27|       pointer|
|imag_op_27_ap_vld  |  out|    1|      ap_vld|      imag_op_27|       pointer|
|imag_op_28         |  out|   32|      ap_vld|      imag_op_28|       pointer|
|imag_op_28_ap_vld  |  out|    1|      ap_vld|      imag_op_28|       pointer|
|imag_op_29         |  out|   32|      ap_vld|      imag_op_29|       pointer|
|imag_op_29_ap_vld  |  out|    1|      ap_vld|      imag_op_29|       pointer|
|imag_op_30         |  out|   32|      ap_vld|      imag_op_30|       pointer|
|imag_op_30_ap_vld  |  out|    1|      ap_vld|      imag_op_30|       pointer|
|imag_op_31         |  out|   32|      ap_vld|      imag_op_31|       pointer|
|imag_op_31_ap_vld  |  out|    1|      ap_vld|      imag_op_31|       pointer|
+-------------------+-----+-----+------------+----------------+--------------+

