NDFramePage.OnPageTitleLoaded("File6:sv/handshake/initiator/src/Initiator.sv","Initiator.sv");NDSummary.OnSummaryLoaded("File6:sv/handshake/initiator/src/Initiator.sv",[["SystemVerilog","SystemVerilog"]],[["Functions","Function"],["Groups","Group"],["Modules","Module"],["Packages","Package"],["Sections","Section"],["Variables","Variable"]],[[694,0,4,"Initiator.sv","Initiator.sv"],[695,0,3,"cs_common","cs_common"],[696,0,2,"Initiator","Initiator"],[697,0,1,"Variables","Initiator.Variables"],[698,0,5,"Socket","Initiator.Socket"],[699,0,5,"h_trnx_exp","Initiator.h_trnx_exp"],[700,0,5,"h_data_exp","Initiator.h_data_exp"],[701,0,5,"h_trnx_act","Initiator.h_trnx_act"],[702,0,5,"h_data_act","Initiator.h_data_act"],[703,0,5,"Pass","Initiator.Pass"],[704,0,5,"Status","Initiator.Status"],[705,0,5,"Test_name","Initiator.Test_name"],[706,0,1,"Functions","Initiator.Functions"],[707,0,0,"init_initiator","Initiator.init_initiator"],[708,0,0,"byte_loopback_test","Initiator.byte_loopback_test"],[709,0,0,"int_loopback_test","Initiator.int_loopback_test"],[710,0,0,"short_loopback_test","Initiator.short_loopback_test"],[711,0,0,"string_loopback_test","Initiator.string_loopback_test"],[712,0,0,"long_loopback_test","Initiator.long_loopback_test"],[713,0,0,"real_loopback_test","Initiator.real_loopback_test"],[714,0,0,"shortreal_loopback_test","Initiator.shortreal_loopback_test"],[715,0,0,"intV_loopback_test","Initiator.intV_loopback_test"],[716,0,0,"realV_loopback_test","Initiator.realV_loopback_test"],[717,0,0,"byteA_loopback_test","Initiator.byteA_loopback_test"],[718,0,0,"intA_loopback_test","Initiator.intA_loopback_test"],[719,0,0,"realA_loopback_test","Initiator.realA_loopback_test"],[720,0,0,"reg_loopback_test","Initiator.reg_loopback_test"],[721,0,0,"logic_loopback_test","Initiator.logic_loopback_test"],[722,0,0,"bit_loopback_test","Initiator.bit_loopback_test"],[723,0,0,"integer_loopback_test","Initiator.integer_loopback_test"],[724,0,0,"print_status","Initiator.print_status"]]);