// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_77 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_3_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_9_val,
        x_11_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_3_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_11_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_328_p2;
reg   [0:0] icmp_ln86_reg_1307;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1307_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1307_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1307_pp0_iter3_reg;
wire   [0:0] icmp_ln86_647_fu_334_p2;
reg   [0:0] icmp_ln86_647_reg_1318;
reg   [0:0] icmp_ln86_647_reg_1318_pp0_iter1_reg;
wire   [0:0] icmp_ln86_648_fu_340_p2;
reg   [0:0] icmp_ln86_648_reg_1324;
reg   [0:0] icmp_ln86_648_reg_1324_pp0_iter1_reg;
wire   [0:0] icmp_ln86_649_fu_346_p2;
reg   [0:0] icmp_ln86_649_reg_1330;
wire   [0:0] icmp_ln86_650_fu_352_p2;
reg   [0:0] icmp_ln86_650_reg_1336;
reg   [0:0] icmp_ln86_650_reg_1336_pp0_iter1_reg;
wire   [0:0] icmp_ln86_651_fu_358_p2;
reg   [0:0] icmp_ln86_651_reg_1342;
reg   [0:0] icmp_ln86_651_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_651_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_651_reg_1342_pp0_iter3_reg;
wire   [0:0] icmp_ln86_652_fu_364_p2;
reg   [0:0] icmp_ln86_652_reg_1348;
wire   [0:0] icmp_ln86_653_fu_370_p2;
reg   [0:0] icmp_ln86_653_reg_1354;
reg   [0:0] icmp_ln86_653_reg_1354_pp0_iter1_reg;
wire   [0:0] icmp_ln86_654_fu_376_p2;
reg   [0:0] icmp_ln86_654_reg_1360;
reg   [0:0] icmp_ln86_654_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_654_reg_1360_pp0_iter2_reg;
wire   [0:0] icmp_ln86_655_fu_382_p2;
reg   [0:0] icmp_ln86_655_reg_1366;
reg   [0:0] icmp_ln86_655_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_655_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_655_reg_1366_pp0_iter3_reg;
wire   [0:0] icmp_ln86_656_fu_388_p2;
reg   [0:0] icmp_ln86_656_reg_1372;
reg   [0:0] icmp_ln86_656_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_656_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_656_reg_1372_pp0_iter3_reg;
wire   [0:0] icmp_ln86_657_fu_394_p2;
reg   [0:0] icmp_ln86_657_reg_1378;
reg   [0:0] icmp_ln86_657_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_657_reg_1378_pp0_iter2_reg;
reg   [0:0] icmp_ln86_657_reg_1378_pp0_iter3_reg;
reg   [0:0] icmp_ln86_657_reg_1378_pp0_iter4_reg;
wire   [0:0] icmp_ln86_658_fu_400_p2;
reg   [0:0] icmp_ln86_658_reg_1384;
reg   [0:0] icmp_ln86_658_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_658_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_658_reg_1384_pp0_iter3_reg;
reg   [0:0] icmp_ln86_658_reg_1384_pp0_iter4_reg;
reg   [0:0] icmp_ln86_658_reg_1384_pp0_iter5_reg;
wire   [0:0] icmp_ln86_659_fu_406_p2;
reg   [0:0] icmp_ln86_659_reg_1390;
reg   [0:0] icmp_ln86_659_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_659_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_659_reg_1390_pp0_iter3_reg;
reg   [0:0] icmp_ln86_659_reg_1390_pp0_iter4_reg;
reg   [0:0] icmp_ln86_659_reg_1390_pp0_iter5_reg;
reg   [0:0] icmp_ln86_659_reg_1390_pp0_iter6_reg;
wire   [0:0] icmp_ln86_660_fu_412_p2;
reg   [0:0] icmp_ln86_660_reg_1396;
reg   [0:0] icmp_ln86_660_reg_1396_pp0_iter1_reg;
wire   [0:0] icmp_ln86_661_fu_418_p2;
reg   [0:0] icmp_ln86_661_reg_1401;
wire   [0:0] icmp_ln86_662_fu_424_p2;
reg   [0:0] icmp_ln86_662_reg_1406;
reg   [0:0] icmp_ln86_662_reg_1406_pp0_iter1_reg;
wire   [0:0] icmp_ln86_663_fu_430_p2;
reg   [0:0] icmp_ln86_663_reg_1411;
reg   [0:0] icmp_ln86_663_reg_1411_pp0_iter1_reg;
wire   [0:0] icmp_ln86_664_fu_436_p2;
reg   [0:0] icmp_ln86_664_reg_1416;
reg   [0:0] icmp_ln86_664_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_664_reg_1416_pp0_iter2_reg;
wire   [0:0] icmp_ln86_665_fu_442_p2;
reg   [0:0] icmp_ln86_665_reg_1421;
reg   [0:0] icmp_ln86_665_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_665_reg_1421_pp0_iter2_reg;
wire   [0:0] icmp_ln86_666_fu_448_p2;
reg   [0:0] icmp_ln86_666_reg_1426;
reg   [0:0] icmp_ln86_666_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_666_reg_1426_pp0_iter2_reg;
wire   [0:0] icmp_ln86_667_fu_454_p2;
reg   [0:0] icmp_ln86_667_reg_1431;
reg   [0:0] icmp_ln86_667_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_667_reg_1431_pp0_iter2_reg;
reg   [0:0] icmp_ln86_667_reg_1431_pp0_iter3_reg;
wire   [0:0] icmp_ln86_668_fu_460_p2;
reg   [0:0] icmp_ln86_668_reg_1436;
reg   [0:0] icmp_ln86_668_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_668_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_668_reg_1436_pp0_iter3_reg;
wire   [0:0] icmp_ln86_669_fu_466_p2;
reg   [0:0] icmp_ln86_669_reg_1441;
reg   [0:0] icmp_ln86_669_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_669_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_669_reg_1441_pp0_iter3_reg;
wire   [0:0] icmp_ln86_670_fu_472_p2;
reg   [0:0] icmp_ln86_670_reg_1446;
reg   [0:0] icmp_ln86_670_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_670_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_670_reg_1446_pp0_iter3_reg;
reg   [0:0] icmp_ln86_670_reg_1446_pp0_iter4_reg;
wire   [0:0] icmp_ln86_671_fu_478_p2;
reg   [0:0] icmp_ln86_671_reg_1451;
reg   [0:0] icmp_ln86_671_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_671_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_671_reg_1451_pp0_iter3_reg;
reg   [0:0] icmp_ln86_671_reg_1451_pp0_iter4_reg;
wire   [0:0] icmp_ln86_672_fu_484_p2;
reg   [0:0] icmp_ln86_672_reg_1456;
reg   [0:0] icmp_ln86_672_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_672_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_672_reg_1456_pp0_iter3_reg;
reg   [0:0] icmp_ln86_672_reg_1456_pp0_iter4_reg;
wire   [0:0] icmp_ln86_673_fu_490_p2;
reg   [0:0] icmp_ln86_673_reg_1461;
reg   [0:0] icmp_ln86_673_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_673_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_673_reg_1461_pp0_iter3_reg;
reg   [0:0] icmp_ln86_673_reg_1461_pp0_iter4_reg;
reg   [0:0] icmp_ln86_673_reg_1461_pp0_iter5_reg;
wire   [0:0] icmp_ln86_674_fu_496_p2;
reg   [0:0] icmp_ln86_674_reg_1466;
reg   [0:0] icmp_ln86_674_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_674_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_674_reg_1466_pp0_iter3_reg;
reg   [0:0] icmp_ln86_674_reg_1466_pp0_iter4_reg;
reg   [0:0] icmp_ln86_674_reg_1466_pp0_iter5_reg;
wire   [0:0] icmp_ln86_675_fu_502_p2;
reg   [0:0] icmp_ln86_675_reg_1471;
reg   [0:0] icmp_ln86_675_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_675_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_675_reg_1471_pp0_iter3_reg;
reg   [0:0] icmp_ln86_675_reg_1471_pp0_iter4_reg;
reg   [0:0] icmp_ln86_675_reg_1471_pp0_iter5_reg;
reg   [0:0] icmp_ln86_675_reg_1471_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_508_p2;
reg   [0:0] and_ln102_reg_1476;
reg   [0:0] and_ln102_reg_1476_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1476_pp0_iter2_reg;
wire   [0:0] xor_ln104_306_fu_514_p2;
reg   [0:0] xor_ln104_306_reg_1486;
wire   [0:0] and_ln104_fu_519_p2;
reg   [0:0] and_ln104_reg_1491;
wire   [0:0] and_ln102_800_fu_524_p2;
reg   [0:0] and_ln102_800_reg_1497;
wire   [0:0] and_ln104_121_fu_533_p2;
reg   [0:0] and_ln104_121_reg_1504;
wire   [0:0] and_ln102_804_fu_538_p2;
reg   [0:0] and_ln102_804_reg_1509;
wire   [0:0] and_ln102_805_fu_548_p2;
reg   [0:0] and_ln102_805_reg_1515;
wire   [0:0] or_ln117_fu_564_p2;
reg   [0:0] or_ln117_reg_1521;
wire   [0:0] and_ln102_799_fu_575_p2;
reg   [0:0] and_ln102_799_reg_1526;
reg   [0:0] and_ln102_799_reg_1526_pp0_iter3_reg;
wire   [0:0] and_ln102_801_fu_591_p2;
reg   [0:0] and_ln102_801_reg_1533;
wire   [0:0] and_ln104_122_fu_600_p2;
reg   [0:0] and_ln104_122_reg_1539;
reg   [0:0] and_ln104_122_reg_1539_pp0_iter3_reg;
wire   [0:0] and_ln102_803_fu_605_p2;
reg   [0:0] and_ln102_803_reg_1545;
reg   [0:0] and_ln102_803_reg_1545_pp0_iter3_reg;
reg   [0:0] and_ln102_803_reg_1545_pp0_iter4_reg;
reg   [0:0] and_ln102_803_reg_1545_pp0_iter5_reg;
wire   [0:0] and_ln104_124_fu_610_p2;
reg   [0:0] and_ln104_124_reg_1552;
reg   [0:0] and_ln104_124_reg_1552_pp0_iter3_reg;
reg   [0:0] and_ln104_124_reg_1552_pp0_iter4_reg;
reg   [0:0] and_ln104_124_reg_1552_pp0_iter5_reg;
reg   [0:0] and_ln104_124_reg_1552_pp0_iter6_reg;
wire   [0:0] and_ln102_806_fu_620_p2;
reg   [0:0] and_ln102_806_reg_1558;
wire   [3:0] select_ln117_636_fu_721_p3;
reg   [3:0] select_ln117_636_reg_1563;
wire   [0:0] or_ln117_581_fu_728_p2;
reg   [0:0] or_ln117_581_reg_1568;
wire   [0:0] and_ln102_802_fu_733_p2;
reg   [0:0] and_ln102_802_reg_1574;
wire   [0:0] and_ln102_808_fu_746_p2;
reg   [0:0] and_ln102_808_reg_1580;
wire   [0:0] or_ln117_585_fu_820_p2;
reg   [0:0] or_ln117_585_reg_1586;
wire   [3:0] select_ln117_642_fu_834_p3;
reg   [3:0] select_ln117_642_reg_1591;
wire   [0:0] and_ln104_123_fu_847_p2;
reg   [0:0] and_ln104_123_reg_1596;
wire   [0:0] and_ln102_809_fu_862_p2;
reg   [0:0] and_ln102_809_reg_1601;
wire   [0:0] or_ln117_590_fu_945_p2;
reg   [0:0] or_ln117_590_reg_1606;
wire   [4:0] select_ln117_648_fu_957_p3;
reg   [4:0] select_ln117_648_reg_1611;
wire   [0:0] or_ln117_592_fu_965_p2;
reg   [0:0] or_ln117_592_reg_1616;
wire   [0:0] or_ln117_594_fu_971_p2;
reg   [0:0] or_ln117_594_reg_1622;
reg   [0:0] or_ln117_594_reg_1622_pp0_iter5_reg;
wire   [0:0] or_ln117_596_fu_1047_p2;
reg   [0:0] or_ln117_596_reg_1630;
wire   [4:0] select_ln117_654_fu_1060_p3;
reg   [4:0] select_ln117_654_reg_1635;
wire   [0:0] or_ln117_600_fu_1122_p2;
reg   [0:0] or_ln117_600_reg_1640;
wire   [4:0] select_ln117_658_fu_1136_p3;
reg   [4:0] select_ln117_658_reg_1645;
wire    ap_block_pp0_stage0;
wire   [9:0] tmp_fu_318_p4;
wire   [0:0] xor_ln104_308_fu_528_p2;
wire   [0:0] xor_ln104_311_fu_543_p2;
wire   [0:0] and_ln102_813_fu_553_p2;
wire   [0:0] and_ln102_814_fu_558_p2;
wire   [0:0] xor_ln104_fu_570_p2;
wire   [0:0] xor_ln104_307_fu_580_p2;
wire   [0:0] xor_ln104_309_fu_595_p2;
wire   [0:0] and_ln104_120_fu_585_p2;
wire   [0:0] xor_ln104_312_fu_615_p2;
wire   [0:0] and_ln102_816_fu_633_p2;
wire   [0:0] and_ln102_812_fu_625_p2;
wire   [0:0] xor_ln117_fu_643_p2;
wire   [1:0] zext_ln117_fu_649_p1;
wire   [1:0] select_ln117_fu_653_p3;
wire   [1:0] select_ln117_631_fu_660_p3;
wire   [0:0] and_ln102_815_fu_629_p2;
wire   [2:0] zext_ln117_67_fu_667_p1;
wire   [0:0] or_ln117_577_fu_671_p2;
wire   [2:0] select_ln117_632_fu_676_p3;
wire   [0:0] or_ln117_578_fu_683_p2;
wire   [0:0] and_ln102_817_fu_638_p2;
wire   [2:0] select_ln117_633_fu_687_p3;
wire   [0:0] or_ln117_579_fu_695_p2;
wire   [2:0] select_ln117_634_fu_701_p3;
wire   [2:0] select_ln117_635_fu_709_p3;
wire   [3:0] zext_ln117_68_fu_717_p1;
wire   [0:0] xor_ln104_313_fu_737_p2;
wire   [0:0] and_ln102_819_fu_755_p2;
wire   [0:0] and_ln102_807_fu_742_p2;
wire   [0:0] and_ln102_818_fu_751_p2;
wire   [0:0] or_ln117_580_fu_770_p2;
wire   [0:0] and_ln102_820_fu_760_p2;
wire   [3:0] select_ln117_637_fu_775_p3;
wire   [0:0] or_ln117_582_fu_782_p2;
wire   [3:0] select_ln117_638_fu_787_p3;
wire   [0:0] or_ln117_583_fu_794_p2;
wire   [0:0] and_ln102_821_fu_765_p2;
wire   [3:0] select_ln117_639_fu_798_p3;
wire   [0:0] or_ln117_584_fu_806_p2;
wire   [3:0] select_ln117_640_fu_812_p3;
wire   [3:0] select_ln117_641_fu_826_p3;
wire   [0:0] xor_ln104_310_fu_842_p2;
wire   [0:0] xor_ln104_314_fu_852_p2;
wire   [0:0] and_ln102_822_fu_867_p2;
wire   [0:0] xor_ln104_315_fu_857_p2;
wire   [0:0] and_ln102_825_fu_881_p2;
wire   [0:0] and_ln102_823_fu_872_p2;
wire   [0:0] or_ln117_586_fu_891_p2;
wire   [3:0] select_ln117_643_fu_896_p3;
wire   [0:0] and_ln102_824_fu_877_p2;
wire   [4:0] zext_ln117_69_fu_903_p1;
wire   [0:0] or_ln117_587_fu_907_p2;
wire   [4:0] select_ln117_644_fu_912_p3;
wire   [0:0] or_ln117_588_fu_919_p2;
wire   [0:0] and_ln102_826_fu_886_p2;
wire   [4:0] select_ln117_645_fu_923_p3;
wire   [0:0] or_ln117_589_fu_931_p2;
wire   [4:0] select_ln117_646_fu_937_p3;
wire   [4:0] select_ln117_647_fu_949_p3;
wire   [0:0] xor_ln104_316_fu_975_p2;
wire   [0:0] and_ln102_828_fu_988_p2;
wire   [0:0] and_ln102_810_fu_980_p2;
wire   [0:0] and_ln102_827_fu_984_p2;
wire   [0:0] or_ln117_591_fu_1003_p2;
wire   [0:0] and_ln102_829_fu_993_p2;
wire   [4:0] select_ln117_649_fu_1008_p3;
wire   [0:0] or_ln117_593_fu_1015_p2;
wire   [4:0] select_ln117_650_fu_1020_p3;
wire   [0:0] and_ln102_830_fu_998_p2;
wire   [4:0] select_ln117_651_fu_1027_p3;
wire   [0:0] or_ln117_595_fu_1035_p2;
wire   [4:0] select_ln117_652_fu_1040_p3;
wire   [4:0] select_ln117_653_fu_1052_p3;
wire   [0:0] xor_ln104_317_fu_1068_p2;
wire   [0:0] and_ln102_831_fu_1077_p2;
wire   [0:0] and_ln102_811_fu_1073_p2;
wire   [0:0] and_ln102_832_fu_1082_p2;
wire   [0:0] or_ln117_597_fu_1092_p2;
wire   [0:0] or_ln117_598_fu_1097_p2;
wire   [0:0] and_ln102_833_fu_1087_p2;
wire   [4:0] select_ln117_655_fu_1101_p3;
wire   [0:0] or_ln117_599_fu_1108_p2;
wire   [4:0] select_ln117_656_fu_1114_p3;
wire   [4:0] select_ln117_657_fu_1128_p3;
wire   [0:0] xor_ln104_318_fu_1144_p2;
wire   [0:0] and_ln102_834_fu_1149_p2;
wire   [0:0] and_ln102_835_fu_1154_p2;
wire   [0:0] or_ln117_601_fu_1159_p2;
wire   [10:0] agg_result_fu_1171_p65;
wire   [4:0] agg_result_fu_1171_p66;
wire   [10:0] agg_result_fu_1171_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1171_p1;
wire   [4:0] agg_result_fu_1171_p3;
wire   [4:0] agg_result_fu_1171_p5;
wire   [4:0] agg_result_fu_1171_p7;
wire   [4:0] agg_result_fu_1171_p9;
wire   [4:0] agg_result_fu_1171_p11;
wire   [4:0] agg_result_fu_1171_p13;
wire   [4:0] agg_result_fu_1171_p15;
wire   [4:0] agg_result_fu_1171_p17;
wire   [4:0] agg_result_fu_1171_p19;
wire   [4:0] agg_result_fu_1171_p21;
wire   [4:0] agg_result_fu_1171_p23;
wire   [4:0] agg_result_fu_1171_p25;
wire   [4:0] agg_result_fu_1171_p27;
wire   [4:0] agg_result_fu_1171_p29;
wire   [4:0] agg_result_fu_1171_p31;
wire  signed [4:0] agg_result_fu_1171_p33;
wire  signed [4:0] agg_result_fu_1171_p35;
wire  signed [4:0] agg_result_fu_1171_p37;
wire  signed [4:0] agg_result_fu_1171_p39;
wire  signed [4:0] agg_result_fu_1171_p41;
wire  signed [4:0] agg_result_fu_1171_p43;
wire  signed [4:0] agg_result_fu_1171_p45;
wire  signed [4:0] agg_result_fu_1171_p47;
wire  signed [4:0] agg_result_fu_1171_p49;
wire  signed [4:0] agg_result_fu_1171_p51;
wire  signed [4:0] agg_result_fu_1171_p53;
wire  signed [4:0] agg_result_fu_1171_p55;
wire  signed [4:0] agg_result_fu_1171_p57;
wire  signed [4:0] agg_result_fu_1171_p59;
wire  signed [4:0] agg_result_fu_1171_p61;
wire  signed [4:0] agg_result_fu_1171_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_11_1_1_x3 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x3_U324(
    .din0(11'd911),
    .din1(11'd318),
    .din2(11'd2017),
    .din3(11'd164),
    .din4(11'd26),
    .din5(11'd170),
    .din6(11'd3),
    .din7(11'd1953),
    .din8(11'd205),
    .din9(11'd1935),
    .din10(11'd1478),
    .din11(11'd1848),
    .din12(11'd1966),
    .din13(11'd1705),
    .din14(11'd94),
    .din15(11'd1864),
    .din16(11'd218),
    .din17(11'd1624),
    .din18(11'd1663),
    .din19(11'd1569),
    .din20(11'd1875),
    .din21(11'd968),
    .din22(11'd1556),
    .din23(11'd1998),
    .din24(11'd1992),
    .din25(11'd1549),
    .din26(11'd731),
    .din27(11'd1945),
    .din28(11'd1785),
    .din29(11'd1637),
    .din30(11'd908),
    .din31(11'd1606),
    .def(agg_result_fu_1171_p65),
    .sel(agg_result_fu_1171_p66),
    .dout(agg_result_fu_1171_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_799_reg_1526 <= and_ln102_799_fu_575_p2;
        and_ln102_799_reg_1526_pp0_iter3_reg <= and_ln102_799_reg_1526;
        and_ln102_800_reg_1497 <= and_ln102_800_fu_524_p2;
        and_ln102_801_reg_1533 <= and_ln102_801_fu_591_p2;
        and_ln102_802_reg_1574 <= and_ln102_802_fu_733_p2;
        and_ln102_803_reg_1545 <= and_ln102_803_fu_605_p2;
        and_ln102_803_reg_1545_pp0_iter3_reg <= and_ln102_803_reg_1545;
        and_ln102_803_reg_1545_pp0_iter4_reg <= and_ln102_803_reg_1545_pp0_iter3_reg;
        and_ln102_803_reg_1545_pp0_iter5_reg <= and_ln102_803_reg_1545_pp0_iter4_reg;
        and_ln102_804_reg_1509 <= and_ln102_804_fu_538_p2;
        and_ln102_805_reg_1515 <= and_ln102_805_fu_548_p2;
        and_ln102_806_reg_1558 <= and_ln102_806_fu_620_p2;
        and_ln102_808_reg_1580 <= and_ln102_808_fu_746_p2;
        and_ln102_809_reg_1601 <= and_ln102_809_fu_862_p2;
        and_ln102_reg_1476 <= and_ln102_fu_508_p2;
        and_ln102_reg_1476_pp0_iter1_reg <= and_ln102_reg_1476;
        and_ln102_reg_1476_pp0_iter2_reg <= and_ln102_reg_1476_pp0_iter1_reg;
        and_ln104_121_reg_1504 <= and_ln104_121_fu_533_p2;
        and_ln104_122_reg_1539 <= and_ln104_122_fu_600_p2;
        and_ln104_122_reg_1539_pp0_iter3_reg <= and_ln104_122_reg_1539;
        and_ln104_123_reg_1596 <= and_ln104_123_fu_847_p2;
        and_ln104_124_reg_1552 <= and_ln104_124_fu_610_p2;
        and_ln104_124_reg_1552_pp0_iter3_reg <= and_ln104_124_reg_1552;
        and_ln104_124_reg_1552_pp0_iter4_reg <= and_ln104_124_reg_1552_pp0_iter3_reg;
        and_ln104_124_reg_1552_pp0_iter5_reg <= and_ln104_124_reg_1552_pp0_iter4_reg;
        and_ln104_124_reg_1552_pp0_iter6_reg <= and_ln104_124_reg_1552_pp0_iter5_reg;
        and_ln104_reg_1491 <= and_ln104_fu_519_p2;
        icmp_ln86_647_reg_1318 <= icmp_ln86_647_fu_334_p2;
        icmp_ln86_647_reg_1318_pp0_iter1_reg <= icmp_ln86_647_reg_1318;
        icmp_ln86_648_reg_1324 <= icmp_ln86_648_fu_340_p2;
        icmp_ln86_648_reg_1324_pp0_iter1_reg <= icmp_ln86_648_reg_1324;
        icmp_ln86_649_reg_1330 <= icmp_ln86_649_fu_346_p2;
        icmp_ln86_650_reg_1336 <= icmp_ln86_650_fu_352_p2;
        icmp_ln86_650_reg_1336_pp0_iter1_reg <= icmp_ln86_650_reg_1336;
        icmp_ln86_651_reg_1342 <= icmp_ln86_651_fu_358_p2;
        icmp_ln86_651_reg_1342_pp0_iter1_reg <= icmp_ln86_651_reg_1342;
        icmp_ln86_651_reg_1342_pp0_iter2_reg <= icmp_ln86_651_reg_1342_pp0_iter1_reg;
        icmp_ln86_651_reg_1342_pp0_iter3_reg <= icmp_ln86_651_reg_1342_pp0_iter2_reg;
        icmp_ln86_652_reg_1348 <= icmp_ln86_652_fu_364_p2;
        icmp_ln86_653_reg_1354 <= icmp_ln86_653_fu_370_p2;
        icmp_ln86_653_reg_1354_pp0_iter1_reg <= icmp_ln86_653_reg_1354;
        icmp_ln86_654_reg_1360 <= icmp_ln86_654_fu_376_p2;
        icmp_ln86_654_reg_1360_pp0_iter1_reg <= icmp_ln86_654_reg_1360;
        icmp_ln86_654_reg_1360_pp0_iter2_reg <= icmp_ln86_654_reg_1360_pp0_iter1_reg;
        icmp_ln86_655_reg_1366 <= icmp_ln86_655_fu_382_p2;
        icmp_ln86_655_reg_1366_pp0_iter1_reg <= icmp_ln86_655_reg_1366;
        icmp_ln86_655_reg_1366_pp0_iter2_reg <= icmp_ln86_655_reg_1366_pp0_iter1_reg;
        icmp_ln86_655_reg_1366_pp0_iter3_reg <= icmp_ln86_655_reg_1366_pp0_iter2_reg;
        icmp_ln86_656_reg_1372 <= icmp_ln86_656_fu_388_p2;
        icmp_ln86_656_reg_1372_pp0_iter1_reg <= icmp_ln86_656_reg_1372;
        icmp_ln86_656_reg_1372_pp0_iter2_reg <= icmp_ln86_656_reg_1372_pp0_iter1_reg;
        icmp_ln86_656_reg_1372_pp0_iter3_reg <= icmp_ln86_656_reg_1372_pp0_iter2_reg;
        icmp_ln86_657_reg_1378 <= icmp_ln86_657_fu_394_p2;
        icmp_ln86_657_reg_1378_pp0_iter1_reg <= icmp_ln86_657_reg_1378;
        icmp_ln86_657_reg_1378_pp0_iter2_reg <= icmp_ln86_657_reg_1378_pp0_iter1_reg;
        icmp_ln86_657_reg_1378_pp0_iter3_reg <= icmp_ln86_657_reg_1378_pp0_iter2_reg;
        icmp_ln86_657_reg_1378_pp0_iter4_reg <= icmp_ln86_657_reg_1378_pp0_iter3_reg;
        icmp_ln86_658_reg_1384 <= icmp_ln86_658_fu_400_p2;
        icmp_ln86_658_reg_1384_pp0_iter1_reg <= icmp_ln86_658_reg_1384;
        icmp_ln86_658_reg_1384_pp0_iter2_reg <= icmp_ln86_658_reg_1384_pp0_iter1_reg;
        icmp_ln86_658_reg_1384_pp0_iter3_reg <= icmp_ln86_658_reg_1384_pp0_iter2_reg;
        icmp_ln86_658_reg_1384_pp0_iter4_reg <= icmp_ln86_658_reg_1384_pp0_iter3_reg;
        icmp_ln86_658_reg_1384_pp0_iter5_reg <= icmp_ln86_658_reg_1384_pp0_iter4_reg;
        icmp_ln86_659_reg_1390 <= icmp_ln86_659_fu_406_p2;
        icmp_ln86_659_reg_1390_pp0_iter1_reg <= icmp_ln86_659_reg_1390;
        icmp_ln86_659_reg_1390_pp0_iter2_reg <= icmp_ln86_659_reg_1390_pp0_iter1_reg;
        icmp_ln86_659_reg_1390_pp0_iter3_reg <= icmp_ln86_659_reg_1390_pp0_iter2_reg;
        icmp_ln86_659_reg_1390_pp0_iter4_reg <= icmp_ln86_659_reg_1390_pp0_iter3_reg;
        icmp_ln86_659_reg_1390_pp0_iter5_reg <= icmp_ln86_659_reg_1390_pp0_iter4_reg;
        icmp_ln86_659_reg_1390_pp0_iter6_reg <= icmp_ln86_659_reg_1390_pp0_iter5_reg;
        icmp_ln86_660_reg_1396 <= icmp_ln86_660_fu_412_p2;
        icmp_ln86_660_reg_1396_pp0_iter1_reg <= icmp_ln86_660_reg_1396;
        icmp_ln86_661_reg_1401 <= icmp_ln86_661_fu_418_p2;
        icmp_ln86_662_reg_1406 <= icmp_ln86_662_fu_424_p2;
        icmp_ln86_662_reg_1406_pp0_iter1_reg <= icmp_ln86_662_reg_1406;
        icmp_ln86_663_reg_1411 <= icmp_ln86_663_fu_430_p2;
        icmp_ln86_663_reg_1411_pp0_iter1_reg <= icmp_ln86_663_reg_1411;
        icmp_ln86_664_reg_1416 <= icmp_ln86_664_fu_436_p2;
        icmp_ln86_664_reg_1416_pp0_iter1_reg <= icmp_ln86_664_reg_1416;
        icmp_ln86_664_reg_1416_pp0_iter2_reg <= icmp_ln86_664_reg_1416_pp0_iter1_reg;
        icmp_ln86_665_reg_1421 <= icmp_ln86_665_fu_442_p2;
        icmp_ln86_665_reg_1421_pp0_iter1_reg <= icmp_ln86_665_reg_1421;
        icmp_ln86_665_reg_1421_pp0_iter2_reg <= icmp_ln86_665_reg_1421_pp0_iter1_reg;
        icmp_ln86_666_reg_1426 <= icmp_ln86_666_fu_448_p2;
        icmp_ln86_666_reg_1426_pp0_iter1_reg <= icmp_ln86_666_reg_1426;
        icmp_ln86_666_reg_1426_pp0_iter2_reg <= icmp_ln86_666_reg_1426_pp0_iter1_reg;
        icmp_ln86_667_reg_1431 <= icmp_ln86_667_fu_454_p2;
        icmp_ln86_667_reg_1431_pp0_iter1_reg <= icmp_ln86_667_reg_1431;
        icmp_ln86_667_reg_1431_pp0_iter2_reg <= icmp_ln86_667_reg_1431_pp0_iter1_reg;
        icmp_ln86_667_reg_1431_pp0_iter3_reg <= icmp_ln86_667_reg_1431_pp0_iter2_reg;
        icmp_ln86_668_reg_1436 <= icmp_ln86_668_fu_460_p2;
        icmp_ln86_668_reg_1436_pp0_iter1_reg <= icmp_ln86_668_reg_1436;
        icmp_ln86_668_reg_1436_pp0_iter2_reg <= icmp_ln86_668_reg_1436_pp0_iter1_reg;
        icmp_ln86_668_reg_1436_pp0_iter3_reg <= icmp_ln86_668_reg_1436_pp0_iter2_reg;
        icmp_ln86_669_reg_1441 <= icmp_ln86_669_fu_466_p2;
        icmp_ln86_669_reg_1441_pp0_iter1_reg <= icmp_ln86_669_reg_1441;
        icmp_ln86_669_reg_1441_pp0_iter2_reg <= icmp_ln86_669_reg_1441_pp0_iter1_reg;
        icmp_ln86_669_reg_1441_pp0_iter3_reg <= icmp_ln86_669_reg_1441_pp0_iter2_reg;
        icmp_ln86_670_reg_1446 <= icmp_ln86_670_fu_472_p2;
        icmp_ln86_670_reg_1446_pp0_iter1_reg <= icmp_ln86_670_reg_1446;
        icmp_ln86_670_reg_1446_pp0_iter2_reg <= icmp_ln86_670_reg_1446_pp0_iter1_reg;
        icmp_ln86_670_reg_1446_pp0_iter3_reg <= icmp_ln86_670_reg_1446_pp0_iter2_reg;
        icmp_ln86_670_reg_1446_pp0_iter4_reg <= icmp_ln86_670_reg_1446_pp0_iter3_reg;
        icmp_ln86_671_reg_1451 <= icmp_ln86_671_fu_478_p2;
        icmp_ln86_671_reg_1451_pp0_iter1_reg <= icmp_ln86_671_reg_1451;
        icmp_ln86_671_reg_1451_pp0_iter2_reg <= icmp_ln86_671_reg_1451_pp0_iter1_reg;
        icmp_ln86_671_reg_1451_pp0_iter3_reg <= icmp_ln86_671_reg_1451_pp0_iter2_reg;
        icmp_ln86_671_reg_1451_pp0_iter4_reg <= icmp_ln86_671_reg_1451_pp0_iter3_reg;
        icmp_ln86_672_reg_1456 <= icmp_ln86_672_fu_484_p2;
        icmp_ln86_672_reg_1456_pp0_iter1_reg <= icmp_ln86_672_reg_1456;
        icmp_ln86_672_reg_1456_pp0_iter2_reg <= icmp_ln86_672_reg_1456_pp0_iter1_reg;
        icmp_ln86_672_reg_1456_pp0_iter3_reg <= icmp_ln86_672_reg_1456_pp0_iter2_reg;
        icmp_ln86_672_reg_1456_pp0_iter4_reg <= icmp_ln86_672_reg_1456_pp0_iter3_reg;
        icmp_ln86_673_reg_1461 <= icmp_ln86_673_fu_490_p2;
        icmp_ln86_673_reg_1461_pp0_iter1_reg <= icmp_ln86_673_reg_1461;
        icmp_ln86_673_reg_1461_pp0_iter2_reg <= icmp_ln86_673_reg_1461_pp0_iter1_reg;
        icmp_ln86_673_reg_1461_pp0_iter3_reg <= icmp_ln86_673_reg_1461_pp0_iter2_reg;
        icmp_ln86_673_reg_1461_pp0_iter4_reg <= icmp_ln86_673_reg_1461_pp0_iter3_reg;
        icmp_ln86_673_reg_1461_pp0_iter5_reg <= icmp_ln86_673_reg_1461_pp0_iter4_reg;
        icmp_ln86_674_reg_1466 <= icmp_ln86_674_fu_496_p2;
        icmp_ln86_674_reg_1466_pp0_iter1_reg <= icmp_ln86_674_reg_1466;
        icmp_ln86_674_reg_1466_pp0_iter2_reg <= icmp_ln86_674_reg_1466_pp0_iter1_reg;
        icmp_ln86_674_reg_1466_pp0_iter3_reg <= icmp_ln86_674_reg_1466_pp0_iter2_reg;
        icmp_ln86_674_reg_1466_pp0_iter4_reg <= icmp_ln86_674_reg_1466_pp0_iter3_reg;
        icmp_ln86_674_reg_1466_pp0_iter5_reg <= icmp_ln86_674_reg_1466_pp0_iter4_reg;
        icmp_ln86_675_reg_1471 <= icmp_ln86_675_fu_502_p2;
        icmp_ln86_675_reg_1471_pp0_iter1_reg <= icmp_ln86_675_reg_1471;
        icmp_ln86_675_reg_1471_pp0_iter2_reg <= icmp_ln86_675_reg_1471_pp0_iter1_reg;
        icmp_ln86_675_reg_1471_pp0_iter3_reg <= icmp_ln86_675_reg_1471_pp0_iter2_reg;
        icmp_ln86_675_reg_1471_pp0_iter4_reg <= icmp_ln86_675_reg_1471_pp0_iter3_reg;
        icmp_ln86_675_reg_1471_pp0_iter5_reg <= icmp_ln86_675_reg_1471_pp0_iter4_reg;
        icmp_ln86_675_reg_1471_pp0_iter6_reg <= icmp_ln86_675_reg_1471_pp0_iter5_reg;
        icmp_ln86_reg_1307 <= icmp_ln86_fu_328_p2;
        icmp_ln86_reg_1307_pp0_iter1_reg <= icmp_ln86_reg_1307;
        icmp_ln86_reg_1307_pp0_iter2_reg <= icmp_ln86_reg_1307_pp0_iter1_reg;
        icmp_ln86_reg_1307_pp0_iter3_reg <= icmp_ln86_reg_1307_pp0_iter2_reg;
        or_ln117_581_reg_1568 <= or_ln117_581_fu_728_p2;
        or_ln117_585_reg_1586 <= or_ln117_585_fu_820_p2;
        or_ln117_590_reg_1606 <= or_ln117_590_fu_945_p2;
        or_ln117_592_reg_1616 <= or_ln117_592_fu_965_p2;
        or_ln117_594_reg_1622 <= or_ln117_594_fu_971_p2;
        or_ln117_594_reg_1622_pp0_iter5_reg <= or_ln117_594_reg_1622;
        or_ln117_596_reg_1630 <= or_ln117_596_fu_1047_p2;
        or_ln117_600_reg_1640 <= or_ln117_600_fu_1122_p2;
        or_ln117_reg_1521 <= or_ln117_fu_564_p2;
        select_ln117_636_reg_1563 <= select_ln117_636_fu_721_p3;
        select_ln117_642_reg_1591 <= select_ln117_642_fu_834_p3;
        select_ln117_648_reg_1611 <= select_ln117_648_fu_957_p3;
        select_ln117_654_reg_1635 <= select_ln117_654_fu_1060_p3;
        select_ln117_658_reg_1645 <= select_ln117_658_fu_1136_p3;
        xor_ln104_306_reg_1486 <= xor_ln104_306_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_11_val_int_reg <= x_11_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_3_val_int_reg <= x_3_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign agg_result_fu_1171_p65 = 'bx;

assign agg_result_fu_1171_p66 = ((or_ln117_601_fu_1159_p2[0:0] == 1'b1) ? select_ln117_658_reg_1645 : 5'd31);

assign and_ln102_799_fu_575_p2 = (xor_ln104_fu_570_p2 & icmp_ln86_648_reg_1324_pp0_iter1_reg);

assign and_ln102_800_fu_524_p2 = (icmp_ln86_649_reg_1330 & and_ln102_reg_1476);

assign and_ln102_801_fu_591_p2 = (icmp_ln86_650_reg_1336_pp0_iter1_reg & and_ln104_reg_1491);

assign and_ln102_802_fu_733_p2 = (icmp_ln86_651_reg_1342_pp0_iter2_reg & and_ln102_799_reg_1526);

assign and_ln102_803_fu_605_p2 = (icmp_ln86_647_reg_1318_pp0_iter1_reg & and_ln104_120_fu_585_p2);

assign and_ln102_804_fu_538_p2 = (icmp_ln86_652_reg_1348 & and_ln102_800_fu_524_p2);

assign and_ln102_805_fu_548_p2 = (icmp_ln86_653_reg_1354 & and_ln104_121_fu_533_p2);

assign and_ln102_806_fu_620_p2 = (icmp_ln86_654_reg_1360_pp0_iter1_reg & and_ln102_801_fu_591_p2);

assign and_ln102_807_fu_742_p2 = (icmp_ln86_655_reg_1366_pp0_iter2_reg & and_ln104_122_reg_1539);

assign and_ln102_808_fu_746_p2 = (icmp_ln86_656_reg_1372_pp0_iter2_reg & and_ln102_802_fu_733_p2);

assign and_ln102_809_fu_862_p2 = (icmp_ln86_657_reg_1378_pp0_iter3_reg & and_ln104_123_fu_847_p2);

assign and_ln102_810_fu_980_p2 = (icmp_ln86_658_reg_1384_pp0_iter4_reg & and_ln102_803_reg_1545_pp0_iter4_reg);

assign and_ln102_811_fu_1073_p2 = (icmp_ln86_659_reg_1390_pp0_iter5_reg & and_ln104_124_reg_1552_pp0_iter5_reg);

assign and_ln102_812_fu_625_p2 = (icmp_ln86_660_reg_1396_pp0_iter1_reg & and_ln102_804_reg_1509);

assign and_ln102_813_fu_553_p2 = (xor_ln104_311_fu_543_p2 & icmp_ln86_661_reg_1401);

assign and_ln102_814_fu_558_p2 = (and_ln102_813_fu_553_p2 & and_ln102_800_fu_524_p2);

assign and_ln102_815_fu_629_p2 = (icmp_ln86_662_reg_1406_pp0_iter1_reg & and_ln102_805_reg_1515);

assign and_ln102_816_fu_633_p2 = (xor_ln104_312_fu_615_p2 & icmp_ln86_663_reg_1411_pp0_iter1_reg);

assign and_ln102_817_fu_638_p2 = (and_ln104_121_reg_1504 & and_ln102_816_fu_633_p2);

assign and_ln102_818_fu_751_p2 = (icmp_ln86_664_reg_1416_pp0_iter2_reg & and_ln102_806_reg_1558);

assign and_ln102_819_fu_755_p2 = (xor_ln104_313_fu_737_p2 & icmp_ln86_665_reg_1421_pp0_iter2_reg);

assign and_ln102_820_fu_760_p2 = (and_ln102_819_fu_755_p2 & and_ln102_801_reg_1533);

assign and_ln102_821_fu_765_p2 = (icmp_ln86_666_reg_1426_pp0_iter2_reg & and_ln102_807_fu_742_p2);

assign and_ln102_822_fu_867_p2 = (xor_ln104_314_fu_852_p2 & icmp_ln86_667_reg_1431_pp0_iter3_reg);

assign and_ln102_823_fu_872_p2 = (and_ln104_122_reg_1539_pp0_iter3_reg & and_ln102_822_fu_867_p2);

assign and_ln102_824_fu_877_p2 = (icmp_ln86_668_reg_1436_pp0_iter3_reg & and_ln102_808_reg_1580);

assign and_ln102_825_fu_881_p2 = (xor_ln104_315_fu_857_p2 & icmp_ln86_669_reg_1441_pp0_iter3_reg);

assign and_ln102_826_fu_886_p2 = (and_ln102_825_fu_881_p2 & and_ln102_802_reg_1574);

assign and_ln102_827_fu_984_p2 = (icmp_ln86_670_reg_1446_pp0_iter4_reg & and_ln102_809_reg_1601);

assign and_ln102_828_fu_988_p2 = (xor_ln104_316_fu_975_p2 & icmp_ln86_671_reg_1451_pp0_iter4_reg);

assign and_ln102_829_fu_993_p2 = (and_ln104_123_reg_1596 & and_ln102_828_fu_988_p2);

assign and_ln102_830_fu_998_p2 = (icmp_ln86_672_reg_1456_pp0_iter4_reg & and_ln102_810_fu_980_p2);

assign and_ln102_831_fu_1077_p2 = (xor_ln104_317_fu_1068_p2 & icmp_ln86_673_reg_1461_pp0_iter5_reg);

assign and_ln102_832_fu_1082_p2 = (and_ln102_831_fu_1077_p2 & and_ln102_803_reg_1545_pp0_iter5_reg);

assign and_ln102_833_fu_1087_p2 = (icmp_ln86_674_reg_1466_pp0_iter5_reg & and_ln102_811_fu_1073_p2);

assign and_ln102_834_fu_1149_p2 = (xor_ln104_318_fu_1144_p2 & icmp_ln86_675_reg_1471_pp0_iter6_reg);

assign and_ln102_835_fu_1154_p2 = (and_ln104_124_reg_1552_pp0_iter6_reg & and_ln102_834_fu_1149_p2);

assign and_ln102_fu_508_p2 = (icmp_ln86_fu_328_p2 & icmp_ln86_647_fu_334_p2);

assign and_ln104_120_fu_585_p2 = (xor_ln104_fu_570_p2 & xor_ln104_307_fu_580_p2);

assign and_ln104_121_fu_533_p2 = (xor_ln104_308_fu_528_p2 & and_ln102_reg_1476);

assign and_ln104_122_fu_600_p2 = (xor_ln104_309_fu_595_p2 & and_ln104_reg_1491);

assign and_ln104_123_fu_847_p2 = (xor_ln104_310_fu_842_p2 & and_ln102_799_reg_1526_pp0_iter3_reg);

assign and_ln104_124_fu_610_p2 = (xor_ln104_306_reg_1486 & and_ln104_120_fu_585_p2);

assign and_ln104_fu_519_p2 = (xor_ln104_306_fu_514_p2 & icmp_ln86_reg_1307);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1171_p67;

assign icmp_ln86_647_fu_334_p2 = (($signed(x_15_val_int_reg) < $signed(18'd501)) ? 1'b1 : 1'b0);

assign icmp_ln86_648_fu_340_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261806)) ? 1'b1 : 1'b0);

assign icmp_ln86_649_fu_346_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261604)) ? 1'b1 : 1'b0);

assign icmp_ln86_650_fu_352_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261972)) ? 1'b1 : 1'b0);

assign icmp_ln86_651_fu_358_p2 = (($signed(x_14_val_int_reg) < $signed(18'd2293)) ? 1'b1 : 1'b0);

assign icmp_ln86_652_fu_364_p2 = (($signed(x_1_val_int_reg) < $signed(18'd571)) ? 1'b1 : 1'b0);

assign icmp_ln86_653_fu_370_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261464)) ? 1'b1 : 1'b0);

assign icmp_ln86_654_fu_376_p2 = (($signed(x_14_val_int_reg) < $signed(18'd84)) ? 1'b1 : 1'b0);

assign icmp_ln86_655_fu_382_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261630)) ? 1'b1 : 1'b0);

assign icmp_ln86_656_fu_388_p2 = (($signed(x_14_val_int_reg) < $signed(18'd321)) ? 1'b1 : 1'b0);

assign icmp_ln86_657_fu_394_p2 = (($signed(x_3_val_int_reg) < $signed(18'd2576)) ? 1'b1 : 1'b0);

assign icmp_ln86_658_fu_400_p2 = (($signed(x_14_val_int_reg) < $signed(18'd550)) ? 1'b1 : 1'b0);

assign icmp_ln86_659_fu_406_p2 = (($signed(x_14_val_int_reg) < $signed(18'd3540)) ? 1'b1 : 1'b0);

assign icmp_ln86_660_fu_412_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261410)) ? 1'b1 : 1'b0);

assign icmp_ln86_661_fu_418_p2 = (($signed(x_14_val_int_reg) < $signed(18'd149)) ? 1'b1 : 1'b0);

assign icmp_ln86_662_fu_424_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262035)) ? 1'b1 : 1'b0);

assign icmp_ln86_663_fu_430_p2 = (($signed(x_0_val_int_reg) < $signed(18'd899)) ? 1'b1 : 1'b0);

assign icmp_ln86_664_fu_436_p2 = (($signed(x_6_val_int_reg) < $signed(18'd261703)) ? 1'b1 : 1'b0);

assign icmp_ln86_665_fu_442_p2 = (($signed(x_9_val_int_reg) < $signed(18'd261573)) ? 1'b1 : 1'b0);

assign icmp_ln86_666_fu_448_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261796)) ? 1'b1 : 1'b0);

assign icmp_ln86_667_fu_454_p2 = (($signed(x_14_val_int_reg) < $signed(18'd309)) ? 1'b1 : 1'b0);

assign icmp_ln86_668_fu_460_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261887)) ? 1'b1 : 1'b0);

assign icmp_ln86_669_fu_466_p2 = (($signed(x_1_val_int_reg) < $signed(18'd412)) ? 1'b1 : 1'b0);

assign icmp_ln86_670_fu_472_p2 = (($signed(x_11_val_int_reg) < $signed(18'd262123)) ? 1'b1 : 1'b0);

assign icmp_ln86_671_fu_478_p2 = (($signed(x_14_val_int_reg) < $signed(18'd2827)) ? 1'b1 : 1'b0);

assign icmp_ln86_672_fu_484_p2 = (($signed(x_3_val_int_reg) < $signed(18'd293)) ? 1'b1 : 1'b0);

assign icmp_ln86_673_fu_490_p2 = (($signed(x_3_val_int_reg) < $signed(18'd410)) ? 1'b1 : 1'b0);

assign icmp_ln86_674_fu_496_p2 = (($signed(x_15_val_int_reg) < $signed(18'd1682)) ? 1'b1 : 1'b0);

assign icmp_ln86_675_fu_502_p2 = (($signed(x_5_val_int_reg) < $signed(18'd3215)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_328_p2 = (($signed(tmp_fu_318_p4) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign or_ln117_577_fu_671_p2 = (and_ln102_815_fu_629_p2 | and_ln102_800_reg_1497);

assign or_ln117_578_fu_683_p2 = (and_ln102_805_reg_1515 | and_ln102_800_reg_1497);

assign or_ln117_579_fu_695_p2 = (or_ln117_578_fu_683_p2 | and_ln102_817_fu_638_p2);

assign or_ln117_580_fu_770_p2 = (and_ln102_reg_1476_pp0_iter2_reg | and_ln102_818_fu_751_p2);

assign or_ln117_581_fu_728_p2 = (and_ln102_reg_1476_pp0_iter1_reg | and_ln102_806_fu_620_p2);

assign or_ln117_582_fu_782_p2 = (or_ln117_581_reg_1568 | and_ln102_820_fu_760_p2);

assign or_ln117_583_fu_794_p2 = (and_ln102_reg_1476_pp0_iter2_reg | and_ln102_801_reg_1533);

assign or_ln117_584_fu_806_p2 = (or_ln117_583_fu_794_p2 | and_ln102_821_fu_765_p2);

assign or_ln117_585_fu_820_p2 = (or_ln117_583_fu_794_p2 | and_ln102_807_fu_742_p2);

assign or_ln117_586_fu_891_p2 = (or_ln117_585_reg_1586 | and_ln102_823_fu_872_p2);

assign or_ln117_587_fu_907_p2 = (icmp_ln86_reg_1307_pp0_iter3_reg | and_ln102_824_fu_877_p2);

assign or_ln117_588_fu_919_p2 = (icmp_ln86_reg_1307_pp0_iter3_reg | and_ln102_808_reg_1580);

assign or_ln117_589_fu_931_p2 = (or_ln117_588_fu_919_p2 | and_ln102_826_fu_886_p2);

assign or_ln117_590_fu_945_p2 = (icmp_ln86_reg_1307_pp0_iter3_reg | and_ln102_802_reg_1574);

assign or_ln117_591_fu_1003_p2 = (or_ln117_590_reg_1606 | and_ln102_827_fu_984_p2);

assign or_ln117_592_fu_965_p2 = (or_ln117_590_fu_945_p2 | and_ln102_809_fu_862_p2);

assign or_ln117_593_fu_1015_p2 = (or_ln117_592_reg_1616 | and_ln102_829_fu_993_p2);

assign or_ln117_594_fu_971_p2 = (icmp_ln86_reg_1307_pp0_iter3_reg | and_ln102_799_reg_1526_pp0_iter3_reg);

assign or_ln117_595_fu_1035_p2 = (or_ln117_594_reg_1622 | and_ln102_830_fu_998_p2);

assign or_ln117_596_fu_1047_p2 = (or_ln117_594_reg_1622 | and_ln102_810_fu_980_p2);

assign or_ln117_597_fu_1092_p2 = (or_ln117_596_reg_1630 | and_ln102_832_fu_1082_p2);

assign or_ln117_598_fu_1097_p2 = (or_ln117_594_reg_1622_pp0_iter5_reg | and_ln102_803_reg_1545_pp0_iter5_reg);

assign or_ln117_599_fu_1108_p2 = (or_ln117_598_fu_1097_p2 | and_ln102_833_fu_1087_p2);

assign or_ln117_600_fu_1122_p2 = (or_ln117_598_fu_1097_p2 | and_ln102_811_fu_1073_p2);

assign or_ln117_601_fu_1159_p2 = (or_ln117_600_reg_1640 | and_ln102_835_fu_1154_p2);

assign or_ln117_fu_564_p2 = (and_ln102_814_fu_558_p2 | and_ln102_804_fu_538_p2);

assign select_ln117_631_fu_660_p3 = ((or_ln117_reg_1521[0:0] == 1'b1) ? select_ln117_fu_653_p3 : 2'd3);

assign select_ln117_632_fu_676_p3 = ((and_ln102_800_reg_1497[0:0] == 1'b1) ? zext_ln117_67_fu_667_p1 : 3'd4);

assign select_ln117_633_fu_687_p3 = ((or_ln117_577_fu_671_p2[0:0] == 1'b1) ? select_ln117_632_fu_676_p3 : 3'd5);

assign select_ln117_634_fu_701_p3 = ((or_ln117_578_fu_683_p2[0:0] == 1'b1) ? select_ln117_633_fu_687_p3 : 3'd6);

assign select_ln117_635_fu_709_p3 = ((or_ln117_579_fu_695_p2[0:0] == 1'b1) ? select_ln117_634_fu_701_p3 : 3'd7);

assign select_ln117_636_fu_721_p3 = ((and_ln102_reg_1476_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_68_fu_717_p1 : 4'd8);

assign select_ln117_637_fu_775_p3 = ((or_ln117_580_fu_770_p2[0:0] == 1'b1) ? select_ln117_636_reg_1563 : 4'd9);

assign select_ln117_638_fu_787_p3 = ((or_ln117_581_reg_1568[0:0] == 1'b1) ? select_ln117_637_fu_775_p3 : 4'd10);

assign select_ln117_639_fu_798_p3 = ((or_ln117_582_fu_782_p2[0:0] == 1'b1) ? select_ln117_638_fu_787_p3 : 4'd11);

assign select_ln117_640_fu_812_p3 = ((or_ln117_583_fu_794_p2[0:0] == 1'b1) ? select_ln117_639_fu_798_p3 : 4'd12);

assign select_ln117_641_fu_826_p3 = ((or_ln117_584_fu_806_p2[0:0] == 1'b1) ? select_ln117_640_fu_812_p3 : 4'd13);

assign select_ln117_642_fu_834_p3 = ((or_ln117_585_fu_820_p2[0:0] == 1'b1) ? select_ln117_641_fu_826_p3 : 4'd14);

assign select_ln117_643_fu_896_p3 = ((or_ln117_586_fu_891_p2[0:0] == 1'b1) ? select_ln117_642_reg_1591 : 4'd15);

assign select_ln117_644_fu_912_p3 = ((icmp_ln86_reg_1307_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_69_fu_903_p1 : 5'd16);

assign select_ln117_645_fu_923_p3 = ((or_ln117_587_fu_907_p2[0:0] == 1'b1) ? select_ln117_644_fu_912_p3 : 5'd17);

assign select_ln117_646_fu_937_p3 = ((or_ln117_588_fu_919_p2[0:0] == 1'b1) ? select_ln117_645_fu_923_p3 : 5'd18);

assign select_ln117_647_fu_949_p3 = ((or_ln117_589_fu_931_p2[0:0] == 1'b1) ? select_ln117_646_fu_937_p3 : 5'd19);

assign select_ln117_648_fu_957_p3 = ((or_ln117_590_fu_945_p2[0:0] == 1'b1) ? select_ln117_647_fu_949_p3 : 5'd20);

assign select_ln117_649_fu_1008_p3 = ((or_ln117_591_fu_1003_p2[0:0] == 1'b1) ? select_ln117_648_reg_1611 : 5'd21);

assign select_ln117_650_fu_1020_p3 = ((or_ln117_592_reg_1616[0:0] == 1'b1) ? select_ln117_649_fu_1008_p3 : 5'd22);

assign select_ln117_651_fu_1027_p3 = ((or_ln117_593_fu_1015_p2[0:0] == 1'b1) ? select_ln117_650_fu_1020_p3 : 5'd23);

assign select_ln117_652_fu_1040_p3 = ((or_ln117_594_reg_1622[0:0] == 1'b1) ? select_ln117_651_fu_1027_p3 : 5'd24);

assign select_ln117_653_fu_1052_p3 = ((or_ln117_595_fu_1035_p2[0:0] == 1'b1) ? select_ln117_652_fu_1040_p3 : 5'd25);

assign select_ln117_654_fu_1060_p3 = ((or_ln117_596_fu_1047_p2[0:0] == 1'b1) ? select_ln117_653_fu_1052_p3 : 5'd26);

assign select_ln117_655_fu_1101_p3 = ((or_ln117_597_fu_1092_p2[0:0] == 1'b1) ? select_ln117_654_reg_1635 : 5'd27);

assign select_ln117_656_fu_1114_p3 = ((or_ln117_598_fu_1097_p2[0:0] == 1'b1) ? select_ln117_655_fu_1101_p3 : 5'd28);

assign select_ln117_657_fu_1128_p3 = ((or_ln117_599_fu_1108_p2[0:0] == 1'b1) ? select_ln117_656_fu_1114_p3 : 5'd29);

assign select_ln117_658_fu_1136_p3 = ((or_ln117_600_fu_1122_p2[0:0] == 1'b1) ? select_ln117_657_fu_1128_p3 : 5'd30);

assign select_ln117_fu_653_p3 = ((and_ln102_804_reg_1509[0:0] == 1'b1) ? zext_ln117_fu_649_p1 : 2'd2);

assign tmp_fu_318_p4 = {{x_3_val_int_reg[17:8]}};

assign xor_ln104_306_fu_514_p2 = (icmp_ln86_647_reg_1318 ^ 1'd1);

assign xor_ln104_307_fu_580_p2 = (icmp_ln86_648_reg_1324_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_308_fu_528_p2 = (icmp_ln86_649_reg_1330 ^ 1'd1);

assign xor_ln104_309_fu_595_p2 = (icmp_ln86_650_reg_1336_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_310_fu_842_p2 = (icmp_ln86_651_reg_1342_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_311_fu_543_p2 = (icmp_ln86_652_reg_1348 ^ 1'd1);

assign xor_ln104_312_fu_615_p2 = (icmp_ln86_653_reg_1354_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_313_fu_737_p2 = (icmp_ln86_654_reg_1360_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_314_fu_852_p2 = (icmp_ln86_655_reg_1366_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_315_fu_857_p2 = (icmp_ln86_656_reg_1372_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_316_fu_975_p2 = (icmp_ln86_657_reg_1378_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_317_fu_1068_p2 = (icmp_ln86_658_reg_1384_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_318_fu_1144_p2 = (icmp_ln86_659_reg_1390_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_570_p2 = (icmp_ln86_reg_1307_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_643_p2 = (1'd1 ^ and_ln102_812_fu_625_p2);

assign zext_ln117_67_fu_667_p1 = select_ln117_631_fu_660_p3;

assign zext_ln117_68_fu_717_p1 = select_ln117_635_fu_709_p3;

assign zext_ln117_69_fu_903_p1 = select_ln117_643_fu_896_p3;

assign zext_ln117_fu_649_p1 = xor_ln117_fu_643_p2;

endmodule //my_prj_decision_function_77
