// Seed: 1579326378
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wand id_3,
    input wand id_4
);
  assign id_6 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    inout logic id_5,
    output tri0 id_6,
    input uwire id_7,
    input wire id_8,
    input wor id_9,
    input wire id_10,
    input tri1 id_11,
    input supply0 id_12,
    input wand id_13,
    output wand id_14
);
  wire id_16;
  module_0(
      id_9, id_10, id_10, id_10, id_13
  );
  always begin
    id_5 <= 1;
  end
endmodule
