// Seed: 2499606248
module module_0 (
    input id_0,
    output reg id_1,
    input reg id_2
);
  reg id_3;
  initial begin
    if (1 - id_3) begin
      id_1 <= id_3;
      id_3 <= 1;
      id_1 <= id_2;
    end
  end
endmodule
