Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul 30 16:38:27 2025
| Host         : Vivobook running 64-bit major release  (build 9200)
| Command      : report_methodology -file pwm_generator_methodology_drc_routed.rpt -pb pwm_generator_methodology_drc_routed.pb -rpx pwm_generator_methodology_drc_routed.rpx
| Design       : pwm_generator
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 10
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 10     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on duty_cycle[0] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on duty_cycle[1] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on duty_cycle[2] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on duty_cycle[3] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on duty_cycle[4] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on duty_cycle[5] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on duty_cycle[6] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on duty_cycle[7] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on pwm_out relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>


