$date
	Sun Oct 23 02:26:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#311258
b111 &
b111 %
1$
b111 !
1"
#311259
0"
#311262
b10110 &
b10110 %
#311266
b1011 &
b1011 %
#311270
b100010 &
b100010 %
#311274
b10001 &
b10001 %
#311278
b110100 &
b110100 %
#311282
b11010 &
b11010 %
#311286
b1101 &
b1101 %
#311290
b101000 &
b101000 %
#311294
b10100 &
b10100 %
#311298
b1010 &
b1010 %
#311302
b101 &
b101 %
#311306
b10000 &
b10000 %
#311310
b1000 &
b1000 %
#311314
b100 &
b100 %
#311318
b10 &
b10 %
#311322
b1 &
b1 %
1#
#311326
b0 &
0#
b0 %
0$
#1274100
b100 !
1"
#1274102
b100 &
b100 %
1$
#1274103
0"
#1274106
b10 &
b10 %
#1274110
b1 &
1#
b1 %
#1274114
b0 &
b0 %
0#
0$
#2320941
b10100 !
1"
#2320942
b10100 &
b10100 %
1$
#2320943
0"
#2320946
b1010 &
b1010 %
#2320950
b101 &
b101 %
#2320954
b10000 &
b10000 %
#2320958
b1000 &
b1000 %
#2320962
b100 &
b100 %
#2320966
b10 &
b10 %
#2320970
b1 &
b1 %
1#
#2320974
b0 &
0#
b0 %
0$
#4500012
