I 000053 55 624           1557523267715 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557523267716 2019.05.10 18:21:07)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1b151d1c404d4c0c1e490e411e1d1a1e4d1d4f1d12)
	(_ent
		(_time 1557523267712)
	)
	(_comp
		(mips
			(_object
			)
		)
		(testbench_mips
			(_object
			)
		)
	)
	(_inst mips_01 0 45(_comp mips)
		(_use(_implicit)
		)
	)
	(_inst testbench_mips_01 0 47(_comp testbench_mips)
		(_use(_implicit)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 296           1557523267727 testbench_mips
(_unit VHDL(testbench_mips 0 27(testbench_mips 0 32))
	(_version vde)
	(_time 1557523267732 2019.05.10 18:21:07)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2b252a2f7c7d7c3c2f2539717f2d7e2d282d232e7d)
	(_ent
		(_time 1557523267725)
	)
	(_use(std(standard)))
)
I 000045 55 754           1557523267742 mips
(_unit VHDL(mips 0 27(mips 0 33))
	(_version vde)
	(_time 1557523267743 2019.05.10 18:21:07)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 2b247a2f707d7f3c2a2d6f71732c2b2c282d7f2d22)
	(_ent
		(_time 1557523267739)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int PCSrc -1 0 39(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 47(_comp instruction_fetch)
		(_port
			((PCSrc)(PCSrc))
		)
		(_use(_implicit)
			(_port
				((PCSrc)(PCSrc))
			)
		)
	)
	(_object
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 638           1557523267975 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557523267976 2019.05.10 18:21:07)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 151b1012194342021047004f10131410431341131c)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
			)
		)
		(testbench_mips
			(_object
			)
		)
	)
	(_inst mips_01 0 45(_comp mips)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 47(_comp testbench_mips)
		(_use(_ent . testbench_mips)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 804           1557523716930 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557523716931 2019.05.10 18:28:36)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code cececc9a9e9892d89bcadb9597c89ac9cbc9c6c89a)
	(_ent
		(_time 1557523716928)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557602156053 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557602156054 2019.05.11 16:15:56)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 8fda8681ddd8df998b8c9dd5df898b898b898a888d)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000046 55 908           1557602161166 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557602161167 2019.05.11 16:16:01)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 84d6d68a84d3d492808796ded48280828082818386)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000045 55 1088          1557602335325 mips
(_unit VHDL(mips 0 27(mips 0 34))
	(_version vde)
	(_time 1557602335326 2019.05.11 16:18:55)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code d0de8082d98684c7d1d5948a88d7d0d7d3d684d6d9)
	(_ent
		(_time 1557602335323)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int PCSrc -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 41(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 49(_comp instruction_fetch)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 703           1557602672885 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557602672886 2019.05.11 16:24:32)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 6b3d396b3a3d3f7d69697b31396c6b6d686c6b6d68)
	(_ent
		(_time 1557602672883)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000044 55 804           1557602678150 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557602678151 2019.05.11 16:24:38)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code fca8feadaaaaa0eaa9f8e9a7a5faa8fbf9fbf4faa8)
	(_ent
		(_time 1557523716927)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000045 55 1294          1557602713960 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557602713961 2019.05.11 16:25:13)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e1e3e7b2e9b7b5f6e0e1a5bbb9e6e1e6e2e7b5e7e8)
	(_ent
		(_time 1557602713958)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 638           1557602723746 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557602723747 2019.05.11 16:25:23)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 16161711194041011344034c13101713401042101f)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
			)
		)
		(testbench_mips
			(_object
			)
		)
	)
	(_inst mips_01 0 45(_comp mips)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 47(_comp testbench_mips)
		(_use(_ent . testbench_mips)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 296           1557602723753 testbench_mips
(_unit VHDL(testbench_mips 0 27(testbench_mips 0 32))
	(_version vde)
	(_time 1557602723754 2019.05.11 16:25:23)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 16161011154041011218044c4210431015101e1340)
	(_ent
		(_time 1557523267724)
	)
	(_use(std(standard)))
)
I 000045 55 1294          1557602723760 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557602723761 2019.05.11 16:25:23)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 26277022297072312726627c7e212621252072202f)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000058 55 3256          1557602723769 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 34))
	(_version vde)
	(_time 1557602723770 2019.05.11 16:25:23)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 35343e30656362223437276e6133363231333c3363)
	(_ent
		(_time 1557602723766)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 52(_ent (_in))))
				(_port(_int PCSrc -1 0 53(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 54(_ent (_in))))
				(_port(_int next_instruction_address 3 0 55(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 56(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 62(_ent (_in))))
				(_port(_int address_bus 4 0 63(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 47(_ent (_in))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 40(_ent (_in))))
				(_port(_int address_bus 1 0 41(_ent (_in))))
				(_port(_int next_instruction_address 1 0 42(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address)(next_instruction_address))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address)(next_instruction_address))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 86(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 93(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
		)
		(_use(_implicit)
			(_port
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U4 0 98(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 69(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 70(_arch(_uni))))
		(_sig(_int next_instruction_address 5 0 71(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 804           1557602723779 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557602723780 2019.05.11 16:25:23)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 35346331356369236031206e6c33613230323d3361)
	(_ent
		(_time 1557523716927)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557602723806 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557602723807 2019.05.11 16:25:23)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 55545656540205435156470f055351535153505257)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000043 55 703           1557602723822 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557602723823 2019.05.11 16:25:23)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 64646664633230726666743e366364626763646267)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000058 55 3256          1557602723942 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 34))
	(_version vde)
	(_time 1557602723943 2019.05.11 16:25:23)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e1e0eab2b5b7b6f6e0e3f3bab5e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1557602723765)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 52(_ent (_in))))
				(_port(_int PCSrc -1 0 53(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 54(_ent (_in))))
				(_port(_int next_instruction_address 3 0 55(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 56(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 62(_ent (_in))))
				(_port(_int address_bus 4 0 63(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 47(_ent (_in))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 40(_ent (_in))))
				(_port(_int address_bus 1 0 41(_ent (_in))))
				(_port(_int next_instruction_address 1 0 42(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address)(next_instruction_address))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address)(next_instruction_address))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 86(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 93(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
		)
		(_use(_implicit)
			(_port
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U4 0 98(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 69(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 70(_arch(_uni))))
		(_sig(_int next_instruction_address 5 0 71(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1188          1557602723951 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557602723952 2019.05.11 16:25:23)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e1e0b7b2e9b7b5f6e0e1a5bbb9e6e1e6e2e7b5e7e8)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 638           1557602723957 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557602723958 2019.05.11 16:25:23)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code f1f1f0a1f9a7a6e6f4a3e4abf4f7f0f4a7f7a5f7f8)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
			)
		)
		(testbench_mips
			(_object
			)
		)
	)
	(_inst mips_01 0 45(_comp mips)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 47(_comp testbench_mips)
		(_use(_ent . testbench_mips)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000058 55 3256          1557602755063 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 34))
	(_version vde)
	(_time 1557602755064 2019.05.11 16:25:55)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 67343d67353130706665753c3361646063616e6131)
	(_ent
		(_time 1557602723765)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 52(_ent (_in))))
				(_port(_int PCSrc -1 0 53(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 54(_ent (_in))))
				(_port(_int next_instruction_address 3 0 55(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 56(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 62(_ent (_in))))
				(_port(_int address_bus 4 0 63(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 47(_ent (_in))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 40(_ent (_in))))
				(_port(_int address_bus 1 0 41(_ent (_in))))
				(_port(_int next_instruction_address 1 0 42(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address)(next_instruction_address))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address)(next_instruction_address))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 86(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 93(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
		)
		(_use(_implicit)
			(_port
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U4 0 98(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 69(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 70(_arch(_uni))))
		(_sig(_int next_instruction_address 5 0 71(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1413          1557603595999 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557603596000 2019.05.11 16:39:55)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 50055853050607475657420b045653575456595606)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000044 55 804           1557603607030 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557603607031 2019.05.11 16:40:07)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 6734606665313b713263723c3e61336062606f6133)
	(_ent
		(_time 1557523716927)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000055 55 296           1557603607048 testbench_mips
(_unit VHDL(testbench_mips 0 27(testbench_mips 0 32))
	(_version vde)
	(_time 1557603607049 2019.05.11 16:40:07)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 77252076752120607379652d2371227174717f7221)
	(_ent
		(_time 1557523267724)
	)
	(_use(std(standard)))
)
I 000043 55 703           1557603607055 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557603607056 2019.05.11 16:40:07)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 87d5d48983d1d391858597ddd58087818480878184)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000046 55 908           1557603607070 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557603607071 2019.05.11 16:40:07)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 96c5c49994c1c680929584ccc69092909290939194)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000045 55 1188          1557603607088 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557603607089 2019.05.11 16:40:07)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code a6f5a1f1a9f0f2b1a7a6e2fcfea1a6a1a5a0f2a0af)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 638           1557603607096 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557603607097 2019.05.11 16:40:07)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code a6f4f6f1a9f0f1b1a3f4b3fca3a0a7a3f0a0f2a0af)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
			)
		)
		(testbench_mips
			(_object
			)
		)
	)
	(_inst mips_01 0 45(_comp mips)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 47(_comp testbench_mips)
		(_use(_ent . testbench_mips)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1413          1557603607103 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557603607104 2019.05.11 16:40:07)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b6e5ece2e5e0e1a1b0b1a4ede2b0b5b1b2b0bfb0e0)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000044 55 804           1557603714119 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557603714120 2019.05.11 16:41:54)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code bdb3bce8ecebe1abe8b9a8e6e4bbe9bab8bab5bbe9)
	(_ent
		(_time 1557523716927)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000055 55 296           1557603714132 testbench_mips
(_unit VHDL(testbench_mips 0 27(testbench_mips 0 32))
	(_version vde)
	(_time 1557603714133 2019.05.11 16:41:54)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code cdc29c989c9b9adac9c3df9799cb98cbcecbc5c89b)
	(_ent
		(_time 1557523267724)
	)
	(_use(std(standard)))
)
I 000043 55 703           1557603714138 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557603714139 2019.05.11 16:41:54)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code cdc298989a9b99dbcfcfdd979fcacdcbcecacdcbce)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000046 55 908           1557603714148 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557603714149 2019.05.11 16:41:54)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code dcd2888e8b8b8ccad8dfce868cdad8dad8dad9dbde)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000058 55 4720          1557603714163 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557603714164 2019.05.11 16:41:54)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code ece2b0bfeababbfbeeedfeb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1557603714160)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address(24))(next_instruction_address_bus(0))))(_trgt(4(24)))(_sens(7(0))))))
			(line__114(_arch 1 0 114(_assignment(_alias((next_instruction_address(25))(next_instruction_address_bus(1))))(_trgt(4(25)))(_sens(7(1))))))
			(line__115(_arch 2 0 115(_assignment(_alias((next_instruction_address(26))(next_instruction_address_bus(2))))(_trgt(4(26)))(_sens(7(2))))))
			(line__116(_arch 3 0 116(_assignment(_alias((next_instruction_address(27))(next_instruction_address_bus(3))))(_trgt(4(27)))(_sens(7(3))))))
			(line__117(_arch 4 0 117(_assignment(_alias((next_instruction_address(28))(next_instruction_address_bus(4))))(_trgt(4(28)))(_sens(7(4))))))
			(line__118(_arch 5 0 118(_assignment(_alias((next_instruction_address(29))(next_instruction_address_bus(5))))(_trgt(4(29)))(_sens(7(5))))))
			(line__119(_arch 6 0 119(_assignment(_alias((next_instruction_address(30))(next_instruction_address_bus(6))))(_trgt(4(30)))(_sens(7(6))))))
			(line__120(_arch 7 0 120(_assignment(_alias((next_instruction_address(31))(next_instruction_address_bus(7))))(_trgt(4(31)))(_sens(7(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 8 -1)
)
I 000045 55 1378          1557603714185 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557603714186 2019.05.11 16:41:54)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code fcf2fdaca6aaa8ebfdfcb8a6a4fbfcfbfffaa8faf5)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 638           1557603714194 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557603714195 2019.05.11 16:41:54)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 0b045e0d505d5c1c0e591e510e0d0a0e5d0d5f0d02)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
			)
		)
		(testbench_mips
			(_object
			)
		)
	)
	(_inst mips_01 0 45(_comp mips)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 47(_comp testbench_mips)
		(_use(_ent . testbench_mips)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1413          1557603714203 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557603714204 2019.05.11 16:41:54)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0b05540d0c5d5c1c0d0c19505f0d080c0f0d020d5d)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 4720          1557603714315 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557603714316 2019.05.11 16:41:54)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 8886d786d5dedf9f8a899ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address(24))(next_instruction_address_bus(0))))(_trgt(4(24)))(_sens(7(0))))))
			(line__114(_arch 1 0 114(_assignment(_alias((next_instruction_address(25))(next_instruction_address_bus(1))))(_trgt(4(25)))(_sens(7(1))))))
			(line__115(_arch 2 0 115(_assignment(_alias((next_instruction_address(26))(next_instruction_address_bus(2))))(_trgt(4(26)))(_sens(7(2))))))
			(line__116(_arch 3 0 116(_assignment(_alias((next_instruction_address(27))(next_instruction_address_bus(3))))(_trgt(4(27)))(_sens(7(3))))))
			(line__117(_arch 4 0 117(_assignment(_alias((next_instruction_address(28))(next_instruction_address_bus(4))))(_trgt(4(28)))(_sens(7(4))))))
			(line__118(_arch 5 0 118(_assignment(_alias((next_instruction_address(29))(next_instruction_address_bus(5))))(_trgt(4(29)))(_sens(7(5))))))
			(line__119(_arch 6 0 119(_assignment(_alias((next_instruction_address(30))(next_instruction_address_bus(6))))(_trgt(4(30)))(_sens(7(6))))))
			(line__120(_arch 7 0 120(_assignment(_alias((next_instruction_address(31))(next_instruction_address_bus(7))))(_trgt(4(31)))(_sens(7(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 8 -1)
)
I 000044 55 808           1557603794517 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557603794518 2019.05.11 16:43:14)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code c4919890c59298d291c0d19f9dc290c3c1c3ccc290)
	(_ent
		(_time 1557603794515)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000058 55 4721          1557603807061 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557603807062 2019.05.11 16:43:27)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c797c792959190d0c5c6d59c93c1c4c0c3c1cec191)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address(24))(next_instruction_address_bus(0))))(_trgt(4(24)))(_sens(7(0))))))
			(line__114(_arch 1 0 114(_assignment(_alias((next_instruction_address(25))(next_instruction_address_bus(1))))(_trgt(4(25)))(_sens(7(1))))))
			(line__115(_arch 2 0 115(_assignment(_alias((next_instruction_address(26))(next_instruction_address_bus(2))))(_trgt(4(26)))(_sens(7(2))))))
			(line__116(_arch 3 0 116(_assignment(_alias((next_instruction_address(27))(next_instruction_address_bus(3))))(_trgt(4(27)))(_sens(7(3))))))
			(line__117(_arch 4 0 117(_assignment(_alias((next_instruction_address(28))(next_instruction_address_bus(4))))(_trgt(4(28)))(_sens(7(4))))))
			(line__118(_arch 5 0 118(_assignment(_alias((next_instruction_address(29))(next_instruction_address_bus(5))))(_trgt(4(29)))(_sens(7(5))))))
			(line__119(_arch 6 0 119(_assignment(_alias((next_instruction_address(30))(next_instruction_address_bus(6))))(_trgt(4(30)))(_sens(7(6))))))
			(line__120(_arch 7 0 120(_assignment(_alias((next_instruction_address(31))(next_instruction_address_bus(7))))(_trgt(4(31)))(_sens(7(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 8 -1)
)
I 000046 55 908           1557603844200 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557603844201 2019.05.11 16:44:04)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code dbd58b898d8c8bcddfd8c9818bdddfdddfdddedcd9)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000043 55 703           1557603844220 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557603844221 2019.05.11 16:44:04)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code ebe4bab8babdbffde9e9fbb1b9ecebede8ecebede8)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 296           1557603844239 testbench_mips
(_unit VHDL(testbench_mips 0 27(testbench_mips 0 32))
	(_version vde)
	(_time 1557603844240 2019.05.11 16:44:04)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 0a055c0c5e5c5d1d0e0418505e0c5f0c090c020f5c)
	(_ent
		(_time 1557523267724)
	)
	(_use(std(standard)))
)
I 000044 55 808           1557603844250 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557603844251 2019.05.11 16:44:04)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 0a040c0d5e5c561c5f0e1f51530c5e0d0f0d020c5e)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 1413          1557603844268 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557603844269 2019.05.11 16:44:04)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1a14411d1e4c4d0d1c1d08414e1c191d1e1c131c4c)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3637          1557603844286 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557603844287 2019.05.11 16:44:04)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 3937623c656f6e2e38682b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1378          1557603844309 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557603844310 2019.05.11 16:44:04)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 49474f4b491f1d5e48490d13114e494e4a4f1d4f40)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 638           1557603844318 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557603844319 2019.05.11 16:44:04)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 5857095b590e0f4f5d0a4d025d5e595d0e5e0c5e51)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
			)
		)
		(testbench_mips
			(_object
			)
		)
	)
	(_inst mips_01 0 45(_comp mips)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 47(_comp testbench_mips)
		(_use(_ent . testbench_mips)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557604423991 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557604423992 2019.05.11 16:53:43)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b0b0bae4e5e6e7a7b6b7a2ebe4b6b3b7b4b6b9b6e6)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 908           1557604426973 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557604426974 2019.05.11 16:53:46)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 59590e5a540e094f5d5a4b03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000043 55 703           1557604426992 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557604426993 2019.05.11 16:53:46)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 68693e68633e3c7e6a6a78323a6f686e6b6f686e6b)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 296           1557604427003 testbench_mips
(_unit VHDL(testbench_mips 0 27(testbench_mips 0 32))
	(_version vde)
	(_time 1557604427004 2019.05.11 16:53:47)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 68693a68653e3f7f6c667a323c6e3d6e6b6e606d3e)
	(_ent
		(_time 1557523267724)
	)
	(_use(std(standard)))
)
I 000044 55 808           1557604427009 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557604427010 2019.05.11 16:53:47)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 78787a78752e246e2d7c6d23217e2c7f7d7f707e2c)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 1567          1557604427019 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557604427020 2019.05.11 16:53:47)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 78782779252e2f6f7e7f6a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3637          1557604427030 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557604427031 2019.05.11 16:53:47)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 8787d889d5d1d09086d695dcd381848083818e81d1)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1378          1557604427043 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557604427044 2019.05.11 16:53:47)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9797959899c1c3809697d3cdcf9097909491c3919e)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1584          1557604427049 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557604427050 2019.05.11 16:53:47)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 9796c29899c1c080909182cd92919692c191c3919e)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int instruction_address 0 0 37(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 42(_ent (_out))))
				(_port(_int instruction_address 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 56(_comp mips)
		(_port
			((Clk)(Clk))
			((instruction_address)(instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((instruction_address)(instruction_address))
			)
		)
	)
	(_inst testbench_mips_01 0 62(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((instruction_address)(instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((instruction_address)(instruction_address))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clk -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int instruction_address 2 0 50(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557604632787 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557604632788 2019.05.11 16:57:12)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 4d424f4f1d1a1d5b494e5f171d4b494b494b484a4f)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000043 55 703           1557604632806 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557604632807 2019.05.11 16:57:12)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 5d535e5e0a0b094b5f5f4d070f5a5d5b5e5a5d5b5e)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 296           1557604632816 testbench_mips
(_unit VHDL(testbench_mips 0 27(testbench_mips 0 32))
	(_version vde)
	(_time 1557604632817 2019.05.11 16:57:12)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 5d535a5e0c0b0a4a59534f07095b085b5e5b55580b)
	(_ent
		(_time 1557523267724)
	)
	(_use(std(standard)))
)
I 000044 55 808           1557604632822 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557604632823 2019.05.11 16:57:12)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 6c633b6d3a3a307a39687937356a386b696b646a38)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 1567          1557604632829 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557604632830 2019.05.11 16:57:12)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6c63666c6a3a3b7b6a6b7e37386a6f6b686a656a3a)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3637          1557604632840 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557604632841 2019.05.11 16:57:12)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 7c73767d7a2a2b6b7d2d6e27287a7f7b787a757a2a)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1378          1557604632852 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557604632853 2019.05.11 16:57:12)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 8c83db82d6dad89b8d8cc8d6d48b8c8b8f8ad88a85)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557604794223 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557604794224 2019.05.11 16:59:54)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code ebede3b8bdbcbbfdefe8f9b1bbedefedefedeeece9)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000043 55 703           1557604794241 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557604794242 2019.05.11 16:59:54)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code fafdf3aaa8acaeecf8f8eaa0a8fdfafcf9fdfafcf9)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 296           1557604794251 testbench_mips
(_unit VHDL(testbench_mips 0 27(testbench_mips 0 32))
	(_version vde)
	(_time 1557604794252 2019.05.11 16:59:54)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code fafdf7aaaeacadedfef4e8a0aefcaffcf9fcf2ffac)
	(_ent
		(_time 1557523267724)
	)
	(_use(std(standard)))
)
I 000044 55 808           1557604794257 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557604794258 2019.05.11 16:59:54)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code fafca7abaeaca6ecaffeefa1a3fcaefdfffdf2fcae)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 1567          1557604794266 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557604794267 2019.05.11 16:59:54)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0a0c520c0e5c5d1d0c0d18515e0c090d0e0c030c5c)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3637          1557604794278 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557604794279 2019.05.11 16:59:54)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 191f411e454f4e0e18480b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1378          1557604794290 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557604794291 2019.05.11 16:59:54)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 292f2c2d297f7d3e28296d73712e292e2a2f7d2f20)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1768          1557604794296 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557604794297 2019.05.11 16:59:54)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 292e7b2d297f7e3e2e2a3c732c2f282c7f2f7d2f20)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557605083853 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557605083854 2019.05.11 17:04:43)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 44454046441314524047561e144240424042414346)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000043 55 703           1557605083872 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557605083873 2019.05.11 17:04:43)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 535356505305074551514309015453555054535550)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000044 55 808           1557605083885 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557605083886 2019.05.11 17:04:43)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 6362326265353f75366776383a65376466646b6537)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 1567          1557605083902 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557605083903 2019.05.11 17:04:43)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 72737e7325242565747560292674717576747b7424)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3637          1557605083919 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557605083920 2019.05.11 17:04:43)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 82838e8cd5d4d59583d390d9d684818586848b84d4)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1378          1557605083936 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557605083937 2019.05.11 17:04:43)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9293c39d99c4c6859392d6c8ca9592959194c6949b)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1768          1557605083945 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557605083946 2019.05.11 17:04:43)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code a1a1a7f6a9f7f6b6a6a2b4fba4a7a0a4f7a7f5a7a8)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1659          1557605084065 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557605084066 2019.05.11 17:04:44)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1e1e1b1942484909191d0b441b181f1b48184a1817)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557605100465 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557605100466 2019.05.11 17:05:00)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 25712221247275332126377f752321232123202227)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000043 55 703           1557605100484 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557605100485 2019.05.11 17:05:00)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 35603330336361233737256f673235333632353336)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000044 55 808           1557605100496 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557605100497 2019.05.11 17:05:00)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 44101647451218521140511f1d42104341434c4210)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 1567          1557605100508 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557605100509 2019.05.11 17:05:00)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 54005b57050203435253460f0052575350525d5202)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3637          1557605100519 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557605100520 2019.05.11 17:05:00)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 54005b57050203435505460f0052575350525d5202)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1378          1557605100536 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557605100537 2019.05.11 17:05:00)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 7327217279252764727337292b747374707527757a)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1659          1557605100542 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557605100543 2019.05.11 17:05:00)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 73267672792524647470662976757276257527757a)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 817           1557605100548 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557605100549 2019.05.11 17:05:00)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 7326717275252464767c61292775267570757b7625)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__42(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . testbench_mips 2 -1)
)
I 000053 55 1659          1557605100663 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557605100664 2019.05.11 17:05:00)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code f0a5f5a0f9a6a7e7f7f3e5aaf5f6f1f5a6f6a4f6f9)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 885           1557605545959 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557605545960 2019.05.11 17:12:25)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 616e6761653736766767733b356734676267696437)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(line__51(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000046 55 908           1557605549610 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557605549611 2019.05.11 17:12:29)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 9a959b95cfcdca8c9e9988c0ca9c9e9c9e9c9f9d98)
	(_ent
		(_time 1557602151215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557605549634 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557605549635 2019.05.11 17:12:29)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code b9b6edecb5efe5afecbdace2e0bfedbebcbeb1bfed)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557605549648 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557605549649 2019.05.11 17:12:29)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code c8c6c89dc39e9cdecacad8929acfc8cecbcfc8cecb)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557605549664 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557605549665 2019.05.11 17:12:29)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code d8d6dc8ad58e8fcfdedeca828cde8ddedbded0dd8e)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(line__51(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557605549679 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557605549680 2019.05.11 17:12:29)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e8e7e1bbb5bebfffeeeffab3bceeebefeceee1eebe)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3637          1557605549696 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557605549697 2019.05.11 17:12:29)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f7f8fea7a5a1a0e0f6a6e5aca3f1f4f0f3f1fef1a1)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1378          1557605549715 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557605549716 2019.05.11 17:12:29)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 07085201095153100607435d5f000700040153010e)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1659          1557605549725 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557605549726 2019.05.11 17:12:29)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 17191510194140001014024d12111612411143111e)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557605820642 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557605820643 2019.05.11 17:17:00)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 51055352540601475552430b015755575557545653)
	(_ent
		(_time 1557605820640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000046 55 912           1557605825166 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557605825167 2019.05.11 17:17:05)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 04510002045354120007165e540200020002010306)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557605825179 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557605825180 2019.05.11 17:17:05)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 14414512154248024110014f4d12401311131c1240)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557605825189 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557605825190 2019.05.11 17:17:05)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 14401113134240021616044e461314121713141217)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557605825201 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557605825202 2019.05.11 17:17:05)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2377222725757434252531797725762520252b2675)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(line__51(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557605825213 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557605825214 2019.05.11 17:17:05)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 33663f3665656424353421686735303437353a3565)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557605825223 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557605825224 2019.05.11 17:17:05)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 43164f4115151454421251181745404447454a4515)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1378          1557605825242 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557605825243 2019.05.11 17:17:05)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 5207035159040645535216080a555255515406545b)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1659          1557605825248 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557605825249 2019.05.11 17:17:05)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 52065451590405455551470857545357045406545b)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557606137682 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557606137683 2019.05.11 17:22:17)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code c8c6c09dc49f98decccbda9298cecccecccecdcfca)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557606137697 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557606137698 2019.05.11 17:22:17)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code d7d98a84d5818bc182d3c28c8ed183d0d2d0dfd183)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557606137708 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557606137709 2019.05.11 17:22:17)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code e7e8eeb4e3b1b3f1e5e5f7bdb5e0e7e1e4e0e7e1e4)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557606137719 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557606137720 2019.05.11 17:22:17)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code e7e8eab4e5b1b0f0e2b4f5bdb3e1b2e1e4e1efe2b1)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(line__49(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557606137732 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557606137733 2019.05.11 17:22:17)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f7f9f7a7a5a1a0e0f1f0e5aca3f1f4f0f3f1fef1a1)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557606137743 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557606137744 2019.05.11 17:22:17)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 06085e00555051110757145d5200050102000f0050)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1378          1557606137758 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557606137759 2019.05.11 17:22:17)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 16181311194042011716524c4e111611151042101f)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1659          1557606137764 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557606137765 2019.05.11 17:22:17)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 16194411194041011115034c13101713401042101f)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557606248556 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557606248557 2019.05.11 17:24:08)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code e3e6b3b0e4b4b3f5e7e0f1b9b3e5e7e5e7e5e6e4e1)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557606248572 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557606248573 2019.05.11 17:24:08)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code f2f7f7a3f5a4aee4a7f6e7a9abf4a6f5f7f5faf4a6)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557606248582 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557606248583 2019.05.11 17:24:08)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 020650040354561400001258500502040105020401)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 908           1557606248593 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557606248594 2019.05.11 17:24:08)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 0206540405545515075510585604570401040a0754)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
	)
	(_model . testbench_mips 1 -1)
)
I 000059 55 1567          1557606248609 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557606248610 2019.05.11 17:24:08)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1217491545444505141500494614111516141b1444)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557606248620 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557606248621 2019.05.11 17:24:08)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 21247a25757776362070337a752722262527282777)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1378          1557606248637 mips
(_unit VHDL(mips 0 27(mips 0 35))
	(_version vde)
	(_time 1557606248638 2019.05.11 17:24:08)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 31343734396765263031756b693631363237653738)
	(_ent
		(_time 1557602713957)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int PCSrc -1 0 42(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 43(_ent (_in))))
			)
		)
	)
	(_inst instruction_fetch_01 0 51(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1659          1557606248643 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557606248644 2019.05.11 17:24:08)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 31356034396766263632246b343730346737653738)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557606551842 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557606551843 2019.05.11 17:29:11)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 94c6c79b94c3c482909786cec49290929092919396)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557606551858 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557606551859 2019.05.11 17:29:11)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code a4f6a2f2a5f2f8b2f1a0b1fffda2f0a3a1a3aca2f0)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557606551868 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557606551869 2019.05.11 17:29:11)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code b3e0e1e7b3e5e7a5b1b1a3e9e1b4b3b5b0b4b3b5b0)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 908           1557606551881 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557606551882 2019.05.11 17:29:11)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c3909596c59594d4c694d19997c596c5c0c5cbc695)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
	)
	(_model . testbench_mips 1 -1)
)
I 000059 55 1567          1557606551892 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557606551893 2019.05.11 17:29:11)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c3919896959594d4c5c4d19897c5c0c4c7c5cac595)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557606551903 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557606551904 2019.05.11 17:29:11)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d2808980858485c5d383c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1516          1557606551917 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557606551918 2019.05.11 17:29:11)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e2b0e4b1e9b4b6f5e3eda6b8bae5e2e5e1e4b6e4eb)
	(_ent
		(_time 1557606551914)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557606551923 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557606551924 2019.05.11 17:29:11)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e2b1b3b1e9b4b5f5e5e1f7b8e7e4e3e7b4e4b6e4eb)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557606692310 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557606692311 2019.05.11 17:31:32)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 494f484b441e195f4d4a5b13194f4d4f4d4f4c4e4b)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557606692326 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557606692327 2019.05.11 17:31:32)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 585e0c5a550e044e0d5c4d03015e0c5f5d5f505e0c)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557606692337 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557606692338 2019.05.11 17:31:32)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 686f6868633e3c7e6a6a78323a6f686e6b6f686e6b)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 961           1557606692348 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557606692349 2019.05.11 17:31:32)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 787f7c79752e2f6f7d766a222c7e2d7e7b7e707d2e)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((PCSrc)(_string \"1"\)))(_trgt(1)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 2 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000059 55 1567          1557606692364 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557606692365 2019.05.11 17:31:32)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 87818e89d5d1d090818095dcd381848083818e81d1)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557606692375 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557606692376 2019.05.11 17:31:32)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 87818e89d5d1d09086d695dcd381848083818e81d1)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1516          1557606692388 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557606692389 2019.05.11 17:31:32)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9791c39899c1c3809698d3cdcf9097909491c3919e)
	(_ent
		(_time 1557606551913)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557606692394 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557606692395 2019.05.11 17:31:32)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 9790949899c1c080909482cd92919692c191c3919e)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557606970637 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557606970638 2019.05.11 17:36:10)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 8184d68f84d6d197858293dbd18785878587848683)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557606970655 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557606970656 2019.05.11 17:36:10)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 9095929e95c6cc86c59485cbc996c49795979896c4)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557606970671 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557606970672 2019.05.11 17:36:10)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a0a4f6f7a3f6f4b6a2a2b0faf2a7a0a6a3a7a0a6a3)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 961           1557606970683 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557606970684 2019.05.11 17:36:10)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b0b4e2e4b5e6e7a7b5bea2eae4b6e5b6b3b6b8b5e6)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((PCSrc)(_string \"1"\)))(_trgt(1)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 2 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000059 55 1567          1557606970693 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557606970694 2019.05.11 17:36:10)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code bfbae0ebbce9e8a8b9b8ade4ebb9bcb8bbb9b6b9e9)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557606970707 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557606970708 2019.05.11 17:36:10)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code cfca909acc9998d8ce9edd949bc9ccc8cbc9c6c999)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1516          1557606970720 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557606970721 2019.05.11 17:36:10)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code cfcacd9a90999bd8cec08b9597c8cfc8ccc99bc9c6)
	(_ent
		(_time 1557606551913)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557606970726 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557606970727 2019.05.11 17:36:10)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code dfdb8a8d808988c8d8dcca85dad9deda89d98bd9d6)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557607082481 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557607082482 2019.05.11 17:38:02)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 65356065643235736166773f356361636163606267)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557607082497 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557607082498 2019.05.11 17:38:02)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 74242474752228622170612f2d72207371737c7220)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557607082510 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557607082511 2019.05.11 17:38:02)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 84d5808a83d2d092868694ded68384828783848287)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557607082522 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557607082523 2019.05.11 17:38:02)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 93c2939c95c5c48496c381c9c795c69590959b96c5)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557607082538 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557607082539 2019.05.11 17:38:02)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a3f3aef4f5f5f4b4a5a4b1f8f7a5a0a4a7a5aaa5f5)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557607082549 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557607082550 2019.05.11 17:38:02)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code a3f3aef4f5f5f4b4a2f2b1f8f7a5a0a4a7a5aaa5f5)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1516          1557607082562 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557607082563 2019.05.11 17:38:02)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code b3e3e3e7b9e5e7a4b2bcf7e9ebb4b3b4b0b5e7b5ba)
	(_ent
		(_time 1557606551913)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557607082568 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557607082569 2019.05.11 17:38:02)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code b3e2b4e7b9e5e4a4b4b0a6e9b6b5b2b6e5b5e7b5ba)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557607161567 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557607161568 2019.05.11 17:39:21)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 5a5e52590f0d0a4c5e5948000a5c5e5c5e5c5f5d58)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557607161584 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557607161585 2019.05.11 17:39:21)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 6a6e376b3e3c367c3f6e7f31336c3e6d6f6d626c3e)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557607161605 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557607161606 2019.05.11 17:39:21)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 7a7f737b282c2e6c78786a20287d7a7c797d7a7c79)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557607161617 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557607161618 2019.05.11 17:39:21)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 898c848785dfde9e8cd99bd3dd8fdc8f8a8f818cdf)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557607161633 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557607161634 2019.05.11 17:39:21)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 999d9996c5cfce8e9f9e8bc2cd9f9a9e9d9f909fcf)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557607161643 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557607161644 2019.05.11 17:39:21)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 999d9996c5cfce8e98c88bc2cd9f9a9e9d9f909fcf)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1516          1557607161657 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557607161658 2019.05.11 17:39:21)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code a8acf5ffa9fefcbfa9a7ecf2f0afa8afabaefcaea1)
	(_ent
		(_time 1557606551913)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557607161663 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557607161664 2019.05.11 17:39:21)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code b8bdb2ecb9eeefafbfbbade2bdbeb9bdeebeecbeb1)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557885946571 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557885946572 2019.05.14 23:05:46)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 626035626435327466617038326466646664676560)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557885946606 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557885946607 2019.05.14 23:05:46)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 9193939f95c7cd87c49584cac897c59694969997c5)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557885946627 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557885946628 2019.05.14 23:05:46)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a1a2f7f6a3f7f5b7a3a3b1fbf3a6a1a7a2a6a1a7a2)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557885946648 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557885946649 2019.05.14 23:05:46)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b1b2e3e5b5e7e6a6b4e1a3ebe5b7e4b7b2b7b9b4e7)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557885946671 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557885946672 2019.05.14 23:05:46)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d0d28f82858687c7d6d7c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557885946693 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557885946694 2019.05.14 23:05:46)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code dfdd808ddc8988c8de8ecd848bd9dcd8dbd9d6d989)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1516          1557885946716 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557885946717 2019.05.14 23:05:46)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code fffdfdafa0a9abe8fef0bba5a7f8fff8fcf9abf9f6)
	(_ent
		(_time 1557606551913)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557885946724 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557885946725 2019.05.14 23:05:46)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code fffcaaafa0a9a8e8f8fceaa5faf9fefaa9f9abf9f6)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557886535359 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557886535360 2019.05.14 23:15:35)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 5f5c0e5c00090848585c4a055a595e5a09590b5956)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1516          1557886541219 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557886541220 2019.05.14 23:15:41)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 4343154149151754424c07191b444344404517454a)
	(_ent
		(_time 1557606551913)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000058 55 3640          1557886543363 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557886543364 2019.05.14 23:15:43)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9f9fc7909cc9c8889ece8dc4cb999c989b999699c9)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 1567          1557886546419 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557886546420 2019.05.14 23:15:46)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 96979999c5c0c181909184cdc290959192909f90c0)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000055 55 885           1557886549336 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557886549337 2019.05.14 23:15:49)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code f0fff5a0f5a6a7e7f5a0e2aaa4f6a5f6f3f6f8f5a6)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000043 55 703           1557886551617 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557886551618 2019.05.14 23:15:51)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code d9d6888bd38f8dcfdbdbc9838bded9dfdaded9dfda)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000044 55 808           1557886553615 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557886553616 2019.05.14 23:15:53)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code a9a6ffffa5fff5bffcadbcf2f0affdaeacaea1affd)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 912           1557886556062 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557886556063 2019.05.14 23:15:56)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 3e316c3b6f696e283a3d2c646e383a383a383b393c)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000053 55 1808          1557886560333 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557886560334 2019.05.14 23:16:00)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e8beb8bbe9bebfffefebfdb2edeee9edbeeebceee1)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557886563306 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557886563307 2019.05.14 23:16:03)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 81d5888f84d6d197858293dbd18785878587848683)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557886563320 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557886563321 2019.05.14 23:16:03)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 90c4cc9e95c6cc86c59485cbc996c49795979896c4)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557886563330 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557886563331 2019.05.14 23:16:03)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a0f5a8f7a3f6f4b6a2a2b0faf2a7a0a6a3a7a0a6a3)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557886563346 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557886563347 2019.05.14 23:16:03)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b0e5bce4b5e6e7a7b5e0a2eae4b6e5b6b3b6b8b5e6)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557886563359 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557886563360 2019.05.14 23:16:03)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code bfebbeebbce9e8a8b9b8ade4ebb9bcb8bbb9b6b9e9)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557886563378 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557886563379 2019.05.14 23:16:03)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code cf9bce9acc9998d8ce9edd949bc9ccc8cbc9c6c999)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1516          1557886563391 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557886563392 2019.05.14 23:16:03)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code df8b838d80898bc8ded09b8587d8dfd8dcd98bd9d6)
	(_ent
		(_time 1557606551913)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557886563398 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557886563399 2019.05.14 23:16:03)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code df8ad48d808988c8d8dcca85dad9deda89d98bd9d6)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 885           1557886792258 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557886792259 2019.05.14 23:19:52)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code daded8888e8c8dcddf8ac8808edc8fdcd9dcd2df8c)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000046 55 912           1557886794097 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557886794098 2019.05.14 23:19:54)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 0e0b5a085f595e180a0d1c545e080a080a080b090c)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557886794111 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557886794112 2019.05.14 23:19:54)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 1d181c1b4c4b410b48190846441b491a181a151b49)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557886794124 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557886794125 2019.05.14 23:19:54)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 2d2978297a7b793b2f2f3d777f2a2d2b2e2a2d2b2e)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557886794135 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557886794136 2019.05.14 23:19:54)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2d297c297c7b7a3a287d3f77792b782b2e2b25287b)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557886794146 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557886794147 2019.05.14 23:19:54)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3d3861383c6b6a2a3b3a2f66693b3e3a393b343b6b)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557886794162 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557886794163 2019.05.14 23:19:54)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 4c49104e4a1a1b5b4d1d5e17184a4f4b484a454a1a)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1516          1557886794174 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557886794175 2019.05.14 23:19:54)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 5c595d5f060a084b5d531806045b5c5b5f5a085a55)
	(_ent
		(_time 1557606551913)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(_open))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557886794180 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557886794181 2019.05.14 23:19:54)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 5c580a5f060a0b4b5b5f4906595a5d590a5a085a55)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557886986611 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557886986612 2019.05.14 23:23:06)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 11154516144641071512034b411715171517141613)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557886986626 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557886986627 2019.05.14 23:23:06)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 2125202425777d377425347a782775262426292775)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557886986636 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557886986637 2019.05.14 23:23:06)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 21247425237775372323317b732621272226212722)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557886986647 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557886986648 2019.05.14 23:23:06)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 31346034356766263461236b653764373237393467)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557886986659 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557886986660 2019.05.14 23:23:06)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 40441c42151617574647521b144643474446494616)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3640          1557886986675 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557886986676 2019.05.14 23:23:06)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 50540c53050607475101420b045653575456595606)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557886986690 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557886986691 2019.05.14 23:23:06)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 5f5b5e5c00090b485e0a1b0507585f585c590b5956)
	(_ent
		(_time 1557886986688)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557886986696 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557886986697 2019.05.14 23:23:06)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 5f5a095c00090848585c4a055a595e5a09590b5956)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 912           1557887287583 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557887287584 2019.05.14 23:28:07)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code baefbeeeefedeaacbeb9a8e0eabcbebcbebcbfbdb8)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 808           1557887287597 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557887287598 2019.05.14 23:28:07)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code ca9f9b9e9e9c96dc9fcedf9193cc9ecdcfcdc2cc9e)
	(_ent
		(_time 1557603794514)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557887287611 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557887287612 2019.05.14 23:28:07)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code d98ddc8bd38f8dcfdbdbc9838bded9dfdaded9dfda)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557887287632 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557887287633 2019.05.14 23:28:07)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code e9bde8bae5bfbefeecb9fbb3bdefbcefeaefe1ecbf)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557887287646 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557887287647 2019.05.14 23:28:07)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f9acf5a9a5afaeeefffeeba2adfffafefdfff0ffaf)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 1504          1557887287672 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557887287673 2019.05.14 23:28:07)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 184d4a1f194e4c0f194d5c42401f181f1b1e4c1e11)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557887287681 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557887287682 2019.05.14 23:28:07)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 184c1d1f194e4f0f1f1b0d421d1e191d4e1e4c1e11)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 804           1557887341495 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557887341496 2019.05.14 23:29:01)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 4c43104f1a1a105a19485917154a184b494b444a18)
	(_ent
		(_time 1557887341493)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 912           1557887348025 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557887348026 2019.05.14 23:29:08)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code d084d082d48780c6d4d3c28a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1557605820639)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 804           1557887348040 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557887348041 2019.05.14 23:29:08)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code df8b8a8c8c8983c98adbca8486d98bd8dad8d7d98b)
	(_ent
		(_time 1557887341492)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557887348051 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557887348052 2019.05.14 23:29:08)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code efbaeebcbab9bbf9ededffb5bde8efe9ece8efe9ec)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557887348062 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557887348063 2019.05.14 23:29:08)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code feabfbaeaea8a9e9fbaeeca4aaf8abf8fdf8f6fba8)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557887348073 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557887348074 2019.05.14 23:29:08)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code feaaf6aefea8a9e9f8f9eca5aaf8fdf9faf8f7f8a8)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 1504          1557887348087 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557887348088 2019.05.14 23:29:08)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 0e5a580852585a190f5b4a5456090e090d085a0807)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557887348093 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557887348094 2019.05.14 23:29:08)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1e4b1f1942484909191d0b441b181f1b48184a1817)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557887391419 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557887391420 2019.05.14 23:29:51)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 5e5d0d5d0f090e485a5d4c040e585a585a585b595c)
	(_ent
		(_time 1557887391417)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 804           1557887391435 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557887391436 2019.05.14 23:29:51)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 6d6e6b6c3c3b317b38697836346b396a686a656b39)
	(_ent
		(_time 1557887341492)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557887391449 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557887391450 2019.05.14 23:29:51)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 6d6f3f6d3a3b397b6f6f7d373f6a6d6b6e6a6d6b6e)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557887391460 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557887391461 2019.05.14 23:29:51)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 7d7f2b7c2c2b2a6a782d6f27297b287b7e7b75782b)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557887391471 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557887391472 2019.05.14 23:29:51)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8d8ed6838cdbda9a8b8a9fd6d98b8e8a898b848bdb)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 1504          1557887391486 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557887391487 2019.05.14 23:29:51)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9c9f9a93c6cac88b9dc9d8c6c49b9c9b9f9ac89a95)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557887391492 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557887391493 2019.05.14 23:29:51)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 9c9ecd93c6cacb8b9b9f89c6999a9d99ca9ac89a95)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557887396593 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557887396594 2019.05.14 23:29:56)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 9292c59d94c5c284969180c8c29496949694979590)
	(_ent
		(_time 1557887391416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 804           1557887396608 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557887396609 2019.05.14 23:29:56)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code a1a1a3f7a5f7fdb7f4a5b4faf8a7f5a6a4a6a9a7f5)
	(_ent
		(_time 1557887341492)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557887396622 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557887396623 2019.05.14 23:29:56)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a1a0f7f6a3f7f5b7a3a3b1fbf3a6a1a7a2a6a1a7a2)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557887396638 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557887396639 2019.05.14 23:29:56)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c1c09394c59796d6c491d39b95c794c7c2c7c9c497)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557887396650 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557887396651 2019.05.14 23:29:56)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c1c19e94959796d6c7c6d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 1504          1557887396664 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557887396665 2019.05.14 23:29:56)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code d0d0d282d98684c7d185948a88d7d0d7d3d684d6d9)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557887396670 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557887396671 2019.05.14 23:29:56)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code d0d18582d98687c7d7d3c58ad5d6d1d586d684d6d9)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557887460543 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557887460544 2019.05.14 23:31:00)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 53535b505404034557504109035557555755565451)
	(_ent
		(_time 1557887391416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000046 55 908           1557887544990 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557887544991 2019.05.14 23:32:24)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 386c3a3d346f682e3c3b2a62683e3c3e3c3e3d3f3a)
	(_ent
		(_time 1557887391416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 804           1557887545005 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557887545006 2019.05.14 23:32:25)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 481c1f4b451e145e1d4c5d13114e1c4f4d4f404e1c)
	(_ent
		(_time 1557887341492)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557887545017 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557887545018 2019.05.14 23:32:25)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 580d5b5b530e0c4e5a5a48020a5f585e5b5f585e5b)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557887545028 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557887545029 2019.05.14 23:32:25)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 580d5f5b550e0f4f5d084a020c5e0d5e5b5e505d0e)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557887545040 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557887545041 2019.05.14 23:32:25)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 67336d67353130706160753c3361646063616e6131)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 1504          1557887545054 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557887545055 2019.05.14 23:32:25)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 77232076792123607622332d2f707770747123717e)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557887545060 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557887545061 2019.05.14 23:32:25)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 86d3868889d0d191818593dc83808783d080d2808f)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557887688407 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557887688408 2019.05.14 23:34:48)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 76257477742126607275642c267072707270737174)
	(_ent
		(_time 1557887391416)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . Adder 1 -1)
)
I 000044 55 804           1557887688426 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557887688427 2019.05.14 23:34:48)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 86d5d18985d0da90d38293dddf80d28183818e80d2)
	(_ent
		(_time 1557887341492)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557887688436 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557887688437 2019.05.14 23:34:48)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 95c7969a93c3c183979785cfc79295939692959396)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557887688448 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557887688449 2019.05.14 23:34:48)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 95c7929a95c3c28290c587cfc193c09396939d90c3)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557887688459 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557887688460 2019.05.14 23:34:48)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a5f6aff2f5f3f2b2a3a2b7fef1a3a6a2a1a3aca3f3)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 1504          1557887688473 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557887688474 2019.05.14 23:34:48)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code b5e6e2e1b9e3e1a2b4e0f1efedb2b5b2b6b3e1b3bc)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557887688479 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557887688480 2019.05.14 23:34:48)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code b5e7b5e1b9e3e2a2b2b6a0efb0b3b4b0e3b3e1b3bc)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557887922205 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557887922206 2019.05.14 23:38:42)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code bbbabeefedecebadbfb8a9e1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1557887922203)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 804           1557887930300 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557887930301 2019.05.14 23:38:50)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 5956095b550f054f0c5d4c02005f0d5e5c5e515f0d)
	(_ent
		(_time 1557887341492)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557887930317 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557887930318 2019.05.14 23:38:50)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 68666c68633e3c7e6a6a78323a6f686e6b6f686e6b)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557887930340 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557887930341 2019.05.14 23:38:50)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 8886888685dedf9f8dd89ad2dc8edd8e8b8e808dde)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557887930356 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557887930357 2019.05.14 23:38:50)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 97989a98c5c1c080919085ccc391949093919e91c1)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 1504          1557887930378 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557887930379 2019.05.14 23:38:50)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code a7a8f7f0a9f1f3b0a6f2e3fdffa0a7a0a4a1f3a1ae)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557887930393 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557887930394 2019.05.14 23:38:50)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code b7b9b0e3b9e1e0a0b0b4a2edb2b1b6b2e1b1e3b1be)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557887930402 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557887930403 2019.05.14 23:38:50)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code b7b8b2e3b4e0e7a1b3b4a5ede7b1b3b1b3b1b2b0b5)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 804           1557888096050 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557888096051 2019.05.14 23:41:36)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code cfc8c99b9c9993d99acbda9496c99bc8cac8c7c99b)
	(_ent
		(_time 1557888096048)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Clk -1 0 32(_ent(_in))))
		(_port(_int next_instruction_address 0 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000044 55 804           1557888103043 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557888103044 2019.05.14 23:41:43)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 1712441115414b014213024c4e11431012101f1143)
	(_ent
		(_time 1557888096047)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Clk -1 0 32(_ent(_in))))
		(_port(_int next_instruction_address 0 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000044 55 804           1557888104308 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557888104309 2019.05.14 23:41:44)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 090c0e0e055f551f5c0d1c52500f5d0e0c0e010f5d)
	(_ent
		(_time 1557888096047)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Clk -1 0 32(_ent(_in))))
		(_port(_int next_instruction_address 0 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 703           1557888110077 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557888110078 2019.05.14 23:41:50)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 9e9c9c91c8c8ca889c9c8ec4cc999e989d999e989d)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557888110099 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557888110100 2019.05.14 23:41:50)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code aeaca8f9fef8f9b9abfebcf4faa8fba8ada8a6abf8)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557888110115 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557888110116 2019.05.14 23:41:50)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code bdbeb6e9bcebeaaabbbaafe6e9bbbebab9bbb4bbeb)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 1504          1557888110133 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557888110134 2019.05.14 23:41:50)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code cdce9b98909b99dacc98899795cacdcacecb99cbc4)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557888110147 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557888110148 2019.05.14 23:41:50)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code dddfdc8f808b8acadadec887d8dbdcd88bdb89dbd4)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557888110155 Adder
(_unit VHDL(adder 0 31(adder 0 41))
	(_version vde)
	(_time 1557888110156 2019.05.14 23:41:50)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code ecefefbfbbbbbcfae8effeb6bceae8eae8eae9ebee)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 804           1557888110174 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557888110175 2019.05.14 23:41:50)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code fcffaaadaaaaa0eaa9f8e9a7a5faa8fbf9fbf4faa8)
	(_ent
		(_time 1557888096047)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Clk -1 0 32(_ent(_in))))
		(_port(_int next_instruction_address 0 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557888796399 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557888796400 2019.05.14 23:53:16)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 87d2d48984d0d791838495ddd78183818381828085)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000043 55 703           1557888829703 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557888829704 2019.05.14 23:53:49)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a7a4f3f0a3f1f3b1a5a5b7fdf5a0a7a1a4a0a7a1a4)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557888829725 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557888829726 2019.05.14 23:53:49)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b7b4e7e3b5e1e0a0b2e7a5ede3b1e2b1b4b1bfb2e1)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557888829742 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557888829743 2019.05.14 23:53:49)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c6c49b93959091d1c0c1d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 1504          1557888829758 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557888829759 2019.05.14 23:53:49)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code d6d4d684d98082c1d783928c8ed1d6d1d5d082d0df)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557888829764 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557888829765 2019.05.14 23:53:49)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e6e5b1b5e9b0b1f1e1e5f3bce3e0e7e3b0e0b2e0ef)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 804           1557888829770 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557888829771 2019.05.14 23:53:49)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code e6e4e6b4e5b0baf0b3e2f3bdbfe0b2e1e3e1eee0b2)
	(_ent
		(_time 1557888096047)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Clk -1 0 32(_ent(_in))))
		(_port(_int next_instruction_address 0 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557888829787 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557888829788 2019.05.14 23:53:49)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code f5f7a0a5f4a2a5e3f1f6e7afa5f3f1f3f1f3f0f2f7)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000043 55 703           1557888964631 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557888964632 2019.05.14 23:56:04)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code b1b3e2e5b3e7e5a7b3b3a1ebe3b6b1b7b2b6b1b7b2)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557888964647 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557888964648 2019.05.14 23:56:04)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c1c39694c59796d6c491d39b95c794c7c2c7c9c497)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557888964658 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557888964659 2019.05.14 23:56:04)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d0d38a82858687c7d6d7c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 1504          1557888964675 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557888964676 2019.05.14 23:56:04)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e0e3e7b3e9b6b4f7e1b5a4bab8e7e0e7e3e6b4e6e9)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557888964681 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557888964682 2019.05.14 23:56:04)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e0e2b0b3e9b6b7f7e7e3f5bae5e6e1e5b6e6b4e6e9)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 804           1557888964687 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557888964688 2019.05.14 23:56:04)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code efece8bdbcb9b3f9baebfab4b6e9bbe8eae8e7e9bb)
	(_ent
		(_time 1557888096047)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Clk -1 0 32(_ent(_in))))
		(_port(_int next_instruction_address 0 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557888964698 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557888964699 2019.05.14 23:56:04)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code efecbdbcbdb8bff9ebecfdb5bfe9ebe9ebe9eae8ed)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000043 55 703           1557888968126 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557888968127 2019.05.14 23:56:08)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 5d5c0c5e0a0b094b5f5f4d070f5a5d5b5e5a5d5b5e)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557888968141 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557888968142 2019.05.14 23:56:08)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 6d6c386d3c3b3a7a683d7f37396b386b6e6b65683b)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557888968156 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557888968157 2019.05.14 23:56:08)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7c7c247d7a2a2b6b7a7b6e27287a7f7b787a757a2a)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 1504          1557888968173 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557888968174 2019.05.14 23:56:08)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 8c8c8982d6dad89b8dd9c8d6d48b8c8b8f8ad88a85)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557888968179 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557888968180 2019.05.14 23:56:08)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 8c8dde82d6dadb9b8b8f99d6898a8d89da8ad88a85)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 804           1557888968185 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557888968186 2019.05.14 23:56:08)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 8c8c8983dadad09ad98899d7d58ad88b898b848ad8)
	(_ent
		(_time 1557888096047)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Clk -1 0 32(_ent(_in))))
		(_port(_int next_instruction_address 0 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557888968193 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557888968194 2019.05.14 23:56:08)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 9b9bcb94cdcccb8d9f9889c1cb9d9f9d9f9d9e9c99)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3636          1557889135814 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557889135815 2019.05.14 23:58:55)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 64346464353233736535763f3062676360626d6232)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000043 55 703           1557889169471 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557889169472 2019.05.14 23:59:29)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code dddd8e8f8a8b89cbdfdfcd878fdadddbdedadddbde)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557889169485 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557889169486 2019.05.14 23:59:29)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code ececbbbfbababbfbe9bcfeb6b8eab9eaefeae4e9ba)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1567          1557889169496 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557889169497 2019.05.14 23:59:29)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code ecedb6bfeababbfbeaebfeb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 3636          1557889169516 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557889169517 2019.05.14 23:59:29)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 0c0d510a0a5a5b1b0d5d1e57580a0f0b080a050a5a)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557889169533 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557889169534 2019.05.14 23:59:29)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 1b1a1b1c404d4f0c1a4e5f41431c1b1c181d4f1d12)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557889169543 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557889169544 2019.05.14 23:59:29)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1b1b4c1c404d4c0c1c180e411e1d1a1e4d1d4f1d12)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 804           1557889169562 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557889169563 2019.05.14 23:59:29)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 3a3b3a3e6e6c662c6f3e2f61633c6e3d3f3d323c6e)
	(_ent
		(_time 1557888096047)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Clk -1 0 32(_ent(_in))))
		(_port(_int next_instruction_address 0 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557889169585 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557889169586 2019.05.14 23:59:29)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 4a4b1f481f1d1a5c4e4958101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3636          1557889169707 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557889169708 2019.05.14 23:59:29)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c7c69a92959190d0c696d59c93c1c4c0c3c1cec191)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000044 55 808           1557889667719 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557889667720 2019.05.15 00:07:47)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 2720742225717b317223327c7e21732022202f2173)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000044 55 808           1557889669687 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557889669688 2019.05.15 00:07:49)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code d7d0d684d5818bc182d3c28c8ed183d0d2d0dfd183)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000058 55 3637          1557889672431 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557889672432 2019.05.15 00:07:52)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 86828688d5d0d19187d794ddd280858182808f80d0)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000046 55 908           1557889702868 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557889702869 2019.05.15 00:08:22)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 6b3c6a6b3d3c3b7d6f6879313b6d6f6d6f6d6e6c69)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000046 55 908           1557889707218 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557889707219 2019.05.15 00:08:27)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 732773727424236577706129237577757775767471)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1567          1557889709341 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557889709342 2019.05.15 00:08:29)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c094c095959697d7c6c7d29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557889709365 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557889709366 2019.05.15 00:08:29)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code cf9ac69a9a999bd9cdcddf959dc8cfc9ccc8cfc9cc)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557889709382 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557889709383 2019.05.15 00:08:29)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code df8ad28d8c8988c8da8fcd858bd98ad9dcd9d7da89)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000058 55 3637          1557889709405 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557889709406 2019.05.15 00:08:29)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code feaafeaefea8a9e9ffafeca5aaf8fdf9faf8f7f8a8)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557889709426 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557889709427 2019.05.15 00:08:29)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 0e5a0b0852585a190f5b4a5456090e090d085a0807)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557889709436 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557889709437 2019.05.15 00:08:29)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1d484f1a404b4a0a1a1e0847181b1c184b1b491b14)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 808           1557889709449 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557889709450 2019.05.15 00:08:29)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 1d49181b4c4b410b48190846441b491a181a151b49)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557889709475 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557889709476 2019.05.15 00:08:29)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 3d696d386d6a6d2b393e2f676d3b393b393b383a3f)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3637          1557889709585 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557889709586 2019.05.15 00:08:29)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code aafef2fdaefcfdbdabfbb8f1feaca9adaeaca3acfc)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 1567          1557889713081 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557889713082 2019.05.15 00:08:33)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 56035755050001415051440d0250555152505f5000)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557889713100 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557889713101 2019.05.15 00:08:33)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 66326e66633032706464763c346166606561666065)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557889713110 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557889713111 2019.05.15 00:08:33)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 75217974752322627025672f2173207376737d7023)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557889713128 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557889713129 2019.05.15 00:08:33)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 85d0d98a85d3d993d08190dedc83d18280828d83d1)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557889713147 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557889713148 2019.05.15 00:08:33)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 95c09c9a94c2c583919687cfc59391939193909297)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3637          1557889713164 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557889713165 2019.05.15 00:08:33)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code a4f1a5f3f5f2f3b3a5f5b6fff0a2a7a3a0a2ada2f2)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557889713182 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557889713183 2019.05.15 00:08:33)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code b4e1e8e0b9e2e0a3b5e1f0eeecb3b4b3b7b2e0b2bd)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557889713193 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557889713194 2019.05.15 00:08:33)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code c397c896c99594d4c4c0d699c6c5c2c695c597c5ca)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557889714583 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557889714584 2019.05.15 00:08:34)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 32676e3765646525343520696634313536343b3464)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557889714599 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557889714600 2019.05.15 00:08:34)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 421617404314165440405218104542444145424441)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557889714610 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557889714611 2019.05.15 00:08:34)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 51050052550706465401430b055704575257595407)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557889714624 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557889714625 2019.05.15 00:08:34)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 6134606065373d773465743a386735666466696735)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557889714638 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557889714639 2019.05.15 00:08:34)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 71242570742621677572632b217775777577747673)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3637          1557889714649 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557889714650 2019.05.15 00:08:34)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 71242d70252726667020632a257772767577787727)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557889714663 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557889714664 2019.05.15 00:08:34)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 80d5818e89d6d49781d5c4dad88780878386d48689)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557889714669 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557889714670 2019.05.15 00:08:34)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 80d4d68e89d6d797878395da85868185d686d48689)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557889715251 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557889715252 2019.05.15 00:08:35)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d280db80858485c5d4d5c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557889715267 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557889715268 2019.05.15 00:08:35)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code e2b1e2b1e3b4b6f4e0e0f2b8b0e5e2e4e1e5e2e4e1)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557889715279 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557889715280 2019.05.15 00:08:35)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code f1a2f5a1f5a7a6e6f4a1e3aba5f7a4f7f2f7f9f4a7)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557889715293 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557889715294 2019.05.15 00:08:35)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code f1a3a5a0f5a7ade7a4f5e4aaa8f7a5f6f4f6f9f7a5)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557889715307 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557889715308 2019.05.15 00:08:35)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 01530107045651170502135b510705070507040603)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3637          1557889715319 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557889715320 2019.05.15 00:08:35)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 10421817454647071141024b441613171416191646)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557889715332 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557889715333 2019.05.15 00:08:35)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 20727524297674372175647a782720272326742629)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557889715338 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557889715339 2019.05.15 00:08:35)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 20732224297677372723357a252621257626742629)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557889715858 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557889715859 2019.05.15 00:08:35)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3361393665656424353421686735303437353a3565)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557889715874 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557889715875 2019.05.15 00:08:35)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 431040414315175541415319114443454044434540)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557889715885 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557889715886 2019.05.15 00:08:35)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 4310444145151454461351191745164540454b4615)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557889715900 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557889715901 2019.05.15 00:08:35)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 5301045155050f45065746080a55075456545b5507)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557889715914 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557889715915 2019.05.15 00:08:35)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 623060626435327466617038326466646664676560)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3637          1557889715926 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557889715927 2019.05.15 00:08:35)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 7220787325242565732360292674717576747b7424)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557889715940 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557889715941 2019.05.15 00:08:35)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 81d3d68f89d7d59680d4c5dbd98681868287d58788)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557889715946 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557889715947 2019.05.15 00:08:35)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 81d2818f89d7d696868294db84878084d787d58788)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 908           1557890091702 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557890091703 2019.05.15 00:14:51)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 57590054540007415354450d075153515351525055)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1567          1557890365954 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557890365955 2019.05.15 00:19:25)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a1f5fdf6f5f7f6b6a7a6b3faf5a7a2a6a5a7a8a7f7)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557890365973 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557890365974 2019.05.15 00:19:25)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code b1e4e4e5b3e7e5a7b3b3a1ebe3b6b1b7b2b6b1b7b2)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557890365983 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557890365984 2019.05.15 00:19:25)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c0959195c59697d7c590d29a94c695c6c3c6c8c596)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557890365998 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557890365999 2019.05.15 00:19:25)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code d084d183d5868cc685d4c58b89d684d7d5d7d8d684)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557890366015 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557890366016 2019.05.15 00:19:26)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code e0b4b4b3e4b7b0f6e4e3f2bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3637          1557890366030 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557890366031 2019.05.15 00:19:26)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code efbbb3bcecb9b8f8eebefdb4bbe9ece8ebe9e6e9b9)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557890366046 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557890366047 2019.05.15 00:19:26)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code ffabfeafa0a9abe8feaabba5a7f8fff8fcf9abf9f6)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557890366054 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557890366055 2019.05.15 00:19:26)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code ffaaa9afa0a9a8e8f8fceaa5faf9fefaa9f9abf9f6)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 808           1557890437274 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557890437275 2019.05.15 00:20:37)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 3260633635646e24673627696b34663537353a3466)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 1567          1557890440194 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557890440195 2019.05.15 00:20:40)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9bc892949ccdcc8c9d9c89c0cf9d989c9f9d929dcd)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557890440210 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557890440211 2019.05.15 00:20:40)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code abf9abfcfafdffbda9a9bbf1f9acabada8acabada8)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557890440227 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557890440228 2019.05.15 00:20:40)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code bbe9bfefecedecacbeeba9e1efbdeebdb8bdb3beed)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557890440242 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557890440243 2019.05.15 00:20:40)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code ca999e9e9e9c96dc9fcedf9193cc9ecdcfcdc2cc9e)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557890440258 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557890440259 2019.05.15 00:20:40)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code da89db888f8d8accded9c8808adcdedcdedcdfddd8)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3637          1557890440272 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557890440273 2019.05.15 00:20:40)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code eab9e3b9eebcbdfdebbbf8b1beece9edeeece3ecbc)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557890440288 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557890440289 2019.05.15 00:20:40)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code f9aaada9f9afadeef8acbda3a1fef9fefaffadfff0)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557890440294 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557890440295 2019.05.15 00:20:40)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code f9abfaa9f9afaeeefefaeca3fcfff8fcafffadfff0)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557890444968 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557890444969 2019.05.15 00:20:44)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 4919434b151f1e5e4f4e5b121d4f4a4e4d4f404f1f)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557890444983 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557890444984 2019.05.15 00:20:44)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 58095b5b530e0c4e5a5a48020a5f585e5b5f585e5b)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557890444994 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557890444995 2019.05.15 00:20:44)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 58095f5b550e0f4f5d084a020c5e0d5e5b5e505d0e)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557890445008 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557890445009 2019.05.15 00:20:45)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 68383f69653e347e3d6c7d33316e3c6f6d6f606e3c)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 908           1557890445021 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557890445022 2019.05.15 00:20:45)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 78287a79742f286e7c7b6a22287e7c7e7c7e7d7f7a)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3637          1557890445032 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557890445033 2019.05.15 00:20:45)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 87d78d89d5d1d09086d695dcd381848083818e81d1)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557890445046 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557890445047 2019.05.15 00:20:45)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 97c7c09899c1c38096c2d3cdcf9097909491c3919e)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557890445052 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557890445053 2019.05.15 00:20:45)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 97c6979899c1c080909482cd92919692c191c3919e)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 921           1557891045028 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557891045029 2019.05.15 00:30:45)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 47401445441017514346551d174143414341424045)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1567          1557891047395 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891047396 2019.05.15 00:30:47)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7f7b727e7c29286879786d242b797c787b79767929)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891047414 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891047415 2019.05.15 00:30:47)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 8e8b8a80d8d8da988c8c9ed4dc898e888d898e888d)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891047425 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891047426 2019.05.15 00:30:47)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 9e9b9e91cec8c9899bce8cc4ca98cb989d98969bc8)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891047439 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891047440 2019.05.15 00:30:47)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code ada9fdfbfcfbf1bbf8a9b8f6f4abf9aaa8aaa5abf9)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 921           1557891047453 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557891047454 2019.05.15 00:30:47)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code bdb9b8e9edeaedabb9bcafe7edbbb9bbb9bbb8babf)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3637          1557891047468 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557891047469 2019.05.15 00:30:47)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code cdc9c098cc9b9adacc9cdf9699cbcecac9cbc4cb9b)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557891047485 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557891047486 2019.05.15 00:30:47)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code dcd88c8e868a88cbdd89988684dbdcdbdfda88dad5)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557891047491 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891047492 2019.05.15 00:30:47)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code dcd9db8e868a8bcbdbdfc986d9daddd98ada88dad5)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891063539 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891063540 2019.05.15 00:31:03)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8b8b81858cdddc9c8d8c99d0df8d888c8f8d828ddd)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891063555 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891063556 2019.05.15 00:31:03)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 9b9a9894cacdcf8d99998bc1c99c9b9d989c9b9d98)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891063566 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891063567 2019.05.15 00:31:03)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code aaabadfdfefcfdbdaffab8f0feacffaca9aca2affc)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891063580 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891063581 2019.05.15 00:31:03)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code babaedefeeece6acefbeafe1e3bceebdbfbdb2bcee)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 921           1557891063594 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557891063595 2019.05.15 00:31:03)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code cacac89f9f9d9adccecbd8909acccecccecccfcdc8)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3637          1557891063607 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557891063608 2019.05.15 00:31:03)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d9d9d38b858f8eced888cb828ddfdadedddfd0df8f)
	(_ent
		(_time 1557603714159)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 65(_ent (_in))))
				(_port(_int address_bus 4 0 66(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 80(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 89(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 96(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 102(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 72(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 73(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 74(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(4))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1504          1557891063627 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557891063628 2019.05.15 00:31:03)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e9e9bebae9bfbdfee8bcadb3b1eee9eeeaefbdefe0)
	(_ent
		(_time 1557886986687)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_in))))
				(_port(_int Instruction 1 0 46(_ent (_out))))
				(_port(_int next_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1849          1557891063636 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891063637 2019.05.15 00:31:03)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e9e8e9bae9bfbefeeeeafcb3ecefe8ecbfefbdefe0)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1581          1557891122374 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891122375 2019.05.15 00:32:02)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 67653a67693133706668233d3f606760646133616e)
	(_ent
		(_time 1557891122372)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000058 55 3395          1557891133260 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891133261 2019.05.15 00:32:13)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e2e3e8b1b5b4b5f5e3edf0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1557891133257)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891136114 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891136115 2019.05.15 00:32:16)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0d0c520b0c5b5a1a0b0a1f56590b0e0a090b040b5b)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891136130 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891136131 2019.05.15 00:32:16)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 1d1d4b1a4a4b490b1f1f0d474f1a1d1b1e1a1d1b1e)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891136140 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891136141 2019.05.15 00:32:16)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2d2d7f297c7b7a3a287d3f77792b782b2e2b25287b)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891136156 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891136157 2019.05.15 00:32:16)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 3c3d3e386a6a602a69382967653a683b393b343a68)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 921           1557891136169 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557891136170 2019.05.15 00:32:16)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 3c3d6b396b6b6c2a383d2e666c3a383a383a393b3e)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3395          1557891136186 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891136187 2019.05.15 00:32:16)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 5b5a04585c0d0c4c5a5449000f5d585c5f5d525d0d)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1538          1557891136192 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891136193 2019.05.15 00:32:16)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 5b5a5958000d0f4c5a541f01035c5b5c585d0f5d52)
	(_ent
		(_time 1557891122371)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1821          1557891136198 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891136199 2019.05.15 00:32:16)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 5b5b0e58000d0c4c5c584e015e5d5a5e0d5d0f5d52)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 921           1557891184223 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557891184224 2019.05.15 00:33:04)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code fbfeababadacabedfffae9a1abfdfffdfffdfefcf9)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1567          1557891188158 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891188159 2019.05.15 00:33:08)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 5c5e045f5a0a0b4b5a5b4e07085a5f5b585a555a0a)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891188176 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891188177 2019.05.15 00:33:08)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 6c6f3d6c3c3a387a6e6e7c363e6b6c6a6f6b6c6a6f)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891188187 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891188188 2019.05.15 00:33:08)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 7b782e7a2c2d2c6c7e2b69212f7d2e7d787d737e2d)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891188201 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891188202 2019.05.15 00:33:08)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 8b898e84dcddd79dde8f9ed0d28ddf8c8e8c838ddf)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 921           1557891188214 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557891188215 2019.05.15 00:33:08)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 8b89db85dddcdb9d8f8a99d1db8d8f8d8f8d8e8c89)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3395          1557891188225 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891188226 2019.05.15 00:33:08)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9b99c3949ccdcc8c9a9489c0cf9d989c9f9d929dcd)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1538          1557891188231 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891188232 2019.05.15 00:33:08)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9b999e94c0cdcf8c9a94dfc1c39c9b9c989dcf9d92)
	(_ent
		(_time 1557891122371)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1821          1557891188237 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891188238 2019.05.15 00:33:08)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code aaa9f8fdf2fcfdbdada9bff0afacabaffcacfeaca3)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891227739 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891227740 2019.05.15 00:33:47)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f6a5fba6a5a0a1e1f0f1e4ada2f0f5f1f2f0fff0a0)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891227754 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891227755 2019.05.15 00:33:47)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 06540300035052100404165c540106000501060005)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891227765 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891227766 2019.05.15 00:33:47)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 16441711154041011346044c4210431015101e1340)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891227779 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891227780 2019.05.15 00:33:47)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 25767420257379337021307e7c23712220222d2371)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 921           1557891227792 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557891227793 2019.05.15 00:33:47)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 25762121247275332124377f752321232123202227)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3395          1557891227803 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891227804 2019.05.15 00:33:47)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 3566393065636222343a276e6133363231333c3363)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1538          1557891227809 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891227810 2019.05.15 00:33:47)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 3566643039636122343a716f6d323532363361333c)
	(_ent
		(_time 1557891122371)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1821          1557891227815 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891227816 2019.05.15 00:33:47)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 44164246491213534347511e41424541124210424d)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891231640 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891231641 2019.05.15 00:33:51)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3969343c656f6e2e3f3e2b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891231655 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891231656 2019.05.15 00:33:51)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 48194c4a431e1c5e4a4a58121a4f484e4b4f484e4b)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891231666 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891231667 2019.05.15 00:33:51)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 4819484a451e1f5f4d185a121c4e1d4e4b4e404d1e)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891231680 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891231681 2019.05.15 00:33:51)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 5808085a550e044e0d5c4d03015e0c5f5d5f505e0c)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 921           1557891231694 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557891231695 2019.05.15 00:33:51)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 67376267643037716366753d376163616361626065)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3395          1557891231705 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891231706 2019.05.15 00:33:51)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 77277a76252120607678652c2371747073717e7121)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1538          1557891231711 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891231712 2019.05.15 00:33:51)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 77272776792123607678332d2f707770747123717e)
	(_ent
		(_time 1557891122371)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1821          1557891231717 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891231718 2019.05.15 00:33:51)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 87d6808989d1d090808492dd82818682d181d3818e)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891232775 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891232776 2019.05.15 00:33:52)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9ece9f919ec8c98998998cc5ca989d999a989798c8)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891232790 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891232791 2019.05.15 00:33:52)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code adfca5fafafbf9bbafafbdf7ffaaadabaeaaadabae)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891232801 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891232802 2019.05.15 00:33:52)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code bdecb1e9ecebeaaab8edafe7e9bbe8bbbebbb5b8eb)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891232817 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891232818 2019.05.15 00:33:52)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code cc9c90989a9a90da99c8d99795ca98cbc9cbc4ca98)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 921           1557891232830 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557891232831 2019.05.15 00:33:52)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code dc8cd58e8b8b8ccad8ddce868cdad8dad8dad9dbde)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3395          1557891232841 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891232842 2019.05.15 00:33:52)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code ecbcedbfeababbfbede3feb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1538          1557891232847 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891232848 2019.05.15 00:33:52)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code ecbcb0bfb6bab8fbede3a8b6b4ebecebefeab8eae5)
	(_ent
		(_time 1557891122371)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int next_instruction_address 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1821          1557891232853 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891232854 2019.05.15 00:33:52)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code ecbde7bfb6babbfbebeff9b6e9eaede9baeab8eae5)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1320          1557891266301 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891266302 2019.05.15 00:34:26)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 99989f9699cfcd8e9896ddc3c19e999e9a9fcd9f90)
	(_ent
		(_time 1557891266299)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891268155 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891268156 2019.05.15 00:34:28)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code dcd2d78eda8a8bcbdadbce8788dadfdbd8dad5da8a)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891268171 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891268172 2019.05.15 00:34:28)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code ece3eebfbcbab8faeeeefcb6beebeceaefebeceaef)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891268182 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891268183 2019.05.15 00:34:28)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code ece3eabfbababbfbe9bcfeb6b8eab9eaefeae4e9ba)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891268197 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891268198 2019.05.15 00:34:28)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code fbf5adaaacada7edaeffeea0a2fdaffcfefcf3fdaf)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 921           1557891268210 Adder
(_unit VHDL(adder 0 31(adder 0 17))
	(_version vde)
	(_time 1557891268211 2019.05.15 00:34:28)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 0b05090d5d5c5b1d0f0a19515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1557887922202)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int next_instruction_address 0 0 35(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3395          1557891268222 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891268223 2019.05.15 00:34:28)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1b15111c1c4d4c0c1a1409404f1d181c1f1d121d4d)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((address_bus)(address_bus))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1320          1557891268228 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891268229 2019.05.15 00:34:28)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 1b154c1c404d4f0c1a145f41431c1b1c181d4f1d12)
	(_ent
		(_time 1557891266298)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557891268234 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891268235 2019.05.15 00:34:28)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 2a252a2e727c7d3d2d293f702f2c2b2f7c2c7e2c23)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891308100 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891308101 2019.05.15 00:35:08)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code ded9828cde8889c9d8d9cc858ad8ddd9dad8d7d888)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891308116 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891308117 2019.05.15 00:35:08)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code edebb8bebabbb9fbefeffdb7bfeaedebeeeaedebee)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891308128 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891308129 2019.05.15 00:35:08)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code fdfbacadacabaaeaf8adefa7a9fba8fbfefbf5f8ab)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891308142 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891308143 2019.05.15 00:35:08)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 0d0a0f0a5c5b511b58091856540b590a080a050b59)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000058 55 3398          1557891308160 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891308161 2019.05.15 00:35:08)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1c1b431b1a4a4b0b1d130e47481a1f1b181a151a4a)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1320          1557891308166 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891308167 2019.05.15 00:35:08)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 1c1b1e1b464a480b1d135846441b1c1b1f1a481a15)
	(_ent
		(_time 1557891266298)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557891308172 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891308173 2019.05.15 00:35:08)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 2c2a7928767a7b3b2b2f3976292a2d297a2a782a25)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891309604 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891309605 2019.05.15 00:35:09)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code babeb7eebeecedadbcbda8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891309623 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891309624 2019.05.15 00:35:09)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code d9dcdd8bd38f8dcfdbdbc9838bded9dfdaded9dfda)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891309633 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891309634 2019.05.15 00:35:09)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code d9dcd98bd58f8ecedc89cb838ddf8cdfdadfd1dc8f)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891309647 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891309648 2019.05.15 00:35:09)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code e9edb9bbe5bfb5ffbcedfcb2b0efbdeeeceee1efbd)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000058 55 3398          1557891309665 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891309666 2019.05.15 00:35:09)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f8fcf5a8a5aeafeff9f7eaa3acfefbfffcfef1feae)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1320          1557891309671 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891309672 2019.05.15 00:35:09)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 080c590e095e5c1f09074c52500f080f0b0e5c0e01)
	(_ent
		(_time 1557891266298)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557891309677 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891309678 2019.05.15 00:35:09)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 080d0e0e095e5f1f0f0b1d520d0e090d5e0e5c0e01)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891310727 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891310728 2019.05.15 00:35:10)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1f1b1f181c49480819180d444b191c181b19161949)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891310746 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891310747 2019.05.15 00:35:10)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 2e2b272a78787a382c2c3e747c292e282d292e282d)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891310756 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891310757 2019.05.15 00:35:10)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 3e3b333b6e6869293b6e2c646a386b383d38363b68)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891310773 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891310774 2019.05.15 00:35:10)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 4e4a134d1e1812581b4a5b1517481a494b4946481a)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000058 55 3398          1557891310794 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891310795 2019.05.15 00:35:10)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 6d696d6d6c3b3a7a6c627f36396b6e6a696b646b3b)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1320          1557891310800 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891310801 2019.05.15 00:35:10)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 6d69306d303b397a6c622937356a6d6a6e6b396b64)
	(_ent
		(_time 1557891266298)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557891310806 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891310807 2019.05.15 00:35:10)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 6d68676d303b3a7a6a6e7837686b6c683b6b396b64)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891311421 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891311422 2019.05.15 00:35:11)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code deda858cde8889c9d8d9cc858ad8ddd9dad8d7d888)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891311439 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891311440 2019.05.15 00:35:11)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code ede8bfbebabbb9fbefeffdb7bfeaedebeeeaedebee)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891311450 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891311451 2019.05.15 00:35:11)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code ede8bbbebcbbbafae8bdffb7b9ebb8ebeeebe5e8bb)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891311464 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891311465 2019.05.15 00:35:11)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code fdf9fbacacaba1eba8f9e8a6a4fba9faf8faf5fba9)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000058 55 3398          1557891311483 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891311484 2019.05.15 00:35:11)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1c18461b1a4a4b0b1d130e47481a1f1b181a151a4a)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1320          1557891311489 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891311490 2019.05.15 00:35:11)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 1c181b1b464a480b1d135846441b1c1b1f1a481a15)
	(_ent
		(_time 1557891266298)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557891311498 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891311499 2019.05.15 00:35:11)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 2c297c28767a7b3b2b2f3976292a2d297a2a782a25)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891321959 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891321960 2019.05.15 00:35:21)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 01020d07555756160706135a550702060507080757)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891321980 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891321981 2019.05.15 00:35:21)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 11131416134745071313014b431611171216111712)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891321991 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891321992 2019.05.15 00:35:21)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 20222124257677372570327a742675262326282576)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891322005 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891322006 2019.05.15 00:35:22)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 3033613435666c266534256b693664373537383664)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557891322018 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557891322019 2019.05.15 00:35:22)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 40434442441710564441521a104644464446454742)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3398          1557891322029 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891322030 2019.05.15 00:35:22)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 4f4c434d4c1918584e405d141b494c484b49464919)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1320          1557891322035 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891322036 2019.05.15 00:35:22)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 4f4c1e4d10191b584e400b1517484f484c491b4946)
	(_ent
		(_time 1557891266298)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557891322041 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891322042 2019.05.15 00:35:22)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 4f4d494d10191858484c5a154a494e4a19491b4946)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1567          1557891323326 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891323327 2019.05.15 00:35:23)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 60633860353637776667723b346663676466696636)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529027)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557891323341 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557891323342 2019.05.15 00:35:23)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 70722171732624667272602a227770767377707673)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557891323352 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891323353 2019.05.15 00:35:23)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 70722571752627677520622a247625767376787526)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557891323366 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557891323367 2019.05.15 00:35:23)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 7f7c7a7f2c2923692a7b6a2426792b787a7877792b)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557891323379 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557891323380 2019.05.15 00:35:23)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 8f8cdf81ddd8df998b8e9dd5df898b898b898a888d)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3398          1557891323391 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557891323392 2019.05.15 00:35:23)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9f9cc7909cc9c8889e908dc4cb999c989b999699c9)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1320          1557891323397 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557891323398 2019.05.15 00:35:23)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9f9c9a90c0c9cb889e90dbc5c7989f989c99cb9996)
	(_ent
		(_time 1557891266298)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557891323403 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557891323404 2019.05.15 00:35:23)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 9f9dcd90c0c9c888989c8ac59a999e9ac999cb9996)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557891534563 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557891534564 2019.05.15 00:38:54)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 828d888cd5d4d595848590d9d684818586848b84d4)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000055 55 885           1557891534586 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557891534587 2019.05.15 00:38:54)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 929c959d95c4c58597c280c8c694c79491949a97c4)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1490          1557892408329 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557892408330 2019.05.15 00:53:28)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a8fba9fff5feffbfaeafbaf3fcaeabafacaea1aefe)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 703           1557892408352 PC
(_unit VHDL(pc 0 28(pc 0 38))
	(_version vde)
	(_time 1557892408353 2019.05.15 00:53:28)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code b8eab0ecb3eeecaebabaa8e2eabfb8bebbbfb8bebb)
	(_ent
		(_time 1557602672882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 32(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . PC 1 -1)
)
I 000055 55 885           1557892408367 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 38))
	(_version vde)
	(_time 1557892408368 2019.05.15 00:53:28)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c795cb92c59190d0c297d59d93c192c1c4c1cfc291)
	(_ent
		(_time 1557605083950)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__50(_arch 1 0 50(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557892408381 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557892408382 2019.05.15 00:53:28)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code d7848b84d5818bc182d3c28c8ed183d0d2d0dfd183)
	(_ent
		(_time 1557889338614)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557892408397 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557892408398 2019.05.15 00:53:28)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code e7b4eeb4e4b0b7f1e3e6f5bdb7e1e3e1e3e1e2e0e5)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3398          1557892408413 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 35))
	(_version vde)
	(_time 1557892408414 2019.05.15 00:53:28)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f6a5f7a6a5a0a1e1f7f9e4ada2f0f5f1f2f0fff0a0)
	(_ent
		(_time 1557891133256)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int PCSrc -1 0 55(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 56(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 57(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 58(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 63(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 64(_ent (_in))))
				(_port(_int address_bus 4 0 65(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 48(_ent (_in))))
				(_port(_int Instruction 2 0 49(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 41(_ent (_in))))
				(_port(_int address_bus 1 0 42(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst U1 0 79(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 88(_comp PC)
		(_port
			((Clk)(Clk))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 95(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 101(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 71(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 72(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 73(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1320          1557892408419 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1557892408420 2019.05.15 00:53:28)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code f6a5aaa6f9a0a2e1f7f9b2acaef1f6f1f5f0a2f0ff)
	(_ent
		(_time 1557891266298)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int PCSrc -1 0 43(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 44(_ent (_in))))
				(_port(_int Instruction 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 53(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1808          1557892408425 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557892408426 2019.05.15 00:53:28)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 06540c00095051110105135c03000703500052000f)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 38(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 43(_ent (_out))))
				(_port(_int PCSrc -1 0 44(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 45(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 59(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 66(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 51(_arch(_uni))))
		(_sig(_int PCSrc -1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 850           1557892472346 Mux
(_unit VHDL(mux 0 28(mux 0 41))
	(_version vde)
	(_time 1557892472347 2019.05.15 00:54:32)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code b8ebeeedb5eee4aeedbbade3e1beecbfbdbfb0beec)
	(_ent
		(_time 1557892472344)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Reset -1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 35(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 840           1557892596087 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557892596088 2019.05.15 00:56:36)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 0e5a080858585a180c011e545c090e080d090e080d)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000045 55 1590          1557892824445 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557892824446 2019.05.15 01:00:24)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 15174312194341021440514f4d121512161341131c)
	(_ent
		(_time 1557892824443)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557892847102 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557892847103 2019.05.15 01:00:47)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9699ce99c5c0c181909184cdc290959192909f90c0)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 840           1557892847117 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557892847118 2019.05.15 01:00:47)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a5abf4f2a3f3f1b3a7aab5fff7a2a5a3a6a2a5a3a6)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000044 55 808           1557892847132 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557892847133 2019.05.15 01:00:47)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code b5bab0e0b5e3e9a3e0b1a0eeecb3e1b2b0b2bdb3e1)
	(_ent
		(_time 1557892847130)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557892847155 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557892847156 2019.05.15 01:00:47)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code d4db8486d48384c2d0d5c68e84d2d0d2d0d2d1d3d6)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557892847168 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557892847169 2019.05.15 01:00:47)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e4ebbcb7b5b2b3f3e5b1f6bfb0e2e7e3e0e2ede2b2)
	(_ent
		(_time 1557892847166)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557892847174 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557892847175 2019.05.15 01:00:47)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e4ebe1b7e9b2b0f3e5b1a0bebce3e4e3e7e2b0e2ed)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2137          1557892847181 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557892847182 2019.05.15 01:00:47)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e4eab6b7e9b2b3f3e3b3f1bee1e2e5e1b2e2b0e2ed)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 931           1557892895681 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557892895682 2019.05.15 01:01:35)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 585a545b550e0f4f5e5b4a020c5e0d5e5b5e505d0e)
	(_ent
		(_time 1557892895679)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__51(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000059 55 1490          1557892897887 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557892897888 2019.05.15 01:01:37)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f3f3faa3a5a5a4e4f5f4e1a8a7f5f0f4f7f5faf5a5)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 840           1557892897902 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557892897903 2019.05.15 01:01:37)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 0302020503555715010c1359510403050004030500)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 931           1557892897914 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557892897915 2019.05.15 01:01:37)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 1213171515444505141100484614471411141a1744)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__51(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557892897926 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557892897927 2019.05.15 01:01:37)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 2222772725747e34772637797b24762527252a2476)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557892897942 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557892897943 2019.05.15 01:01:37)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 31313134346661273530236b613735373537343633)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557892897954 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557892897955 2019.05.15 01:01:37)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 41414943151716564014531a154742464547484717)
	(_ent
		(_time 1557892847165)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557892897960 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557892897961 2019.05.15 01:01:37)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 41411443491715564014051b194641464247154748)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2149          1557892897966 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557892897967 2019.05.15 01:01:37)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 41404343491716564616541b444740441747154748)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557892900040 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557892900041 2019.05.15 01:01:40)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 5f5f5f5c5c09084859584d040b595c585b59565909)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 840           1557892900056 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557892900057 2019.05.15 01:01:40)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 6f6e666f3a393b796d607f353d686f696c686f696c)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 931           1557892900067 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557892900068 2019.05.15 01:01:40)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 7e7f737f2e282969787d6c242a782b787d78767b28)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__51(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557892900078 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557892900079 2019.05.15 01:01:40)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 8e8ed381ded8d298db8a9bd5d788da898b898688da)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557892900094 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557892900095 2019.05.15 01:01:40)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 9e9e9691cfc9ce889a9f8cc4ce989a989a989b999c)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557892900105 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557892900106 2019.05.15 01:01:40)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9e9e9e919ec8c9899fcb8cc5ca989d999a989798c8)
	(_ent
		(_time 1557892847165)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557892900111 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557892900112 2019.05.15 01:01:40)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code adadf0faf0fbf9baacf8e9f7f5aaadaaaeabf9aba4)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2149          1557892900117 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557892900118 2019.05.15 01:01:40)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code adaca7faf0fbfabaaafab8f7a8abaca8fbabf9aba4)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557892901330 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557892901331 2019.05.15 01:01:41)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 70702c71252627677677622b247673777476797626)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 840           1557892901345 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557892901346 2019.05.15 01:01:41)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 8081d58e83d6d496828f90dad28780868387808683)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 931           1557892901356 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557892901357 2019.05.15 01:01:41)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 8f8ede81dcd9d898898c9dd5db89da898c89878ad9)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(1)(2)))))
			(line__51(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 2 -1)
)
I 000044 55 808           1557892901368 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557892901369 2019.05.15 01:01:41)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 8f8f8e80dcd9d399da8b9ad4d689db888a888789db)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557892901384 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557892901385 2019.05.15 01:01:41)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 9f9fcb90cdc8cf899b9e8dc5cf999b999b999a989d)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557892901396 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557892901397 2019.05.15 01:01:41)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code afaff3f8acf9f8b8aefabdf4fba9aca8aba9a6a9f9)
	(_ent
		(_time 1557892847165)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557892901402 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557892901403 2019.05.15 01:01:41)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code afafaef8f0f9fbb8aefaebf5f7a8afa8aca9fba9a6)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2149          1557892901408 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557892901409 2019.05.15 01:01:41)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code bebfe8eae2e8e9a9b9e9abe4bbb8bfbbe8b8eab8b7)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557893056093 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557893056094 2019.05.15 01:04:16)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code feaba6aefea8a9e9f8f9eca5aaf8fdf9faf8f7f8a8)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 840           1557893056112 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557893056113 2019.05.15 01:04:16)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 0d595f0b5a5b591b0f021d575f0a0d0b0e0a0d0b0e)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 779           1557893056126 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557893056127 2019.05.15 01:04:16)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 1d494b1a4c4b4a0a18480f47491b481b1e1b15184b)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557893056150 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557893056151 2019.05.15 01:04:16)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 2d782b287c7b713b78293876742b792a282a252b79)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557893056166 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557893056167 2019.05.15 01:04:16)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 3c696f396b6b6c2a383d2e666c3a383a383a393b3e)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557893056178 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557893056179 2019.05.15 01:04:16)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 4c19174e4a1a1b5b4d195e17184a4f4b484a454a1a)
	(_ent
		(_time 1557892847165)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557893056184 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557893056185 2019.05.15 01:04:16)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 4c194a4e161a185b4d190816144b4c4b4f4a184a45)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2149          1557893056190 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557893056191 2019.05.15 01:04:16)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 5b0f0a58000d0c4c5c0c4e015e5d5a5e0d5d0f5d52)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557893111350 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557893111351 2019.05.15 01:05:11)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d087db82858687c7d6d7c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 840           1557893111369 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557893111370 2019.05.15 01:05:11)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code df89dd8d8a898bc9ddd0cf858dd8dfd9dcd8dfd9dc)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 782           1557893111380 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557893111381 2019.05.15 01:05:11)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code efb9e9bcbcb9b8f8eabdfdb5bbe9bae9ece9e7eab9)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557893111397 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557893111398 2019.05.15 01:05:11)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code ffa8a9aeaca9a3e9aafbeaa4a6f9abf8faf8f7f9ab)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557893111410 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557893111411 2019.05.15 01:05:11)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 0e590c085f595e180a0f1c545e080a080a080b090c)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557893111424 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557893111425 2019.05.15 01:05:11)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1e4914191e4849091f4b0c454a181d191a18171848)
	(_ent
		(_time 1557892847165)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557893111430 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557893111431 2019.05.15 01:05:11)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 1e49491942484a091f4b5a4446191e191d184a1817)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2149          1557893111436 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557893111437 2019.05.15 01:05:11)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1e481e194248490919490b441b181f1b48184a1817)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557893125055 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557893125056 2019.05.15 01:05:25)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 57055654050100405150450c0351545053515e5101)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 840           1557893125071 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557893125072 2019.05.15 01:05:25)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 66356e66633032706469763c346166606561666065)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 782           1557893125083 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557893125084 2019.05.15 01:05:25)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 76257a77752021617324642c2270237075707e7320)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557893125094 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557893125095 2019.05.15 01:05:25)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 86d4da8985d0da90d38293dddf80d28183818e80d2)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557893125107 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557893125108 2019.05.15 01:05:25)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 95c79c9a94c2c583919487cfc59391939193909297)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557893125118 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557893125119 2019.05.15 01:05:25)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 95c7949ac5c3c28294c087cec193969291939c93c3)
	(_ent
		(_time 1557892847165)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557893125124 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557893125125 2019.05.15 01:05:25)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code a5f7f9f2a9f3f1b2a4f0e1fffda2a5a2a6a3f1a3ac)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2149          1557893125130 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557893125131 2019.05.15 01:05:25)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code a5f6aef2a9f3f2b2a2f2b0ffa0a3a4a0f3a3f1a3ac)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557893240301 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557893240302 2019.05.15 01:07:20)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8986d187d5dfde9e8f8e9bd2dd8f8a8e8d8f808fdf)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557893240320 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557893240321 2019.05.15 01:07:20)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 9896c99793cecc8e9a9788c2ca9f989e9b9f989e9b)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 782           1557893240371 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557893240372 2019.05.15 01:07:20)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c7c99292c59190d0c295d59d93c192c1c4c1cfc291)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557893240382 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557893240383 2019.05.15 01:07:20)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code d7d8d284d5818bc182d3c28c8ed183d0d2d0dfd183)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557893240395 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557893240396 2019.05.15 01:07:20)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code e7e8b7b4e4b0b7f1e3e6f5bdb7e1e3e1e3e1e2e0e5)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557893240407 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557893240408 2019.05.15 01:07:20)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f6f9aea6a5a0a1e1f7a3e4ada2f0f5f1f2f0fff0a0)
	(_ent
		(_time 1557892847165)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557893240413 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557893240414 2019.05.15 01:07:20)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code f6f9f3a6f9a0a2e1f7a3b2acaef1f6f1f5f0a2f0ff)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2149          1557893240419 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557893240420 2019.05.15 01:07:20)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code f6f8a4a6f9a0a1e1f1a1e3acf3f0f7f3a0f0a2f0ff)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557893490418 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557893490419 2019.05.15 01:11:30)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8686dd88d5d0d191808194ddd280858182808f80d0)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557893490434 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557893490435 2019.05.15 01:11:30)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a5a4f7f2a3f3f1b3a7aab5fff7a2a5a3a6a2a5a3a6)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 877           1557893490449 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557893490450 2019.05.15 01:11:30)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code a5a4f3f2a5f3f2b2a0f5b7fff1a3f0a3a6a3ada0f3)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557893490467 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557893490468 2019.05.15 01:11:30)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code c5c5c391c59399d390c1d09e9cc391c2c0c2cdc391)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557893490484 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557893490485 2019.05.15 01:11:30)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code d4d48786d48384c2d0d5c68e84d2d0d2d0d2d1d3d6)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557893490496 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557893490497 2019.05.15 01:11:30)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d4d48f86858283c3d581c68f80d2d7d3d0d2ddd282)
	(_ent
		(_time 1557892847165)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557893490502 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557893490503 2019.05.15 01:11:30)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e4e4e2b7e9b2b0f3e5b1a0bebce3e4e3e7e2b0e2ed)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2149          1557893490508 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557893490509 2019.05.15 01:11:30)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e4e5b5b7e9b2b3f3e3b3f1bee1e2e5e1b2e2b0e2ed)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 848           1557893556895 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557893556896 2019.05.15 01:12:36)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 3b3a6d3e6a6d6f2d39342b61693c3b3d383c3b3d38)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . PC 1 -1)
)
I 000059 55 1490          1557893558429 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557893558430 2019.05.15 01:12:38)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 36373a33656061213031246d6230353132303f3060)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557893558448 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557893558449 2019.05.15 01:12:38)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 4545404743131153474a551f174245434642454346)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . PC 1 -1)
)
I 000055 55 877           1557893558459 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557893558460 2019.05.15 01:12:38)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 55555456550302425005470f0153005356535d5003)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557893558470 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557893558471 2019.05.15 01:12:38)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 65643464653339733061703e3c63316260626d6331)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557893558483 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557893558484 2019.05.15 01:12:38)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 74757075742324627075662e247270727072717376)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557893558495 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557893558496 2019.05.15 01:12:38)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 74757875252223637521662f2072777370727d7222)
	(_ent
		(_time 1557892847165)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557893558501 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557893558502 2019.05.15 01:12:38)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 8485d58a89d2d09385d1c0dedc8384838782d0828d)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2149          1557893558507 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557893558508 2019.05.15 01:12:38)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 8484828a89d2d39383d391de81828581d282d0828d)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 877           1557893667585 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557893667586 2019.05.15 01:14:27)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 9a9cc895cecccd8d9c9c88c0ce9ccf9c999c929fcc)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000059 55 1490          1557893670370 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557893670371 2019.05.15 01:14:30)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 77732f76252120607170652c2371747073717e7121)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557893670385 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557893670386 2019.05.15 01:14:30)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 8782d68983d1d391858897ddd58087818480878184)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . PC 1 -1)
)
I 000055 55 877           1557893670396 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557893670397 2019.05.15 01:14:30)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 9792c29895c1c080919185cdc391c29194919f92c1)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557893670410 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557893670411 2019.05.15 01:14:30)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code a6a2a3f0a5f0fab0f3a2b3fdffa0f2a1a3a1aea0f2)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557893670424 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557893670425 2019.05.15 01:14:30)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code b6b2e6e2b4e1e6a0b2b7a4ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557893670435 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557893670436 2019.05.15 01:14:30)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c5c19d90959392d2c490d79e91c3c6c2c1c3ccc393)
	(_ent
		(_time 1557892847165)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557893670441 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557893670442 2019.05.15 01:14:30)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code c5c1c090c99391d2c490819f9dc2c5c2c6c391c3cc)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2149          1557893670447 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557893670448 2019.05.15 01:14:30)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code c5c09790c99392d2c292d09fc0c3c4c093c391c3cc)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557946710394 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557946710395 2019.05.15 15:58:30)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9696cd99c5c0c181909184cdc290959192909f90c0)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557946710427 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557946710428 2019.05.15 15:58:30)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code b6b7e4e2b3e0e2a0b4b9a6ece4b1b6b0b5b1b6b0b5)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . PC 1 -1)
)
I 000055 55 877           1557946710448 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557946710449 2019.05.15 15:58:30)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c5c49390c59392d2c3c3d79f91c390c3c6c3cdc093)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557946710470 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557946710471 2019.05.15 15:58:30)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code d5d5d386d58389c380d1c08e8cd381d2d0d2ddd381)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557946710509 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557946710510 2019.05.15 15:58:30)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 04045602045354120005165e540200020002010306)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3528          1557946710538 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 36))
	(_version vde)
	(_time 1557946710539 2019.05.15 15:58:30)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 2323792775757434227631787725202427252a2575)
	(_ent
		(_time 1557892847165)
	)
	(_comp
		(Mux
			(_object
				(_port(_int Clk -1 0 55(_ent (_in))))
				(_port(_int PCSrc -1 0 56(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 57(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 58(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 59(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 64(_ent (_in))))
				(_port(_int Reset -1 0 65(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 66(_ent (_in))))
				(_port(_int address_bus 4 0 67(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 49(_ent (_in))))
				(_port(_int Instruction 2 0 50(_ent (_out))))
			)
		)
		(Adder
			(_object
				(_port(_int Clk -1 0 42(_ent (_in))))
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst U2 0 90(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 98(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst U4 0 104(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 73(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 74(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 75(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1428          1557946710546 mips
(_unit VHDL(mips 0 27(mips 0 37))
	(_version vde)
	(_time 1557946710547 2019.05.15 15:58:30)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 2323242729757734227667797b242324202577252a)
	(_ent
		(_time 1557892824442)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int PCSrc -1 0 44(_ent (_in))))
				(_port(_int Reset -1 0 45(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 46(_ent (_in))))
				(_port(_int Instruction 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 55(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2149          1557946710554 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557946710555 2019.05.15 15:58:30)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 33326336396564243464266936353236653567353a)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1834          1557947748476 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557947748477 2019.05.15 16:15:48)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9597c39a99c3c18294c5d1cfcd9295929693c1939c)
	(_ent
		(_time 1557947748474)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000058 55 3802          1557947756061 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557947756062 2019.05.15 16:15:56)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 2f2f262b2c7978382d2a3d747b292c282b29262979)
	(_ent
		(_time 1557947756058)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 1490          1557947761823 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557947761824 2019.05.15 16:16:01)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b4b5bbe0e5e2e3a3b2b3a6efe0b2b7b3b0b2bdb2e2)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557947761839 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557947761840 2019.05.15 16:16:01)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code c4c4c291c39290d2c6cbd49e96c3c4c2c7c3c4c2c7)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
	)
	(_model . PC 1 -1)
)
I 000055 55 877           1557947761851 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557947761852 2019.05.15 16:16:01)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code d4d4d686d58283c3d2d2c68e80d281d2d7d2dcd182)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557947761865 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557947761866 2019.05.15 16:16:01)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code e3e2b1b1e5b5bff5b6e7f6b8bae5b7e4e6e4ebe5b7)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557947761876 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557947761877 2019.05.15 16:16:01)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code e3e2e4b0e4b4b3f5e7e2f1b9b3e5e7e5e7e5e6e4e1)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557947761887 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557947761888 2019.05.15 16:16:01)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f3f2fca3a5a5a4e4f1f6e1a8a7f5f0f4f7f5faf5a5)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557947761899 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557947761900 2019.05.15 16:16:01)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 0203510409545615035246585a050205010456040b)
	(_ent
		(_time 1557947748473)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557947761905 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557947761906 2019.05.15 16:16:01)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 02020604095455150555175807040307540456040b)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557947875164 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557947875165 2019.05.15 16:17:55)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 74717c75252223637273662f2072777370727d7222)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557947875179 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557947875180 2019.05.15 16:17:55)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 8480858a83d2d092868b94ded68384828783848287)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 877           1557947875189 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557947875190 2019.05.15 16:17:55)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 8480818a85d2d393828296ded082d18287828c81d2)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557947875201 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557947875202 2019.05.15 16:17:55)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 9396c69d95c5cf85c69786c8ca95c79496949b95c7)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 922           1557947875219 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557947875220 2019.05.15 16:17:55)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code a3a6a3f4a4f4f3b5a7a2b1f9f3a5a7a5a7a5a6a4a1)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(2))(_sens(1))(_mon)(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557947875230 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557947875231 2019.05.15 16:17:55)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code b3b6bbe7e5e5e4a4b1b6a1e8e7b5b0b4b7b5bab5e5)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557947875241 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557947875242 2019.05.15 16:17:55)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code c2c79797c99496d5c39286989ac5c2c5c1c496c4cb)
	(_ent
		(_time 1557947748473)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557947875247 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557947875248 2019.05.15 16:17:55)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code c2c6c097c99495d5c595d798c7c4c3c794c496c4cb)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 935           1557948038256 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557948038257 2019.05.15 16:20:38)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 8addde84dfddda9c8e8598d0da8c8e8c8e8c8f8d88)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1490          1557948040394 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557948040395 2019.05.15 16:20:40)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d783d885858180c0d1d0c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557948040408 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557948040409 2019.05.15 16:20:40)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code e6b3e0b5e3b0b2f0e4e9f6bcb4e1e6e0e5e1e6e0e5)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 877           1557948040420 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557948040421 2019.05.15 16:20:40)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code f6a3f4a6f5a0a1e1f0f0e4aca2f0a3f0f5f0fef3a0)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557948040431 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557948040432 2019.05.15 16:20:40)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 0652550105505a105302135d5f00520103010e0052)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557948040443 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557948040444 2019.05.15 16:20:40)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 1541131214424503111a074f451311131113101217)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557948040459 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557948040460 2019.05.15 16:20:40)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 25712b21757372322720377e7123262221232c2373)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557948040472 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557948040473 2019.05.15 16:20:40)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 25717621297371322475617f7d222522262371232c)
	(_ent
		(_time 1557947748473)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557948040478 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557948040479 2019.05.15 16:20:40)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 35603130396362223262206f30333430633361333c)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557948730962 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557948730963 2019.05.15 16:32:10)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 696b6069353f3e7e6f6e7b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557948730978 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557948730979 2019.05.15 16:32:10)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 797a7978732f2d6f7b7669232b7e797f7a7e797f7a)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 877           1557948730988 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557948730989 2019.05.15 16:32:10)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 797a7d78752f2e6e7c296b232d7f2c7f7a7f717c2f)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557948731005 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557948731006 2019.05.15 16:32:11)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 989acc9695cec48ecd9c8dc3c19ecc9f9d9f909ecc)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557948731018 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557948731019 2019.05.15 16:32:11)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 989a999794cfc88e9c978ac2c89e9c9e9c9e9d9f9a)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557948731030 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557948731031 2019.05.15 16:32:11)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code a7a5aef0f5f1f0b0a5a2b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557948731042 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557948731043 2019.05.15 16:32:11)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code b7b5e3e3b9e1e3a0b6e7f3edefb0b7b0b4b1e3b1be)
	(_ent
		(_time 1557947748473)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557948731048 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557948731049 2019.05.15 16:32:11)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code b7b4b4e3b9e1e0a0b0e0a2edb2b1b6b2e1b1e3b1be)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557948799775 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557948799776 2019.05.15 16:33:19)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 35376830656362223332276e6133363231333c3363)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557948799788 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557948799789 2019.05.15 16:33:19)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 4546114743131153474a551f174245434642454346)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 877           1557948799799 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557948799800 2019.05.15 16:33:19)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 45461547451312524015571f1143104346434d4013)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000044 55 808           1557948799816 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557948799817 2019.05.15 16:33:19)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 55575557550309430051400e0c53015250525d5301)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557948799827 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557948799828 2019.05.15 16:33:19)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 6466316464333472606b763e346260626062616366)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557948799838 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557948799839 2019.05.15 16:33:19)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 74762975252223637671662f2072777370727d7222)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557948799850 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557948799851 2019.05.15 16:33:19)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 8486848a89d2d09385d4c0dedc8384838782d0828d)
	(_ent
		(_time 1557947748473)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557948799856 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557948799857 2019.05.15 16:33:19)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 8487d38a89d2d39383d391de81828581d282d0828d)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 877           1557948851337 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557948851338 2019.05.15 16:34:11)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code a0a6a2f7a5f6f7b7a5f0b2faf4a6f5a6a3a6a8a5f6)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000044 55 834           1557949479363 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557949479364 2019.05.15 16:44:39)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code d087d683d5868cc68586c58b89d684d7d5d7d8d684)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 1490          1557949481140 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557949481141 2019.05.15 16:44:41)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c591ce90959392d2c3c2d79e91c3c6c2c1c3ccc393)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557949481156 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557949481157 2019.05.15 16:44:41)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code d481d686d38280c2d6dbc48e86d3d4d2d7d3d4d2d7)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 877           1557949481167 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557949481168 2019.05.15 16:44:41)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code e4b1e2b7e5b2b3f3e1b4f6beb0e2b1e2e7e2ece1b2)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 1 -1)
)
I 000044 55 834           1557949481180 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557949481181 2019.05.15 16:44:41)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code f4a0a2a5f5a2a8e2a1a2e1afadf2a0f3f1f3fcf2a0)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557949481198 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557949481199 2019.05.15 16:44:41)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 0357010504545315070c1159530507050705060401)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557949481217 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557949481218 2019.05.15 16:44:41)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1347191445454404111601484715101417151a1545)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557949481229 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557949481230 2019.05.15 16:44:41)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 2377742729757734227367797b242324202577252a)
	(_ent
		(_time 1557947748473)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557949481235 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557949481236 2019.05.15 16:44:41)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 23762327297574342474367926252226752577252a)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557950518400 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557950518401 2019.05.15 17:01:58)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 96989999c5c0c181909184cdc290959192909f90c0)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557950518417 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557950518418 2019.05.15 17:01:58)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a6a9a0f1a3f0f2b0a4a9b6fcf4a1a6a0a5a1a6a0a5)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1064          1557950518429 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557950518430 2019.05.15 17:01:58)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b6b9b4e2b5e0e1a1b0b1a4ece2b0e3b0b5b0beb3e0)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__53(_arch 3 0 53(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000044 55 834           1557950518448 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557950518449 2019.05.15 17:01:58)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code c5cb9791c59399d39093d09e9cc391c2c0c2cdc391)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557950518465 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557950518466 2019.05.15 17:01:58)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code d5dbd287d48285c3d1dac78f85d3d1d3d1d3d0d2d7)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557950518476 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557950518477 2019.05.15 17:01:58)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e5ebeab6b5b3b2f2e7e0f7beb1e3e6e2e1e3ece3b3)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557950518487 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557950518488 2019.05.15 17:01:58)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e5ebb7b6e9b3b1f2e4b5a1bfbde2e5e2e6e3b1e3ec)
	(_ent
		(_time 1557947748473)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557950518493 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557950518494 2019.05.15 17:01:58)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code f4fbf1a4f9a2a3e3f3a3e1aef1f2f5f1a2f2a0f2fd)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557950667329 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557950667330 2019.05.15 17:04:27)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 50050a53050607475657420b045653575456595606)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557950667345 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557950667346 2019.05.15 17:04:27)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 6034336063363476626f703a326760666367606663)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1061          1557950667356 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557950667357 2019.05.15 17:04:27)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 70242771752627677674622a247625767376787526)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 3 0 54(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000044 55 834           1557950667373 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557950667374 2019.05.15 17:04:27)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 7f2a787f2c2923692a296a2426792b787a7877792b)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557950667389 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557950667390 2019.05.15 17:04:27)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 8fdadd81ddd8df998b809dd5df898b898b898a888d)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557950667401 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557950667402 2019.05.15 17:04:27)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9ecbc4919ec8c9899c9b8cc5ca989d999a989798c8)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557950667416 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557950667417 2019.05.15 17:04:27)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code aefba9f9f2f8fab9affeeaf4f6a9aea9ada8faa8a7)
	(_ent
		(_time 1557947748473)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557950667422 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557950667423 2019.05.15 17:04:27)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code aefafef9f2f8f9b9a9f9bbf4aba8afabf8a8faa8a7)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1061          1557950742067 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557950742068 2019.05.15 17:05:42)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 4e1f4a4c1e181959484a5c141a481b484d48464b18)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 3 0 54(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000059 55 1490          1557950743487 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557950743488 2019.05.15 17:05:43)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cd9dc198cc9b9adacbcadf9699cbcecac9cbc4cb9b)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557950743504 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557950743505 2019.05.15 17:05:43)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code dc8dd98e8c8a88caded3cc868edbdcdadfdbdcdadf)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1061          1557950743514 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557950743515 2019.05.15 17:05:43)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code ecbdedbfbababbfbeae8feb6b8eab9eaefeae4e9ba)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__54(_arch 3 0 54(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000044 55 834           1557950743525 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557950743526 2019.05.15 17:05:43)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code fbabaaaaacada7edaeadeea0a2fdaffcfefcf3fdaf)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557950743541 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557950743542 2019.05.15 17:05:43)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 0b5b0c0d5d5c5b1d0f0419515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557950743552 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557950743553 2019.05.15 17:05:43)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1b4b141c1c4d4c0c191e09404f1d181c1f1d121d4d)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557950743565 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557950743566 2019.05.15 17:05:43)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 1b4b491c404d4f0c1a4b5f41431c1b1c181d4f1d12)
	(_ent
		(_time 1557947748473)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557950743571 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557950743572 2019.05.15 17:05:43)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 2a7b2f2e727c7d3d2d7d3f702f2c2b2f7c2c7e2c23)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557950810512 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557950810513 2019.05.15 17:06:50)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a4f4fff3f5f2f3b3a2a3b6fff0a2a7a3a0a2ada2f2)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557950810528 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557950810529 2019.05.15 17:06:50)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code b3e2e1e7b3e5e7a5b1bca3e9e1b4b3b5b0b4b3b5b0)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1061          1557950810539 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557950810540 2019.05.15 17:06:50)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c3929596c59594d4c5c5d19997c596c5c0c5cbc695)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__52(_arch 3 0 52(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000044 55 834           1557950810553 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557950810554 2019.05.15 17:06:50)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code d383d580d5858fc58685c6888ad587d4d6d4dbd587)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557950810570 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557950810571 2019.05.15 17:06:50)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code e2b2b1b1e4b5b2f4e6edf0b8b2e4e6e4e6e4e7e5e0)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557950810582 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557950810583 2019.05.15 17:06:50)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f2a2a9a2a5a4a5e5f0f7e0a9a6f4f1f5f6f4fbf4a4)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557950810594 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557950810595 2019.05.15 17:06:50)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code f2a2f4a2f9a4a6e5f3a2b6a8aaf5f2f5f1f4a6f4fb)
	(_ent
		(_time 1557947748473)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557950810600 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557950810601 2019.05.15 17:06:50)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 02535204095455150555175807040307540456040b)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1061          1557950918567 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557950918568 2019.05.15 17:08:38)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c294c797c59495d5c4c5d09896c497c4c1c4cac794)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__52(_arch 3 0 52(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000055 55 1061          1557951043989 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557951043990 2019.05.15 17:10:43)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b0bfe6e4b5e6e7a7b6b7a2eae4b6e5b6b3b6b8b5e6)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__52(_arch 3 0 52(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000059 55 1490          1557951061005 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557951061006 2019.05.15 17:11:01)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 287d742c757e7f3f2e2f3a737c2e2b2f2c2e212e7e)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557951061021 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557951061022 2019.05.15 17:11:01)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 37636232336163213538276d653037313430373134)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1061          1557951061032 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557951061033 2019.05.15 17:11:01)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 37636632356160203130256d6331623134313f3261)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__52(_arch 3 0 52(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000044 55 834           1557951061043 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557951061044 2019.05.15 17:11:01)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 4712464445111b511211521c1e41134042404f4113)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557951061059 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557951061060 2019.05.15 17:11:01)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 57020354540007415358450d075153515351525055)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557951061071 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557951061072 2019.05.15 17:11:01)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 66333a66353031716463743d3260656162606f6030)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557951061083 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557951061084 2019.05.15 17:11:01)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 76237777792022617726322c2e717671757022707f)
	(_ent
		(_time 1557947748473)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557951061089 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557951061090 2019.05.15 17:11:01)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 76222077792021617121632c73707773207022707f)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557951291881 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557951291882 2019.05.15 17:14:51)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 03000e0555555414050411585705000407050a0555)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557951291897 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557951291898 2019.05.15 17:14:51)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 1210161513444604101d0248401512141115121411)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1061          1557951291908 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557951291909 2019.05.15 17:14:51)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 1210121515444505141500484614471411141a1744)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__52(_arch 3 0 52(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000044 55 834           1557951291919 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557951291920 2019.05.15 17:14:51)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 2221722725747e34777437797b24762527252a2476)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557951291936 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557951291937 2019.05.15 17:14:51)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 3231373734656224363d2068623436343634373530)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000045 55 1620          1557951291950 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557951291951 2019.05.15 17:14:51)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 41421143491715564011051b194641464247154748)
	(_ent
		(_time 1557951291948)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address_bus))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address_bus 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2194          1557951291959 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557951291960 2019.05.15 17:14:51)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 51535652590706465606440b545750540757055758)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address_bus)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557951446149 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557951446150 2019.05.15 17:17:26)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9ccbc0939acacb8b9a9b8ec7c89a9f9b989a959aca)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557951446164 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557951446165 2019.05.15 17:17:26)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code acfaf9fbfcfaf8baaea3bcf6feabacaaafabacaaaf)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1061          1557951446174 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557951446175 2019.05.15 17:17:26)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code acfafdfbfafafbbbaaabbef6f8aaf9aaafaaa4a9fa)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__52(_arch 3 0 52(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000046 55 935           1557951446191 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557951446192 2019.05.15 17:17:26)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code cb9c9f9e9d9c9bddcfc4d9919bcdcfcdcfcdceccc9)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557951446207 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557951446208 2019.05.15 17:17:26)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code db8c8789dc8d8cccd9dec9808fddd8dcdfddd2dd8d)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557951446221 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557951446222 2019.05.15 17:17:26)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code db8cda89808d8fccda8b9f8183dcdbdcd8dd8fddd2)
	(_ent
		(_time 1557951446219)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557951446228 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557951446229 2019.05.15 17:17:26)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code ebbdbdb8b0bdbcfcecbcfeb1eeedeaeebdedbfede2)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557951456640 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557951456641 2019.05.15 17:17:36)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 91c39f9ec5c7c686979683cac597929695979897c7)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557951456653 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557951456654 2019.05.15 17:17:36)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a0f3a7f7a3f6f4b6a2afb0faf2a7a0a6a3a7a0a6a3)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1061          1557951456664 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557951456665 2019.05.15 17:17:36)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b0e3b3e4b5e6e7a7b6b7a2eae4b6e5b6b3b6b8b5e6)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__52(_arch 3 0 52(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000044 55 834           1557951456675 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557951456676 2019.05.15 17:17:36)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code b0e2e3e5b5e6eca6e5e6a5ebe9b6e4b7b5b7b8b6e4)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557951456691 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557951456692 2019.05.15 17:17:36)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code c092c695c49790d6c4cfd29a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557951456714 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557951456715 2019.05.15 17:17:36)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code df8dd18ddc8988c8dddacd848bd9dcd8dbd9d6d989)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557951456725 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557951456726 2019.05.15 17:17:36)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code efbdbcbcb0b9bbf8eebfabb5b7e8efe8ece9bbe9e6)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557951456731 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557951456732 2019.05.15 17:17:36)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code efbcebbcb0b9b8f8e8b8fab5eae9eeeab9e9bbe9e6)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1490          1557951483845 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557951483846 2019.05.15 17:18:03)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d4d6dc86858283c3d2d3c68f80d2d7d3d0d2ddd282)
	(_ent
		(_time 1557603528696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int Instruction 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557951483859 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557951483860 2019.05.15 17:18:03)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code e4e7e5b7e3b2b0f2e6ebf4beb6e3e4e2e7e3e4e2e7)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1061          1557951483870 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557951483871 2019.05.15 17:18:03)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code f3f0f6a3f5a5a4e4f5f4e1a9a7f5a6f5f0f5fbf6a5)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__52(_arch 3 0 52(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000044 55 834           1557951483882 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557951483883 2019.05.15 17:18:03)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 0301550405555f15565516585a05570406040b0557)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557951483899 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557951483900 2019.05.15 17:18:03)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 1210111514454204161d0048421416141614171510)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 3802          1557951483910 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557951483911 2019.05.15 17:18:03)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 2220292675747535202730797624212526242b2474)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 2 0 50(_ent (_in))))
				(_port(_int Instruction 2 0 51(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int PCSrc -1 0 57(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_in))))
				(_port(_int next_instruction_address_bus 3 0 59(_ent (_in))))
				(_port(_int mux_pc_bus 3 0 60(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 67(_ent (_in))))
				(_port(_int address_bus 4 0 68(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 82(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 89(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((Instruction)(Instruction))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 95(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 104(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 5 0 74(_arch(_uni))))
		(_sig(_int mux_pc_bus 5 0 75(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 5 0 76(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((next_instruction_address)(next_instruction_address_bus)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . instruction_fetch 1 -1)
)
I 000045 55 1612          1557951483924 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557951483925 2019.05.15 17:18:03)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 2220742629747635237266787a252225212476242b)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557951483930 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557951483931 2019.05.15 17:18:03)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 32313337396465253565276837343337643466343b)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1557951728000 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557951728001 2019.05.15 17:22:08)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 90c0cb9fc5c6c787969782cbc496939794969996c6)
	(_ent
		(_time 1557951727998)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 935           1557951740041 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557951740042 2019.05.15 17:22:20)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 9f9bcf90cdc8cf899b908dc5cf999b999b999a989d)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 1494          1557952252732 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557952252733 2019.05.15 17:30:52)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 4f1f124d4c19185849485d141b494c484b49464919)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557952252750 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557952252751 2019.05.15 17:30:52)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 5e0f0a5d08080a485c514e040c595e585d595e585d)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1061          1557952252761 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557952252762 2019.05.15 17:30:52)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 6e3f3e6e3e38397968697c343a683b686d68666b38)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__52(_arch 3 0 52(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000044 55 834           1557952252772 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557952252773 2019.05.15 17:30:52)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 7d2d7d7d2c2b216b282b6826247b297a787a757b29)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557952252790 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557952252791 2019.05.15 17:30:52)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 8dddd883dddadd9b89829fd7dd8b898b898b888a8f)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000045 55 1612          1557952252810 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557952252811 2019.05.15 17:30:52)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9dcd9d92c0cbc98a9ccdd9c7c59a9d9a9e9bc99b94)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557952252818 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557952252819 2019.05.15 17:30:52)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code acfdfbfbf6fafbbbabfbb9f6a9aaada9faaaf8aaa5)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1146          1557952252827 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557952252828 2019.05.15 17:30:52)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code acfcf1fbf9f8aebaa7aab8f5ababaeaaa9aaabaaa5)
	(_ent
		(_time 1557952252824)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in))))
		(_port(_int instruction_bus 0 0 34(_ent(_in))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000050 55 1146          1557952262726 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557952262727 2019.05.15 17:31:02)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 5f5b525c0f0b5d4954594b0658585d595a59585956)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in))))
		(_port(_int instruction_bus 0 0 34(_ent(_in))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4730          1557952306453 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557952306454 2019.05.15 17:31:46)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 25707a21757372322623377e7123262221232c2373)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1557952310001 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557952310002 2019.05.15 17:31:50)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 00525d06555657170607125b540603070406090656)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557952310019 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557952310020 2019.05.15 17:31:50)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 1043441713464406121f004a421710161317101613)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1061          1557952310030 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557952310031 2019.05.15 17:31:50)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 1f4c4f184c49480819180d454b194a191c19171a49)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)))))
			(line__52(_arch 3 0 52(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 4 -1)
)
I 000044 55 834           1557952310040 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557952310041 2019.05.15 17:31:50)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 2f7d2f2a7c7973397a793a7476297b282a2827297b)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557952310056 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557952310057 2019.05.15 17:31:50)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 3f6d6a3a6d686f293b302d656f393b393b393a383d)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000058 55 4730          1557952310067 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557952310068 2019.05.15 17:31:50)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 4e1c134c4e1819594d485c151a484d494a48474818)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557952310073 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557952310074 2019.05.15 17:31:50)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 4e1c4e4c12181a594f1e0a1416494e494d481a4847)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557952310079 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557952310080 2019.05.15 17:31:50)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 4e1d194c1218195949195b144b484f4b18481a4847)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1146          1557952310085 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557952310086 2019.05.15 17:31:50)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 5e0c035d0d0a5c4855584a0759595c585b58595857)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in))))
		(_port(_int instruction_bus 0 0 34(_ent(_in))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4730          1557952310202 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557952310203 2019.05.15 17:31:50)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code cb99969ecc9d9cdcc8cdd9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1007          1557952573796 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557952573797 2019.05.15 17:36:13)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 75277274752322627373672f2173207376737d7023)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000059 55 1494          1557952574974 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557952574975 2019.05.15 17:36:14)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 194a181e454f4e0e1f1e0b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557952574991 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557952574992 2019.05.15 17:36:14)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 287a202c237e7c3e2a2738727a2f282e2b2f282e2b)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557952575002 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557952575003 2019.05.15 17:36:15)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 287a242c257e7f3f2e2e3a727c2e7d2e2b2e202d7e)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 834           1557952575013 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557952575014 2019.05.15 17:36:15)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 386b643c356e642e6d6e2d63613e6c3f3d3f303e6c)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557952575029 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557952575030 2019.05.15 17:36:15)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 47144e45441017514348551d174143414341424045)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1146          1557952575044 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557952575045 2019.05.15 17:36:15)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 57045654560355415c51430e50505551525150515e)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in))))
		(_port(_int instruction_bus 0 0 34(_ent(_in))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4730          1557952575061 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557952575062 2019.05.15 17:36:15)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 67346667353130706461753c3361646063616e6131)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557952575069 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557952575070 2019.05.15 17:36:15)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 76252a77792022617726322c2e717671757022707f)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557952575077 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557952575078 2019.05.15 17:36:15)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 76247d77792021617121632c73707773207022707f)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1557952579187 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557952579188 2019.05.15 17:36:19)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 84d4858ad5d2d393828396dfd082878380828d82d2)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557952579202 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557952579203 2019.05.15 17:36:19)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 93c29b9c93c5c785919c83c9c19493959094939590)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557952579213 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557952579214 2019.05.15 17:36:19)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code a3f2aff4a5f5f4b4a5a5b1f9f7a5f6a5a0a5aba6f5)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 834           1557952579224 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557952579225 2019.05.15 17:36:19)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code b3e3efe6b5e5efa5e6e5a6e8eab5e7b4b6b4bbb5e7)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557952579240 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557952579241 2019.05.15 17:36:19)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code c292cb97c49592d4c6cdd09892c4c6c4c6c4c7c5c0)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1146          1557952579252 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557952579253 2019.05.15 17:36:19)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code c292c397c696c0d4c9c4d69bc5c5c0c4c7c4c5c4cb)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in))))
		(_port(_int instruction_bus 0 0 34(_ent(_in))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4730          1557952579266 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557952579267 2019.05.15 17:36:19)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d282d380858485c5d1d4c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557952579272 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557952579273 2019.05.15 17:36:19)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e1b1bdb2e9b7b5f6e0b1a5bbb9e6e1e6e2e7b5e7e8)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557952579278 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557952579279 2019.05.15 17:36:19)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e1b0eab2e9b7b6f6e6b6f4bbe4e7e0e4b7e7b5e7e8)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1557952615020 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557952615021 2019.05.15 17:36:55)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 87898a89d5d1d090818095dcd381848083818e81d1)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557952615036 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557952615037 2019.05.15 17:36:55)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 9798939893c1c381959887cdc59097919490979194)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557952615047 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557952615048 2019.05.15 17:36:55)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 9798979895c1c080919185cdc391c29194919f92c1)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 834           1557952615060 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557952615061 2019.05.15 17:36:55)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code a7a9f7f1a5f1fbb1f2f1b2fcfea1f3a0a2a0afa1f3)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(3)(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 935           1557952615076 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557952615077 2019.05.15 17:36:55)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code b6b8b3e2b4e1e6a0b2b9a4ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1557952615087 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557952615088 2019.05.15 17:36:55)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code c6c8cb93c692c4d0cdc0d29fc1c1c4c0c3c0c1c0cf)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4730          1557952615106 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557952615107 2019.05.15 17:36:55)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d6d8db84858081c1d5d0c48d82d0d5d1d2d0dfd080)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557952615112 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557952615113 2019.05.15 17:36:55)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code d6d88684d98082c1d786928c8ed1d6d1d5d082d0df)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557952615118 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557952615119 2019.05.15 17:36:55)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e5eae2b6e9b3b2f2e2b2f0bfe0e3e4e0b3e3b1e3ec)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 914           1557952633015 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557952633016 2019.05.15 17:37:13)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code c89d989dc49f98deccc7da9298cecccecccecdcfca)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 813           1557952670120 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557952670121 2019.05.15 17:37:50)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code bdbebbe8ecebe1abe8eba8e6e4bbe9bab8bab5bbe9)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 1494          1557952672957 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557952672958 2019.05.15 17:37:52)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d9d9d68b858f8ecedfdecb828ddfdadedddfd0df8f)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 848           1557952672974 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557952672975 2019.05.15 17:37:52)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code e9e8efbae3bfbdffebe6f9b3bbeee9efeaeee9efea)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557952672984 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557952672985 2019.05.15 17:37:52)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code e9e8ebbae5bfbefeefeffbb3bdefbcefeaefe1ecbf)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 813           1557952672997 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557952672998 2019.05.15 17:37:52)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code f8f8aaa9f5aea4eeadaeeda3a1feacfffdfff0feac)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 914           1557952673012 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557952673013 2019.05.15 17:37:53)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 08080e0e045f581e0c071a52580e0c0e0c0e0d0f0a)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1557952673026 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557952673027 2019.05.15 17:37:53)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 17171910164315011c11034e10101511121110111e)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4730          1557952673039 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557952673040 2019.05.15 17:37:53)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 27272923757170302421357c7321242023212e2171)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557952673045 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557952673046 2019.05.15 17:37:53)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 27277423297173302677637d7f202720242173212e)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557952673051 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557952673052 2019.05.15 17:37:53)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 27262323297170302070327d22212622712173212e)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 835           1557952696941 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557952696942 2019.05.15 17:38:16)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 89dd8d8783dfdd9f8b8699d3db8e898f8a8e898f8a)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 869           1557952919739 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557952919740 2019.05.15 17:41:59)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code d6d28684d48186c0d2d8c48c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686274 50463491 50529026 33686018 50463491 50528770 50463490 50463235)
	)
	(_model . Adder 1 -1)
)
I 000059 55 1494          1557953036064 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557953036065 2019.05.15 17:43:56)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2f7f272b2c79783829283d747b292c282b29262979)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 835           1557953036083 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557953036084 2019.05.15 17:43:56)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 4e1f4f4c18181a584c415e141c494e484d494e484d)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557953036097 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557953036098 2019.05.15 17:43:56)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 4e1f4b4c1e18195948485c141a481b484d48464b18)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 813           1557953036110 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557953036111 2019.05.15 17:43:56)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 5e0e0b5c0e0802480b084b0507580a595b5956580a)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 864           1557953036121 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557953036122 2019.05.15 17:43:56)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 6d3d6d6d3d3a3d7b69637f373d6b696b696b686a6f)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686274 50463491 50529026 33686018 50463491 50528770 50463490 50463235)
	)
	(_model . Adder 1 -1)
)
I 000050 55 1141          1557953036142 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557953036143 2019.05.15 17:43:56)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 7d2d757c2f297f6b767b69247a7a7f7b787b7a7b74)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4730          1557953036158 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557953036159 2019.05.15 17:43:56)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 8cdc84828adadb9b8f8a9ed7d88a8f8b888a858ada)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557953036164 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557953036165 2019.05.15 17:43:56)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9cccc993c6cac88b9dccd8c6c49b9c9b9f9ac89a95)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557953036170 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557953036171 2019.05.15 17:43:56)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 9ccd9e93c6cacb8b9bcb89c6999a9d99ca9ac89a95)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1557953078266 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557953078267 2019.05.15 17:44:38)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0a05050c0e5c5d1d0c0d18515e0c090d0e0c030c5c)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 835           1557953078286 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557953078287 2019.05.15 17:44:38)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 29272f2d237f7d3f2b2639737b2e292f2a2e292f2a)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557953078302 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557953078303 2019.05.15 17:44:38)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 39373b3c356f6e2e3f3f2b636d3f6c3f3a3f313c6f)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 813           1557953078313 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557953078314 2019.05.15 17:44:38)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 39366b3d356f652f6c6f2c62603f6d3e3c3e313f6d)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 909           1557953078325 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557953078326 2019.05.15 17:44:38)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 48474f4a441f185e4c475a12184e4c4e4c4e4d4f4a)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1557953078341 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557953078342 2019.05.15 17:44:38)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 5857575b560c5a4e535e4c015f5f5a5e5d5e5f5e51)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4730          1557953078354 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557953078355 2019.05.15 17:44:38)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 68676768353e3f7f6b6e7a333c6e6b6f6c6e616e3e)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557953078360 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557953078361 2019.05.15 17:44:38)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 68673a68693e3c7f69382c32306f686f6b6e3c6e61)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557953078366 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557953078367 2019.05.15 17:44:38)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 77797276792120607020622d72717672217123717e)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1557953080004 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557953080005 2019.05.15 17:44:40)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e0efbab3b5b6b7f7e6e7f2bbb4e6e3e7e4e6e9e6b6)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 835           1557953080021 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557953080022 2019.05.15 17:44:40)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code efe1bcbcbab9bbf9ede0ffb5bde8efe9ece8efe9ec)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557953080037 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557953080038 2019.05.15 17:44:40)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code fff1a8afaca9a8e8f9f9eda5abf9aaf9fcf9f7faa9)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 813           1557953080048 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557953080049 2019.05.15 17:44:40)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code fff0f8aeaca9a3e9aaa9eaa4a6f9abf8faf8f7f9ab)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 909           1557953080059 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557953080060 2019.05.15 17:44:40)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 0f005a095d585f190b001d555f090b090b090a080d)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1557953080070 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557953080071 2019.05.15 17:44:40)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 1e1143194d4a1c0815180a4719191c181b18191817)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4730          1557953080081 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557953080082 2019.05.15 17:44:40)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1e1143191e4849091d180c454a181d191a18171848)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557953080087 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557953080088 2019.05.15 17:44:40)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 2e212e2a72787a392f7e6a7476292e292d287a2827)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557953080093 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557953080094 2019.05.15 17:44:40)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 2e20792a7278793929793b742b282f2b78287a2827)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1557953428952 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557953428953 2019.05.15 17:50:28)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e9bab6bab5bfbefeefeefbb2bdefeaeeedefe0efbf)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1557953428972 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557953428973 2019.05.15 17:50:28)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code f9abafa9f3afadeffbf6e9a3abfef9fffafef9fffa)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557953428989 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557953428990 2019.05.15 17:50:28)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 18491c1f154e4f0f1e1e0a424c1e4d1e1b1e101d4e)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 879           1557953429001 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557953429002 2019.05.15 17:50:28)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 18484c1e154e440e4d4e0d43411e4c1f1d1f101e4c)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in)(_event))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 909           1557953429019 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557953429020 2019.05.15 17:50:29)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 2878292c247f783e2c273a72782e2c2e2c2e2d2f2a)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1557953429030 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557953429031 2019.05.15 17:50:29)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 37673e32366335213c31236e30303531323130313e)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4730          1557953429043 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557953429044 2019.05.15 17:50:29)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 47174e45151110504441551c1341444043414e4111)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557953429049 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557953429050 2019.05.15 17:50:29)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 47171345491113504617031d1f404740444113414e)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557953429055 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557953429056 2019.05.15 17:50:29)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 57065454590100405000420d52515652015103515e)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 811           1557953535798 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557953535799 2019.05.15 17:52:15)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 454a104645131953104a501e1c43114240424d4311)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 1494          1557953537628 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557953537629 2019.05.15 17:52:17)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 79767878252f2e6e7f7e6b222d7f7a7e7d7f707f2f)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1557953537645 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557953537646 2019.05.15 17:52:17)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 8886808683dedc9e8a8798d2da8f888e8b8f888e8b)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557953537657 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557953537658 2019.05.15 17:52:17)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 8886848685dedf9f8e8e9ad2dc8edd8e8b8e808dde)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 811           1557953537668 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557953537669 2019.05.15 17:52:17)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 9897c49695cec48ecd978dc3c19ecc9f9d9f909ecc)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 909           1557953537682 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557953537683 2019.05.15 17:52:17)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code a8a7a1ffa4fff8beaca7baf2f8aeacaeacaeadafaa)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1557953537693 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557953537694 2019.05.15 17:52:17)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code b7b8b6e3b6e3b5a1bcb1a3eeb0b0b5b1b2b1b0b1be)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4730          1557953537709 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557953537710 2019.05.15 17:52:17)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c7c8c692959190d0c4c1d59c93c1c4c0c3c1cec191)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int Clk -1 0 66(_ent (_in))))
				(_port(_int PCSrc -1 0 67(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 68(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 69(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 70(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 77(_ent (_in))))
				(_port(_int address_bus 5 0 78(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 93(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 116(_comp Mux)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((Clk)(Clk))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 125(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 84(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 85(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 86(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 87(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557953537715 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557953537716 2019.05.15 17:52:17)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code c7c89b92c99193d0c697839d9fc0c7c0c4c193c1ce)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557953537721 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557953537722 2019.05.15 17:52:17)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code c7c9cc92c99190d0c090d29dc2c1c6c291c193c1ce)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1557953581031 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557953581032 2019.05.15 17:53:01)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f7f5ffa7a5a1a0e0f1f0e5aca3f1f4f0f3f1fef1a1)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1557953581048 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557953581049 2019.05.15 17:53:01)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 07040501035153110508175d550007010400070104)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557953581059 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557953581060 2019.05.15 17:53:01)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 17141110154140001111054d4311421114111f1241)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 811           1557953581070 Mux
(_unit VHDL(mux 0 28(mux 0 40))
	(_version vde)
	(_time 1557953581071 2019.05.15 17:53:01)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 2624702325707a307329337d7f20722123212e2072)
	(_ent
		(_time 1557892847129)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 914           1557953581084 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557953581085 2019.05.15 17:53:01)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 36343533346166203239246c663032303230333134)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1557953581099 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557953581100 2019.05.15 17:53:01)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 46444d44461244504d40521f41414440434041404f)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000045 55 1612          1557953581117 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557953581118 2019.05.15 17:53:01)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 55570356590301425405110f0d525552565301535c)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557953581123 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557953581124 2019.05.15 17:53:01)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 55565456590302425202400f50535450035301535c)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 771           1557953592188 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1557953592189 2019.05.15 17:53:12)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 8c8c8c83dadad09ad98c99d7d58ad88b898b848ad8)
	(_ent
		(_time 1557953592186)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 1494          1557953594879 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557953594880 2019.05.15 17:53:14)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1b1a1a1c1c4d4c0c1d1c09404f1d181c1f1d121d4d)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1557953594892 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557953594893 2019.05.15 17:53:14)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 1b1b131c4a4d4f0d19140b41491c1b1d181c1b1d18)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557953594903 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557953594904 2019.05.15 17:53:14)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2a2a262e7e7c7d3d2c2c38707e2c7f2c292c222f7c)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 771           1557953594915 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1557953594916 2019.05.15 17:53:14)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 3a3b663e6e6c662c6f3a2f61633c6e3d3f3d323c6e)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 914           1557953594929 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557953594930 2019.05.15 17:53:14)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 4a4b43481f1d1a5c4e4558101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in)(_event))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1557953594940 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557953594941 2019.05.15 17:53:14)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 4a4b4b481d1e485c414c5e134d4d484c4f4c4d4c43)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4651          1557953594952 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557953594953 2019.05.15 17:53:14)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 5958585a050f0e4e5b084b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 66(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 76(_ent (_in))))
				(_port(_int address_bus 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 92(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 99(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 109(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 115(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 123(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 83(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 84(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557953594958 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557953594959 2019.05.15 17:53:14)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 69683569693f3d7e68392d33316e696e6a6f3d6f60)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557953594964 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557953594965 2019.05.15 17:53:14)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 69696269693f3e7e6e3e7c336c6f686c3f6f3d6f60)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1557953983236 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557953983237 2019.05.15 17:59:43)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 13131f1445454404151401484715101417151a1545)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1557953983255 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557953983256 2019.05.15 17:59:43)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 3233373733646624303d2268603532343135323431)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1557953983266 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557953983267 2019.05.15 17:59:43)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 3233333735646525343420686634673431343a3764)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 771           1557953983282 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1557953983283 2019.05.15 17:59:43)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 4141104245171d571441541a184715464446494715)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 909           1557953983294 Adder
(_unit VHDL(adder 0 7(adder 0 17))
	(_version vde)
	(_time 1557953983295 2019.05.15 17:59:43)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 5151555254060147555e430b015755575557545653)
	(_ent
		(_time 1557891308152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int Clk -1 0 10(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 11(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1557953983305 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557953983306 2019.05.15 17:59:43)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 61616d61663563776a677538666663676467666768)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4651          1557953983318 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557953983319 2019.05.15 17:59:43)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 70707c71252627677221622b247673777476797626)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int Clk -1 0 43(_ent (_in))))
				(_port(_int address_bus 1 0 44(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 45(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 50(_ent (_in))))
				(_port(_int Reset -1 0 51(_ent (_in))))
				(_port(_int instruction_bus 2 0 52(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 53(_ent (_in))))
				(_port(_int Instruction 2 0 54(_ent (_out))))
				(_port(_int next_instruction_address 2 0 55(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 60(_ent (_in))))
				(_port(_int instruction_bus 3 0 61(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 66(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int Reset -1 0 75(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 76(_ent (_in))))
				(_port(_int address_bus 5 0 77(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 92(_comp Adder)
		(_port
			((Clk)(Clk))
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
			(_port
				((address_bus)(address_bus))
				((Clk)(Clk))
				((next_instruction_address_bus)(next_instruction_address_bus))
			)
		)
	)
	(_inst IF_ID_REG_01 0 99(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 109(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 115(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 123(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 83(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 84(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 1612          1557953983324 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557953983325 2019.05.15 17:59:43)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 70702171792624677120342a287770777376247679)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2190          1557953983330 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557953983331 2019.05.15 17:59:43)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 70717671792627677727652a757671752676247679)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000059 55 1494          1557954036509 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1557954036510 2019.05.15 18:00:36)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 34313831656263233233266f6032373330323d3262)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000043 55 901           1557954036525 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1557954036526 2019.05.15 18:00:36)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 4347464143151755414c5319114443454044434540)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
V 000055 55 1007          1557954036536 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1557954036537 2019.05.15 18:00:36)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 5357525055050444555541090755065550555b5605)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
V 000044 55 771           1557954036547 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1557954036548 2019.05.15 18:00:36)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 5356025155050f45065346080a55075456545b5507)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
V 000046 55 869           1557954036558 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1557954036559 2019.05.15 18:00:36)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 636667636434337567667139336567656765666461)
	(_ent
		(_time 1557954036556)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
V 000050 55 1141          1557954036575 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1557954036576 2019.05.15 18:00:36)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 72777e73762670647974662b75757074777475747b)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
V 000058 55 4454          1557954036586 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1557954036587 2019.05.15 18:00:36)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 82878e8cd5d4d59580d190d9d684818586848b84d4)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 1612          1557954036592 mips
(_unit VHDL(mips 0 27(mips 0 38))
	(_version vde)
	(_time 1557954036593 2019.05.15 18:00:36)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 8287d38c89d4d69583d2c6d8da8582858184d6848b)
	(_ent
		(_time 1557951446218)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 44(_ent (_in))))
				(_port(_int PCSrc -1 0 45(_ent (_in))))
				(_port(_int Reset -1 0 46(_ent (_in))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_in))))
				(_port(_int Instruction 1 0 48(_ent (_out))))
				(_port(_int next_instruction_address 1 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_fetch_01 0 57(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000053 55 2190          1557954036598 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1557954036599 2019.05.15 18:00:36)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 8286848c89d4d59585d597d887848387d484d6848b)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int Reset -1 0 38(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 39(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 44(_ent (_out))))
				(_port(_int PCSrc -1 0 45(_ent (_out))))
				(_port(_int Reset -1 0 46(_ent (_out))))
				(_port(_int branch_instruction_address 1 0 47(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 62(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(_open))
				((next_instruction_address)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 70(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int Clk -1 0 53(_arch(_uni))))
		(_sig(_int PCSrc -1 0 54(_arch(_uni))))
		(_sig(_int Reset -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 2 0 56(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 4872          1558728860686 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558728860700 2019.05.24 17:14:20)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 2b78792f707d7f3c2e2b6f71732c2b2c282d7f2d22)
	(_ent
		(_time 1558728860683)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 4 0 55(_ent (_in))))
				(_port(_int RegWrite 4 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 4 0 58(_ent (_in))))
				(_port(_int write_data 4 0 59(_ent (_in))))
				(_port(_int write_register 4 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 5 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 6 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 7 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 4 0 64(_ent (_out))))
				(_port(_int rd 4 0 65(_ent (_out))))
				(_port(_int rd_address 4 0 66(_ent (_out))))
				(_port(_int rt 4 0 67(_ent (_out))))
				(_port(_int rt_address 4 0 68(_ent (_out))))
				(_port(_int signal_extended 4 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 8 0 77(_ent (_in))))
				(_port(_int Instruction 8 0 78(_ent (_out))))
				(_port(_int next_instruction_address 8 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int RegWrite 0 0 32(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_port(_int write_register 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 9 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1558728905631 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558728905632 2019.05.24 17:15:05)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b4bbb8e0e5e2e3a3b2b3a6efe0b2b7b3b0b2bdb2e2)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1558728905666 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558728905667 2019.05.24 17:15:05)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code d3ddd681d38587c5d1dcc38981d4d3d5d0d4d3d5d0)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1558728905696 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1558728905697 2019.05.24 17:15:05)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code f3fdf2a3f5a5a4e4f5f5e1a9a7f5a6f5f0f5fbf6a5)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 771           1558728905718 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558728905719 2019.05.24 17:15:05)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 020d500505545e14570217595b04560507050a0456)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 869           1558728905739 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558728905740 2019.05.24 17:15:05)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 212e2625247671372524337b712725272527242623)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1558728905762 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558728905763 2019.05.24 17:15:05)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 313e3e34366533273a372568363633373437363738)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4454          1558728905785 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558728905786 2019.05.24 17:15:05)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 505f5f53050607475203420b045653575456595606)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 4872          1558728905794 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558728905795 2019.05.24 17:15:05)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 505f0253590604475550140a085750575356045659)
	(_ent
		(_time 1558728860682)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 4 0 55(_ent (_in))))
				(_port(_int RegWrite 4 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 4 0 58(_ent (_in))))
				(_port(_int write_data 4 0 59(_ent (_in))))
				(_port(_int write_register 4 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 5 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 6 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 7 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 4 0 64(_ent (_out))))
				(_port(_int rd 4 0 65(_ent (_out))))
				(_port(_int rd_address 4 0 66(_ent (_out))))
				(_port(_int rt 4 0 67(_ent (_out))))
				(_port(_int rt_address 4 0 68(_ent (_out))))
				(_port(_int signal_extended 4 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 8 0 77(_ent (_in))))
				(_port(_int Instruction 8 0 78(_ent (_out))))
				(_port(_int next_instruction_address 8 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int RegWrite 0 0 32(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_port(_int write_register 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 9 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1501          1558728905814 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558728905815 2019.05.24 17:15:05)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 707f7f71252627677524622b247673777476797626)
	(_ent
		(_time 1558728905811)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int Reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 28(_ent(_in))))
		(_port(_int RegWrite 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_port(_int write_register 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd 0 0 37(_ent(_out))))
		(_port(_int rd_address 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 0 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 4888          1558728905917 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558728905918 2019.05.24 17:15:05)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code cdc29f98909b99dac8cd899795cacdcacecb99cbc4)
	(_ent
		(_time 1558728860682)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 4 0 55(_ent (_in))))
				(_port(_int RegWrite 4 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 4 0 58(_ent (_in))))
				(_port(_int write_data 4 0 59(_ent (_in))))
				(_port(_int write_register 4 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 5 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 6 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 7 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 4 0 64(_ent (_out))))
				(_port(_int rd 4 0 65(_ent (_out))))
				(_port(_int rd_address 4 0 66(_ent (_out))))
				(_port(_int rt 4 0 67(_ent (_out))))
				(_port(_int rt_address 4 0 68(_ent (_out))))
				(_port(_int signal_extended 4 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 8 0 77(_ent (_in))))
				(_port(_int Instruction 8 0 78(_ent (_out))))
				(_port(_int next_instruction_address 8 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int RegWrite 0 0 32(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_port(_int write_register 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 9 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1558729147851 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558729147852 2019.05.24 17:19:07)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code dfddd18ddc8988c8d9d8cd848bd9dcd8dbd9d6d989)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1558729147865 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558729147866 2019.05.24 17:19:07)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code eeede9bdb8b8baf8ece1feb4bce9eee8ede9eee8ed)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1558729147886 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1558729147887 2019.05.24 17:19:07)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code fefdfdaeaea8a9e9f8f8eca4aaf8abf8fdf8f6fba8)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 771           1558729147898 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558729147899 2019.05.24 17:19:07)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 0e0c52095e5852185b0e1b5557085a090b0906085a)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 869           1558729147911 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558729147912 2019.05.24 17:19:07)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 1d1f141a4d4a4d0b19180f474d1b191b191b181a1f)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1558729147922 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558729147923 2019.05.24 17:19:07)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 1d1f1c1a4f491f0b161b09441a1a1f1b181b1a1b14)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4454          1558729147933 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558729147934 2019.05.24 17:19:07)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 2d2f2c292c7b7a3a2f7e3f76792b2e2a292b242b7b)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3447          1558729147945 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558729147946 2019.05.24 17:19:07)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 3d3e3638606b6a2a3d322867383b3c386b3b693b34)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1558729392436 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558729392437 2019.05.24 17:23:12)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 41474b43151716564746531a154742464547484717)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1558729392450 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558729392451 2019.05.24 17:23:12)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 5156525253070547535e410b035651575256515752)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1558729392466 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1558729392467 2019.05.24 17:23:12)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 60676760653637776666723a346635666366686536)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 771           1558729392477 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558729392478 2019.05.24 17:23:12)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 7076277075262c662570652b297624777577787624)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 869           1558729392491 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558729392492 2019.05.24 17:23:12)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 7f797d7e2d282f697b7a6d252f797b797b797a787d)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1558729392503 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558729392504 2019.05.24 17:23:12)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 8f898581dfdb8d9984899bd688888d898a89888986)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4454          1558729392514 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558729392515 2019.05.24 17:23:12)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 8f8985818cd9d8988ddc9dd4db898c888b898689d9)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3447          1558729392529 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558729392530 2019.05.24 17:23:12)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 9f989f90c0c9c8889f908ac59a999e9ac999cb9996)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1584          1558729392539 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558729392540 2019.05.24 17:23:12)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code aea8a4f9aef8f9b9abfabcf5faa8ada9aaa8a7a8f8)
	(_ent
		(_time 1558729392536)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd 0 0 37(_ent(_out))))
		(_port(_int rd_address 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 0 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 5059          1558729399595 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558729399596 2019.05.24 17:23:19)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 35323730396361223035716f6d323532363361333c)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3447          1558729417033 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558729417034 2019.05.24 17:23:37)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 6263626269343575626d773867646367346436646b)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1558729419640 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558729419641 2019.05.24 17:23:39)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8484d98ad5d2d393828396dfd082878380828d82d2)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1558729419655 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558729419656 2019.05.24 17:23:39)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 9495c09b93c2c082969b84cec69394929793949297)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1558729419666 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1558729419667 2019.05.24 17:23:39)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code a3a2f3f4a5f5f4b4a5a5b1f9f7a5f6a5a0a5aba6f5)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 771           1558729419678 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558729419679 2019.05.24 17:23:39)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code b3b3b3e6b5e5efa5e6b3a6e8eab5e7b4b6b4bbb5e7)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 869           1558729419690 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558729419691 2019.05.24 17:23:39)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code c3c39696c49493d5c7c6d19993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1558729419701 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558729419702 2019.05.24 17:23:39)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code c3c39e96c697c1d5c8c5d79ac4c4c1c5c6c5c4c5ca)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000058 55 4454          1558729419712 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558729419713 2019.05.24 17:23:39)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d2d28f80858485c5d081c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5059          1558729419718 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558729419719 2019.05.24 17:23:39)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code d2d2d280d98486c5d7d296888ad5d2d5d1d486d4db)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3447          1558729419724 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558729419725 2019.05.24 17:23:39)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e2e3b5b1e9b4b5f5e2edf7b8e7e4e3e7b4e4b6e4eb)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1584          1558729419730 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558729419731 2019.05.24 17:23:39)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code e2e2bfb1b5b4b5f5e7b6f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1558729392535)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd 0 0 37(_ent(_out))))
		(_port(_int rd_address 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 0 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 5059          1558729419818 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558729419819 2019.05.24 17:23:39)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 40404142491614574540041a184740474346144649)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 10126         1558731226650 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558731226651 2019.05.24 17:53:46)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 2c2a25282a7a7b3b7a783e77782a2f2b282a252a7a)
	(_ent
		(_time 1558729392535)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_1 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rd_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd 14 0 74(_ent (_out))))
				(_port(_int rd_address 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 14 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 15 0 84(_ent (_in))))
				(_port(_int Instruction_2 16 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 17 0 88(_ent (_in))))
				(_port(_int write_register 18 0 89(_ent (_in))))
				(_port(_int rd_bus 17 0 90(_ent (_out))))
				(_port(_int rt_bus 17 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_1(20))(Instruction(20)))
			((Instruction_1(19))(Instruction(19)))
			((Instruction_1(18))(Instruction(18)))
			((Instruction_1(17))(Instruction(17)))
			((Instruction_1(16))(Instruction(16)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((Instruction)(Instruction))
				((Instruction_1)(Instruction_1))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((Reset)(Reset))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
				((signal_extended_bus)(signal_extended_bus))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd 0 0 37(_ent(_out))))
		(_port(_int rd_address 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 0 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 61(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 62(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~138 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 22 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 23 0 105(_arch(_uni))))
		(_sig(_int rd_bus 23 0 106(_arch(_uni))))
		(_sig(_int rt_bus 23 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 23 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000059 55 1494          1558731236771 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558731236772 2019.05.24 17:53:56)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b9bdb7ede5efeeaebfbeabe2edbfbabebdbfb0bfef)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1558731236792 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558731236793 2019.05.24 17:53:56)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code c8cdcf9dc39e9cdecac7d8929acfc8cecbcfc8cecb)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1558731236807 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1558731236808 2019.05.24 17:53:56)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code d8dddb8ad58e8fcfdedeca828cde8ddedbded0dd8e)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 771           1558731236819 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558731236820 2019.05.24 17:53:56)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code e8ecbbbae5beb4febde8fdb3b1eebcefedefe0eebc)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 869           1558731236835 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558731236836 2019.05.24 17:53:56)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code f7f3f1a7f4a0a7e1f3f2e5ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1558731236849 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558731236850 2019.05.24 17:53:56)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 07030601065305110c01135e00000501020100010e)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 10126         1558731236868 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558731236869 2019.05.24 17:53:56)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 16121711454041014042044d4210151112101f1040)
	(_ent
		(_time 1558729392535)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_1 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rd_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd 14 0 74(_ent (_out))))
				(_port(_int rd_address 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 14 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 15 0 84(_ent (_in))))
				(_port(_int Instruction_2 16 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 17 0 88(_ent (_in))))
				(_port(_int write_register 18 0 89(_ent (_in))))
				(_port(_int rd_bus 17 0 90(_ent (_out))))
				(_port(_int rt_bus 17 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_1(20))(Instruction(20)))
			((Instruction_1(19))(Instruction(19)))
			((Instruction_1(18))(Instruction(18)))
			((Instruction_1(17))(Instruction(17)))
			((Instruction_1(16))(Instruction(16)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((Instruction)(Instruction))
				((Instruction_1)(Instruction_1))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((Reset)(Reset))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
				((signal_extended_bus)(signal_extended_bus))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd 0 0 37(_ent(_out))))
		(_port(_int rd_address 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 0 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 61(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 62(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~138 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 22 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 23 0 105(_arch(_uni))))
		(_sig(_int rd_bus 23 0 106(_arch(_uni))))
		(_sig(_int rt_bus 23 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 23 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1558731236890 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558731236891 2019.05.24 17:53:56)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 26222722757071312475347d7220252122202f2070)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3447          1558731236909 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558731236910 2019.05.24 17:53:56)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 45404e4749131252454a501f40434440134311434c)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1494          1558731306483 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558731306484 2019.05.24 17:55:06)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 00050106555657170607125b540603070406090656)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1558731306497 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558731306498 2019.05.24 17:55:06)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 0f0b07095a595b190d001f555d080f090c080f090c)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1007          1558731306508 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 39))
	(_version vde)
	(_time 1558731306509 2019.05.24 17:55:06)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 1f1b13184c49480819190d454b194a191c19171a49)
	(_ent
		(_time 1557892895678)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2)))))
			(line__43(_arch 1 0 43(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__44(_arch 2 0 44(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000044 55 771           1558731306519 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558731306520 2019.05.24 17:55:06)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 2f2a732a7c7973397a2f3a7476297b282a2827297b)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 869           1558731306533 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558731306534 2019.05.24 17:55:06)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 3e3b373b6f696e283a3b2c646e383a383a383b393c)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1558731306545 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558731306546 2019.05.24 17:55:06)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 3e3b3f3b6d6a3c2835382a6739393c383b38393837)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 10126         1558731306556 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558731306557 2019.05.24 17:55:06)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 4e4b4f4c4e181959181a5c151a484d494a48474818)
	(_ent
		(_time 1558729392535)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_1 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rd_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd 14 0 74(_ent (_out))))
				(_port(_int rd_address 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 14 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 15 0 84(_ent (_in))))
				(_port(_int Instruction_2 16 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 17 0 88(_ent (_in))))
				(_port(_int write_register 18 0 89(_ent (_in))))
				(_port(_int rd_bus 17 0 90(_ent (_out))))
				(_port(_int rt_bus 17 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_1(20))(Instruction(20)))
			((Instruction_1(19))(Instruction(19)))
			((Instruction_1(18))(Instruction(18)))
			((Instruction_1(17))(Instruction(17)))
			((Instruction_1(16))(Instruction(16)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((Instruction)(Instruction))
				((Instruction_1)(Instruction_1))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((Reset)(Reset))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
				((signal_extended_bus)(signal_extended_bus))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd 0 0 37(_ent(_out))))
		(_port(_int rd_address 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 0 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 61(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 62(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~138 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 22 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 23 0 105(_arch(_uni))))
		(_sig(_int rd_bus 23 0 106(_arch(_uni))))
		(_sig(_int rt_bus 23 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 23 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1558731306571 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558731306572 2019.05.24 17:55:06)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 5e5b5f5d5e0809495c0d4c050a585d595a58575808)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5059          1558731306577 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558731306578 2019.05.24 17:55:06)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 5e5b025d02080a495b5e1a0406595e595d580a5857)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3447          1558731306585 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558731306586 2019.05.24 17:55:06)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 6d69666d303b3a7a6d627837686b6c683b6b396b64)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1233          1558731398459 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558731398460 2019.05.24 17:56:38)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 505e0253550607475655420a045605565356585506)
	(_ent
		(_time 1558731398456)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000059 55 1494          1558731402389 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558731402390 2019.05.24 17:56:42)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a2f5fef5f5f4f5b5a4a5b0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1558731402406 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558731402407 2019.05.24 17:56:42)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code b2e4e7e6b3e4e6a4b0bda2e8e0b5b2b4b1b5b2b4b1)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000044 55 771           1558731402420 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558731402421 2019.05.24 17:56:42)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code c196c095c5979dd794c1d49a98c795c6c4c6c9c795)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 869           1558731402439 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558731402440 2019.05.24 17:56:42)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code e1b6b5b2e4b6b1f7e5e4f3bbb1e7e5e7e5e7e4e6e3)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000050 55 1141          1558731402455 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558731402456 2019.05.24 17:56:42)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code f0a7aca0f6a4f2e6fbf6e4a9f7f7f2f6f5f6f7f6f9)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 10126         1558731402474 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558731402475 2019.05.24 17:56:42)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 00575f06555657175654125b540603070406090656)
	(_ent
		(_time 1558729392535)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_1 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rd_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd 14 0 74(_ent (_out))))
				(_port(_int rd_address 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 14 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 15 0 84(_ent (_in))))
				(_port(_int Instruction_2 16 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 17 0 88(_ent (_in))))
				(_port(_int write_register 18 0 89(_ent (_in))))
				(_port(_int rd_bus 17 0 90(_ent (_out))))
				(_port(_int rt_bus 17 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_1(20))(Instruction(20)))
			((Instruction_1(19))(Instruction(19)))
			((Instruction_1(18))(Instruction(18)))
			((Instruction_1(17))(Instruction(17)))
			((Instruction_1(16))(Instruction(16)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((Instruction)(Instruction))
				((Instruction_1)(Instruction_1))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((Reset)(Reset))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
				((signal_extended_bus)(signal_extended_bus))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd 0 0 37(_ent(_out))))
		(_port(_int rd_address 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 0 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 61(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 62(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~138 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 22 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 23 0 105(_arch(_uni))))
		(_sig(_int rd_bus 23 0 106(_arch(_uni))))
		(_sig(_int rt_bus 23 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 23 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1558731402494 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558731402495 2019.05.24 17:56:42)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 0f5850090c5958180d5c1d545b090c080b09060959)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5059          1558731402504 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558731402505 2019.05.24 17:56:42)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 1f481d1840494b081a1f5b4547181f181c194b1916)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3459          1558731402514 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558731402515 2019.05.24 17:56:42)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1f494a18404948081f100a451a191e1a49194b1916)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1233          1558731402523 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558731402524 2019.05.24 17:56:42)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2f797d2b7c797838292a3d757b297a292c29272a79)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000053 55 3459          1558731402620 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558731402621 2019.05.24 17:56:42)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 8cdad982d6dadb9b8c8399d6898a8d89da8ad88a85)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2387          1558736341613 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558736341614 2019.05.24 19:19:01)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 8482de8a84d08692828a9cdd83838682818283828d)
	(_ent
		(_time 1558736324133)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 4 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_1 5 0 35(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int rd_bus 3 0 38(_ent(_in)(_event))))
		(_port(_int Clk -1 0 39(_ent(_in)(_event))))
		(_port(_int Reset -1 0 40(_ent(_in)(_event))))
		(_port(_int rd 3 0 41(_ent(_out))))
		(_port(_int rt 3 0 42(_ent(_out))))
		(_port(_int signal_extended 3 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 44(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 6 0 44(_ent(_out))))
		(_port(_int rt_address 6 0 45(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 48(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1141          1558759313114 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558759313115 2019.05.25 01:41:53)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code dd8fdd8f8f89dfcbd6dbc984dadadfdbd8dbdadbd4)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000044 55 771           1558759313169 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558759313170 2019.05.25 01:41:53)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 0c5e090b5a5a501a590c1957550a580b090b040a58)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 901           1558759313190 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558759313191 2019.05.25 01:41:53)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 1c4f4d1b4c4a480a1e130c464e1b1c1a1f1b1c1a1f)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1233          1558759313215 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558759313216 2019.05.25 01:41:53)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 3b686e3e6c6d6c2c3d3e29616f3d6e3d383d333e6d)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000059 55 1494          1558759313241 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558759313242 2019.05.25 01:41:53)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 5a0802595e0c0d4d5c5d48010e5c595d5e5c535c0c)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1558759313262 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558759313263 2019.05.25 01:41:53)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 6a383a6a3f3d3a7c6e6f78303a6c6e6c6e6c6f6d68)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 17948         1558759313340 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558759313341 2019.05.25 01:41:53)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code b8eae0ece5eeefafbcbebfb8ade2eabfbcbeb1beeebeed)
	(_ent
		(_time 1558759313285)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 11 0 66(_ent (_in))))
				(_port(_int rd_bus 11 0 67(_ent (_in))))
				(_port(_int rt_bus 11 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 11 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 11 0 73(_ent (_out))))
				(_port(_int rd 11 0 74(_ent (_out))))
				(_port(_int rd_address 11 0 75(_ent (_out))))
				(_port(_int rt 11 0 76(_ent (_out))))
				(_port(_int rt_address 11 0 77(_ent (_out))))
				(_port(_int signal_extended 11 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 14 0 84(_ent (_in))))
				(_port(_int Instruction_2 15 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 16 0 88(_ent (_in))))
				(_port(_int write_register 17 0 89(_ent (_in))))
				(_port(_int rd_bus 16 0 90(_ent (_out))))
				(_port(_int rt_bus 16 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 18 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 19 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 177(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(31))(Instruction(15)))
			((Instruction_2(30))(Instruction(14)))
			((Instruction_2(29))(Instruction(13)))
			((Instruction_2(28))(Instruction(12)))
			((Instruction_2(27))(Instruction(11)))
			((Instruction_2(26))(Dangling_Input_Signal))
			((Instruction_2(25))(Dangling_Input_Signal))
			((Instruction_2(24))(Dangling_Input_Signal))
			((Instruction_2(23))(Dangling_Input_Signal))
			((Instruction_2(22))(Dangling_Input_Signal))
			((Instruction_2(21))(Dangling_Input_Signal))
			((Instruction_2(20))(Dangling_Input_Signal))
			((Instruction_2(19))(Dangling_Input_Signal))
			((Instruction_2(18))(Dangling_Input_Signal))
			((Instruction_2(17))(Dangling_Input_Signal))
			((Instruction_2(16))(Dangling_Input_Signal))
			((Instruction_2(15))(Dangling_Input_Signal))
			((Instruction_2(14))(Dangling_Input_Signal))
			((Instruction_2(13))(Dangling_Input_Signal))
			((Instruction_2(12))(Dangling_Input_Signal))
			((Instruction_2(11))(Dangling_Input_Signal))
			((Instruction_2(10))(Dangling_Input_Signal))
			((Instruction_2(9))(Dangling_Input_Signal))
			((Instruction_2(8))(Dangling_Input_Signal))
			((Instruction_2(7))(Dangling_Input_Signal))
			((Instruction_2(6))(Dangling_Input_Signal))
			((Instruction_2(5))(Dangling_Input_Signal))
			((Instruction_2(4))(Dangling_Input_Signal))
			((Instruction_2(3))(Dangling_Input_Signal))
			((Instruction_2(2))(Dangling_Input_Signal))
			((Instruction_2(1))(Dangling_Input_Signal))
			((Instruction_2(0))(Dangling_Input_Signal))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rt))
			((rd_address(31))(rd_address(4)))
			((rd_address(30))(rd_address(3)))
			((rd_address(29))(rd_address(2)))
			((rd_address(28))(rd_address(1)))
			((rd_address(27))(rd_address(0)))
			((rd_address(26))(DANGLING_U4_rd_address_26))
			((rd_address(25))(DANGLING_U4_rd_address_25))
			((rd_address(24))(DANGLING_U4_rd_address_24))
			((rd_address(23))(DANGLING_U4_rd_address_23))
			((rd_address(22))(DANGLING_U4_rd_address_22))
			((rd_address(21))(DANGLING_U4_rd_address_21))
			((rd_address(20))(DANGLING_U4_rd_address_20))
			((rd_address(19))(DANGLING_U4_rd_address_19))
			((rd_address(18))(DANGLING_U4_rd_address_18))
			((rd_address(17))(DANGLING_U4_rd_address_17))
			((rd_address(16))(DANGLING_U4_rd_address_16))
			((rd_address(15))(DANGLING_U4_rd_address_15))
			((rd_address(14))(DANGLING_U4_rd_address_14))
			((rd_address(13))(DANGLING_U4_rd_address_13))
			((rd_address(12))(DANGLING_U4_rd_address_12))
			((rd_address(11))(DANGLING_U4_rd_address_11))
			((rd_address(10))(DANGLING_U4_rd_address_10))
			((rd_address(9))(DANGLING_U4_rd_address_9))
			((rd_address(8))(DANGLING_U4_rd_address_8))
			((rd_address(7))(DANGLING_U4_rd_address_7))
			((rd_address(6))(DANGLING_U4_rd_address_6))
			((rd_address(5))(DANGLING_U4_rd_address_5))
			((rd_address(4))(DANGLING_U4_rd_address_4))
			((rd_address(3))(DANGLING_U4_rd_address_3))
			((rd_address(2))(DANGLING_U4_rd_address_2))
			((rd_address(1))(DANGLING_U4_rd_address_1))
			((rd_address(0))(DANGLING_U4_rd_address_0))
			((rt)(rs))
			((rt_address(31))(rt_address(4)))
			((rt_address(30))(rt_address(3)))
			((rt_address(29))(rt_address(2)))
			((rt_address(28))(rt_address(1)))
			((rt_address(27))(rt_address(0)))
			((rt_address(26))(DANGLING_U4_rt_address_26))
			((rt_address(25))(DANGLING_U4_rt_address_25))
			((rt_address(24))(DANGLING_U4_rt_address_24))
			((rt_address(23))(DANGLING_U4_rt_address_23))
			((rt_address(22))(DANGLING_U4_rt_address_22))
			((rt_address(21))(DANGLING_U4_rt_address_21))
			((rt_address(20))(DANGLING_U4_rt_address_20))
			((rt_address(19))(DANGLING_U4_rt_address_19))
			((rt_address(18))(DANGLING_U4_rt_address_18))
			((rt_address(17))(DANGLING_U4_rt_address_17))
			((rt_address(16))(DANGLING_U4_rt_address_16))
			((rt_address(15))(DANGLING_U4_rt_address_15))
			((rt_address(14))(DANGLING_U4_rt_address_14))
			((rt_address(13))(DANGLING_U4_rt_address_13))
			((rt_address(12))(DANGLING_U4_rt_address_12))
			((rt_address(11))(DANGLING_U4_rt_address_11))
			((rt_address(10))(DANGLING_U4_rt_address_10))
			((rt_address(9))(DANGLING_U4_rt_address_9))
			((rt_address(8))(DANGLING_U4_rt_address_8))
			((rt_address(7))(DANGLING_U4_rt_address_7))
			((rt_address(6))(DANGLING_U4_rt_address_6))
			((rt_address(5))(DANGLING_U4_rt_address_5))
			((rt_address(4))(DANGLING_U4_rt_address_4))
			((rt_address(3))(DANGLING_U4_rt_address_3))
			((rt_address(2))(DANGLING_U4_rt_address_2))
			((rt_address(1))(DANGLING_U4_rt_address_1))
			((rt_address(0))(DANGLING_U4_rt_address_0))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((Reset)(Reset))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
				((signal_extended_bus)(signal_extended_bus))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst control_unit_01 0 298(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 311(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 332(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 102(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 106(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 20 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 107(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 21 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 22 0 108(_arch(_uni))))
		(_sig(_int rd_bus 22 0 109(_arch(_uni))))
		(_sig(_int rt_bus 22 0 110(_arch(_uni))))
		(_sig(_int signal_extended_bus 22 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 112(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 23 0 112(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_26 -1 0 118(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_25 -1 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_24 -1 0 120(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_23 -1 0 121(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_22 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_21 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_20 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_19 -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_18 -1 0 126(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_17 -1 0 127(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_16 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_15 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_14 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_13 -1 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_12 -1 0 132(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_11 -1 0 133(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_10 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_9 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_8 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_7 -1 0 137(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_6 -1 0 138(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_5 -1 0 139(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_4 -1 0 140(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_3 -1 0 141(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_2 -1 0 142(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_1 -1 0 143(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_0 -1 0 144(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_26 -1 0 145(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_25 -1 0 146(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_24 -1 0 147(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_23 -1 0 148(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_22 -1 0 149(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_21 -1 0 150(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_20 -1 0 151(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_19 -1 0 152(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_18 -1 0 153(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_17 -1 0 154(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_16 -1 0 155(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_15 -1 0 156(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_14 -1 0 157(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_13 -1 0 158(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_12 -1 0 159(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_11 -1 0 160(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_10 -1 0 161(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_9 -1 0 162(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_8 -1 0 163(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_7 -1 0 164(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_6 -1 0 165(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_5 -1 0 166(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_4 -1 0 167(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_3 -1 0 168(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_2 -1 0 169(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_1 -1 0 170(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_0 -1 0 171(_arch(_uni))))
		(_prcs
			(line__357(_arch 0 0 357(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
			(line__362(_arch 1 0 362(_assignment(_trgt(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558759313369 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558759313370 2019.05.25 01:41:53)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d7858f85858180c0d584c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5043          1558759313379 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558759313380 2019.05.25 01:41:53)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e7b5e2b4e9b1b3f0e2e7a3bdbfe0e7e0e4e1b3e1ee)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3459          1558759313389 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558759313390 2019.05.25 01:41:53)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e7b4b5b4e9b1b0f0e7e8f2bde2e1e6e2b1e1b3e1ee)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2387          1558759313398 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558759313399 2019.05.25 01:41:53)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code f6a4aea6f4a2f4e0f0f8eeaff1f1f4f0f3f0f1f0ff)
	(_ent
		(_time 1558736324133)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 4 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_1 5 0 35(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int rd_bus 3 0 38(_ent(_in)(_event))))
		(_port(_int Clk -1 0 39(_ent(_in)(_event))))
		(_port(_int Reset -1 0 40(_ent(_in)(_event))))
		(_port(_int rd 3 0 41(_ent(_out))))
		(_port(_int rt 3 0 42(_ent(_out))))
		(_port(_int signal_extended 3 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 44(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 6 0 44(_ent(_out))))
		(_port(_int rt_address 6 0 45(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 48(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 17958         1558759313579 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558759313580 2019.05.25 01:41:53)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code a2f0f9f5f5f4f5b5a6a4a5a2b7f8f0a5a6a4aba4f4a4f7)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 11 0 66(_ent (_in))))
				(_port(_int rd_bus 11 0 67(_ent (_in))))
				(_port(_int rt_bus 11 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 11 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 11 0 73(_ent (_out))))
				(_port(_int rd 11 0 74(_ent (_out))))
				(_port(_int rd_address 11 0 75(_ent (_out))))
				(_port(_int rt 11 0 76(_ent (_out))))
				(_port(_int rt_address 11 0 77(_ent (_out))))
				(_port(_int signal_extended 11 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 14 0 84(_ent (_in))))
				(_port(_int Instruction_2 15 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 16 0 88(_ent (_in))))
				(_port(_int write_register 17 0 89(_ent (_in))))
				(_port(_int rd_bus 16 0 90(_ent (_out))))
				(_port(_int rt_bus 16 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 18 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 19 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 177(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(31))(Instruction(15)))
			((Instruction_2(30))(Instruction(14)))
			((Instruction_2(29))(Instruction(13)))
			((Instruction_2(28))(Instruction(12)))
			((Instruction_2(27))(Instruction(11)))
			((Instruction_2(26))(Dangling_Input_Signal))
			((Instruction_2(25))(Dangling_Input_Signal))
			((Instruction_2(24))(Dangling_Input_Signal))
			((Instruction_2(23))(Dangling_Input_Signal))
			((Instruction_2(22))(Dangling_Input_Signal))
			((Instruction_2(21))(Dangling_Input_Signal))
			((Instruction_2(20))(Dangling_Input_Signal))
			((Instruction_2(19))(Dangling_Input_Signal))
			((Instruction_2(18))(Dangling_Input_Signal))
			((Instruction_2(17))(Dangling_Input_Signal))
			((Instruction_2(16))(Dangling_Input_Signal))
			((Instruction_2(15))(Dangling_Input_Signal))
			((Instruction_2(14))(Dangling_Input_Signal))
			((Instruction_2(13))(Dangling_Input_Signal))
			((Instruction_2(12))(Dangling_Input_Signal))
			((Instruction_2(11))(Dangling_Input_Signal))
			((Instruction_2(10))(Dangling_Input_Signal))
			((Instruction_2(9))(Dangling_Input_Signal))
			((Instruction_2(8))(Dangling_Input_Signal))
			((Instruction_2(7))(Dangling_Input_Signal))
			((Instruction_2(6))(Dangling_Input_Signal))
			((Instruction_2(5))(Dangling_Input_Signal))
			((Instruction_2(4))(Dangling_Input_Signal))
			((Instruction_2(3))(Dangling_Input_Signal))
			((Instruction_2(2))(Dangling_Input_Signal))
			((Instruction_2(1))(Dangling_Input_Signal))
			((Instruction_2(0))(Dangling_Input_Signal))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rt))
			((rd_address(31))(rd_address(4)))
			((rd_address(30))(rd_address(3)))
			((rd_address(29))(rd_address(2)))
			((rd_address(28))(rd_address(1)))
			((rd_address(27))(rd_address(0)))
			((rd_address(26))(DANGLING_U4_rd_address_26))
			((rd_address(25))(DANGLING_U4_rd_address_25))
			((rd_address(24))(DANGLING_U4_rd_address_24))
			((rd_address(23))(DANGLING_U4_rd_address_23))
			((rd_address(22))(DANGLING_U4_rd_address_22))
			((rd_address(21))(DANGLING_U4_rd_address_21))
			((rd_address(20))(DANGLING_U4_rd_address_20))
			((rd_address(19))(DANGLING_U4_rd_address_19))
			((rd_address(18))(DANGLING_U4_rd_address_18))
			((rd_address(17))(DANGLING_U4_rd_address_17))
			((rd_address(16))(DANGLING_U4_rd_address_16))
			((rd_address(15))(DANGLING_U4_rd_address_15))
			((rd_address(14))(DANGLING_U4_rd_address_14))
			((rd_address(13))(DANGLING_U4_rd_address_13))
			((rd_address(12))(DANGLING_U4_rd_address_12))
			((rd_address(11))(DANGLING_U4_rd_address_11))
			((rd_address(10))(DANGLING_U4_rd_address_10))
			((rd_address(9))(DANGLING_U4_rd_address_9))
			((rd_address(8))(DANGLING_U4_rd_address_8))
			((rd_address(7))(DANGLING_U4_rd_address_7))
			((rd_address(6))(DANGLING_U4_rd_address_6))
			((rd_address(5))(DANGLING_U4_rd_address_5))
			((rd_address(4))(DANGLING_U4_rd_address_4))
			((rd_address(3))(DANGLING_U4_rd_address_3))
			((rd_address(2))(DANGLING_U4_rd_address_2))
			((rd_address(1))(DANGLING_U4_rd_address_1))
			((rd_address(0))(DANGLING_U4_rd_address_0))
			((rt)(rs))
			((rt_address(31))(rt_address(4)))
			((rt_address(30))(rt_address(3)))
			((rt_address(29))(rt_address(2)))
			((rt_address(28))(rt_address(1)))
			((rt_address(27))(rt_address(0)))
			((rt_address(26))(DANGLING_U4_rt_address_26))
			((rt_address(25))(DANGLING_U4_rt_address_25))
			((rt_address(24))(DANGLING_U4_rt_address_24))
			((rt_address(23))(DANGLING_U4_rt_address_23))
			((rt_address(22))(DANGLING_U4_rt_address_22))
			((rt_address(21))(DANGLING_U4_rt_address_21))
			((rt_address(20))(DANGLING_U4_rt_address_20))
			((rt_address(19))(DANGLING_U4_rt_address_19))
			((rt_address(18))(DANGLING_U4_rt_address_18))
			((rt_address(17))(DANGLING_U4_rt_address_17))
			((rt_address(16))(DANGLING_U4_rt_address_16))
			((rt_address(15))(DANGLING_U4_rt_address_15))
			((rt_address(14))(DANGLING_U4_rt_address_14))
			((rt_address(13))(DANGLING_U4_rt_address_13))
			((rt_address(12))(DANGLING_U4_rt_address_12))
			((rt_address(11))(DANGLING_U4_rt_address_11))
			((rt_address(10))(DANGLING_U4_rt_address_10))
			((rt_address(9))(DANGLING_U4_rt_address_9))
			((rt_address(8))(DANGLING_U4_rt_address_8))
			((rt_address(7))(DANGLING_U4_rt_address_7))
			((rt_address(6))(DANGLING_U4_rt_address_6))
			((rt_address(5))(DANGLING_U4_rt_address_5))
			((rt_address(4))(DANGLING_U4_rt_address_4))
			((rt_address(3))(DANGLING_U4_rt_address_3))
			((rt_address(2))(DANGLING_U4_rt_address_2))
			((rt_address(1))(DANGLING_U4_rt_address_1))
			((rt_address(0))(DANGLING_U4_rt_address_0))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((Reset)(Reset))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
				((signal_extended_bus)(signal_extended_bus))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst control_unit_01 0 298(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 311(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 332(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 102(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 106(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 20 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 107(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 21 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 108(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 22 0 108(_arch(_uni))))
		(_sig(_int rd_bus 22 0 109(_arch(_uni))))
		(_sig(_int rt_bus 22 0 110(_arch(_uni))))
		(_sig(_int signal_extended_bus 22 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 112(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 23 0 112(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_26 -1 0 118(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_25 -1 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_24 -1 0 120(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_23 -1 0 121(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_22 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_21 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_20 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_19 -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_18 -1 0 126(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_17 -1 0 127(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_16 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_15 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_14 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_13 -1 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_12 -1 0 132(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_11 -1 0 133(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_10 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_9 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_8 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_7 -1 0 137(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_6 -1 0 138(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_5 -1 0 139(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_4 -1 0 140(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_3 -1 0 141(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_2 -1 0 142(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_1 -1 0 143(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_0 -1 0 144(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_26 -1 0 145(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_25 -1 0 146(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_24 -1 0 147(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_23 -1 0 148(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_22 -1 0 149(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_21 -1 0 150(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_20 -1 0 151(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_19 -1 0 152(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_18 -1 0 153(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_17 -1 0 154(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_16 -1 0 155(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_15 -1 0 156(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_14 -1 0 157(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_13 -1 0 158(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_12 -1 0 159(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_11 -1 0 160(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_10 -1 0 161(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_9 -1 0 162(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_8 -1 0 163(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_7 -1 0 164(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_6 -1 0 165(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_5 -1 0 166(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_4 -1 0 167(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_3 -1 0 168(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_2 -1 0 169(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_1 -1 0 170(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_0 -1 0 171(_arch(_uni))))
		(_prcs
			(line__357(_arch 0 0 357(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
			(line__362(_arch 1 0 362(_assignment(_trgt(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000053 55 943           1558759559267 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558759559268 2019.05.25 01:45:59)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5a550b595d0d5b4d5f5e48005d5c095f0c5d5f5c0f)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000053 55 2601          1558759766931 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558759766932 2019.05.25 01:49:26)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 92c7979dc6c5938595c080c89594c197c4959794c7)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000053 55 2601          1558759769410 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558759769411 2019.05.25 01:49:29)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 46144544161147514114541c414015431041434013)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000053 55 2601          1558760005171 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558760005172 2019.05.25 01:53:25)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 2c2c2628297b2d3b2b7e3e762b2a7f297a2b292a79)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 1141          1558760196234 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558760196235 2019.05.25 01:56:36)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 8380898d86d78195888597da84848185868584858a)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000044 55 771           1558760196256 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558760196257 2019.05.25 01:56:36)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code a2a1f5f4a5f4feb4f7a2b7f9fba4f6a5a7a5aaa4f6)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 901           1558760196270 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558760196271 2019.05.25 01:56:36)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code b1b3b2e5b3e7e5a7b3bea1ebe3b6b1b7b2b6b1b7b2)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1233          1558760196290 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558760196291 2019.05.25 01:56:36)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c1c3c694c59796d6c7c4d39b95c794c7c2c7c9c497)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000059 55 1494          1558760196303 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558760196304 2019.05.25 01:56:36)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d1d2db83858786c6d7d6c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1558760196317 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558760196318 2019.05.25 01:56:36)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code e0e3e2b3e4b7b0f6e4e5f2bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 16552         1558760196412 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558760196413 2019.05.25 01:56:36)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 3e3d333b3e6869293a383f3b2b646c393a38373868386b)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rd_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd 14 0 74(_ent (_out))))
				(_port(_int rd_address 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 14 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 15 0 84(_ent (_in))))
				(_port(_int Instruction_2 16 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 17 0 88(_ent (_in))))
				(_port(_int write_register 18 0 89(_ent (_in))))
				(_port(_int rd_bus 17 0 90(_ent (_out))))
				(_port(_int rt_bus 17 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 171(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rt))
			((rd_address(31))(rd_address(4)))
			((rd_address(30))(rd_address(3)))
			((rd_address(29))(rd_address(2)))
			((rd_address(28))(rd_address(1)))
			((rd_address(27))(rd_address(0)))
			((rd_address(26))(DANGLING_U4_rd_address_26))
			((rd_address(25))(DANGLING_U4_rd_address_25))
			((rd_address(24))(DANGLING_U4_rd_address_24))
			((rd_address(23))(DANGLING_U4_rd_address_23))
			((rd_address(22))(DANGLING_U4_rd_address_22))
			((rd_address(21))(DANGLING_U4_rd_address_21))
			((rd_address(20))(DANGLING_U4_rd_address_20))
			((rd_address(19))(DANGLING_U4_rd_address_19))
			((rd_address(18))(DANGLING_U4_rd_address_18))
			((rd_address(17))(DANGLING_U4_rd_address_17))
			((rd_address(16))(DANGLING_U4_rd_address_16))
			((rd_address(15))(DANGLING_U4_rd_address_15))
			((rd_address(14))(DANGLING_U4_rd_address_14))
			((rd_address(13))(DANGLING_U4_rd_address_13))
			((rd_address(12))(DANGLING_U4_rd_address_12))
			((rd_address(11))(DANGLING_U4_rd_address_11))
			((rd_address(10))(DANGLING_U4_rd_address_10))
			((rd_address(9))(DANGLING_U4_rd_address_9))
			((rd_address(8))(DANGLING_U4_rd_address_8))
			((rd_address(7))(DANGLING_U4_rd_address_7))
			((rd_address(6))(DANGLING_U4_rd_address_6))
			((rd_address(5))(DANGLING_U4_rd_address_5))
			((rd_address(4))(DANGLING_U4_rd_address_4))
			((rd_address(3))(DANGLING_U4_rd_address_3))
			((rd_address(2))(DANGLING_U4_rd_address_2))
			((rd_address(1))(DANGLING_U4_rd_address_1))
			((rd_address(0))(DANGLING_U4_rd_address_0))
			((rt)(rs))
			((rt_address(31))(rt_address(4)))
			((rt_address(30))(rt_address(3)))
			((rt_address(29))(rt_address(2)))
			((rt_address(28))(rt_address(1)))
			((rt_address(27))(rt_address(0)))
			((rt_address(26))(DANGLING_U4_rt_address_26))
			((rt_address(25))(DANGLING_U4_rt_address_25))
			((rt_address(24))(DANGLING_U4_rt_address_24))
			((rt_address(23))(DANGLING_U4_rt_address_23))
			((rt_address(22))(DANGLING_U4_rt_address_22))
			((rt_address(21))(DANGLING_U4_rt_address_21))
			((rt_address(20))(DANGLING_U4_rt_address_20))
			((rt_address(19))(DANGLING_U4_rt_address_19))
			((rt_address(18))(DANGLING_U4_rt_address_18))
			((rt_address(17))(DANGLING_U4_rt_address_17))
			((rt_address(16))(DANGLING_U4_rt_address_16))
			((rt_address(15))(DANGLING_U4_rt_address_15))
			((rt_address(14))(DANGLING_U4_rt_address_14))
			((rt_address(13))(DANGLING_U4_rt_address_13))
			((rt_address(12))(DANGLING_U4_rt_address_12))
			((rt_address(11))(DANGLING_U4_rt_address_11))
			((rt_address(10))(DANGLING_U4_rt_address_10))
			((rt_address(9))(DANGLING_U4_rt_address_9))
			((rt_address(8))(DANGLING_U4_rt_address_8))
			((rt_address(7))(DANGLING_U4_rt_address_7))
			((rt_address(6))(DANGLING_U4_rt_address_6))
			((rt_address(5))(DANGLING_U4_rt_address_5))
			((rt_address(4))(DANGLING_U4_rt_address_4))
			((rt_address(3))(DANGLING_U4_rt_address_3))
			((rt_address(2))(DANGLING_U4_rt_address_2))
			((rt_address(1))(DANGLING_U4_rt_address_1))
			((rt_address(0))(DANGLING_U4_rt_address_0))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((Reset)(Reset))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
				((signal_extended_bus)(signal_extended_bus))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst control_unit_01 0 265(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 278(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 299(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 22 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 23 0 105(_arch(_uni))))
		(_sig(_int rd_bus 23 0 106(_arch(_uni))))
		(_sig(_int rt_bus 23 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 23 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_26 -1 0 112(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_25 -1 0 113(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_24 -1 0 114(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_23 -1 0 115(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_22 -1 0 116(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_21 -1 0 117(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_20 -1 0 118(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_19 -1 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_18 -1 0 120(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_17 -1 0 121(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_16 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_15 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_14 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_13 -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_12 -1 0 126(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_11 -1 0 127(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_10 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_9 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_8 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_7 -1 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_6 -1 0 132(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_5 -1 0 133(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_4 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_3 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_2 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_1 -1 0 137(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_0 -1 0 138(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_26 -1 0 139(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_25 -1 0 140(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_24 -1 0 141(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_23 -1 0 142(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_22 -1 0 143(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_21 -1 0 144(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_20 -1 0 145(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_19 -1 0 146(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_18 -1 0 147(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_17 -1 0 148(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_16 -1 0 149(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_15 -1 0 150(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_14 -1 0 151(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_13 -1 0 152(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_12 -1 0 153(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_11 -1 0 154(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_10 -1 0 155(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_9 -1 0 156(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_8 -1 0 157(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_7 -1 0 158(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_6 -1 0 159(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_5 -1 0 160(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_4 -1 0 161(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_3 -1 0 162(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_2 -1 0 163(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_1 -1 0 164(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_0 -1 0 165(_arch(_uni))))
		(_prcs
			(line__324(_arch 0 0 324(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1558760196440 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558760196441 2019.05.25 01:56:36)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 5d5e505e5c0b0a4a5f0e4f06095b5e5a595b545b0b)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5043          1558760196450 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558760196451 2019.05.25 01:56:36)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 5d5e0d5e000b094a585d1907055a5d5a5e5b095b54)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3459          1558760196460 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558760196461 2019.05.25 01:56:36)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 6d6f6a6d303b3a7a6d627837686b6c683b6b396b64)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2601          1558760196483 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558760196484 2019.05.25 01:56:36)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 7d7e7a7c7f2a7c6a7a2f6f277a7b2e782b7a787b28)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000059 55 16552         1558760196667 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558760196668 2019.05.25 01:56:36)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 383b343d656e6f2f3c3e393d2d626a3f3c3e313e6e3e6d)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rd_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd 14 0 74(_ent (_out))))
				(_port(_int rd_address 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 14 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 15 0 84(_ent (_in))))
				(_port(_int Instruction_2 16 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 17 0 88(_ent (_in))))
				(_port(_int write_register 18 0 89(_ent (_in))))
				(_port(_int rd_bus 17 0 90(_ent (_out))))
				(_port(_int rt_bus 17 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 171(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rt))
			((rd_address(31))(rd_address(4)))
			((rd_address(30))(rd_address(3)))
			((rd_address(29))(rd_address(2)))
			((rd_address(28))(rd_address(1)))
			((rd_address(27))(rd_address(0)))
			((rd_address(26))(DANGLING_U4_rd_address_26))
			((rd_address(25))(DANGLING_U4_rd_address_25))
			((rd_address(24))(DANGLING_U4_rd_address_24))
			((rd_address(23))(DANGLING_U4_rd_address_23))
			((rd_address(22))(DANGLING_U4_rd_address_22))
			((rd_address(21))(DANGLING_U4_rd_address_21))
			((rd_address(20))(DANGLING_U4_rd_address_20))
			((rd_address(19))(DANGLING_U4_rd_address_19))
			((rd_address(18))(DANGLING_U4_rd_address_18))
			((rd_address(17))(DANGLING_U4_rd_address_17))
			((rd_address(16))(DANGLING_U4_rd_address_16))
			((rd_address(15))(DANGLING_U4_rd_address_15))
			((rd_address(14))(DANGLING_U4_rd_address_14))
			((rd_address(13))(DANGLING_U4_rd_address_13))
			((rd_address(12))(DANGLING_U4_rd_address_12))
			((rd_address(11))(DANGLING_U4_rd_address_11))
			((rd_address(10))(DANGLING_U4_rd_address_10))
			((rd_address(9))(DANGLING_U4_rd_address_9))
			((rd_address(8))(DANGLING_U4_rd_address_8))
			((rd_address(7))(DANGLING_U4_rd_address_7))
			((rd_address(6))(DANGLING_U4_rd_address_6))
			((rd_address(5))(DANGLING_U4_rd_address_5))
			((rd_address(4))(DANGLING_U4_rd_address_4))
			((rd_address(3))(DANGLING_U4_rd_address_3))
			((rd_address(2))(DANGLING_U4_rd_address_2))
			((rd_address(1))(DANGLING_U4_rd_address_1))
			((rd_address(0))(DANGLING_U4_rd_address_0))
			((rt)(rs))
			((rt_address(31))(rt_address(4)))
			((rt_address(30))(rt_address(3)))
			((rt_address(29))(rt_address(2)))
			((rt_address(28))(rt_address(1)))
			((rt_address(27))(rt_address(0)))
			((rt_address(26))(DANGLING_U4_rt_address_26))
			((rt_address(25))(DANGLING_U4_rt_address_25))
			((rt_address(24))(DANGLING_U4_rt_address_24))
			((rt_address(23))(DANGLING_U4_rt_address_23))
			((rt_address(22))(DANGLING_U4_rt_address_22))
			((rt_address(21))(DANGLING_U4_rt_address_21))
			((rt_address(20))(DANGLING_U4_rt_address_20))
			((rt_address(19))(DANGLING_U4_rt_address_19))
			((rt_address(18))(DANGLING_U4_rt_address_18))
			((rt_address(17))(DANGLING_U4_rt_address_17))
			((rt_address(16))(DANGLING_U4_rt_address_16))
			((rt_address(15))(DANGLING_U4_rt_address_15))
			((rt_address(14))(DANGLING_U4_rt_address_14))
			((rt_address(13))(DANGLING_U4_rt_address_13))
			((rt_address(12))(DANGLING_U4_rt_address_12))
			((rt_address(11))(DANGLING_U4_rt_address_11))
			((rt_address(10))(DANGLING_U4_rt_address_10))
			((rt_address(9))(DANGLING_U4_rt_address_9))
			((rt_address(8))(DANGLING_U4_rt_address_8))
			((rt_address(7))(DANGLING_U4_rt_address_7))
			((rt_address(6))(DANGLING_U4_rt_address_6))
			((rt_address(5))(DANGLING_U4_rt_address_5))
			((rt_address(4))(DANGLING_U4_rt_address_4))
			((rt_address(3))(DANGLING_U4_rt_address_3))
			((rt_address(2))(DANGLING_U4_rt_address_2))
			((rt_address(1))(DANGLING_U4_rt_address_1))
			((rt_address(0))(DANGLING_U4_rt_address_0))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((Reset)(Reset))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
				((signal_extended_bus)(signal_extended_bus))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst control_unit_01 0 265(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 278(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 299(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 22 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 23 0 105(_arch(_uni))))
		(_sig(_int rd_bus 23 0 106(_arch(_uni))))
		(_sig(_int rt_bus 23 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 23 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_26 -1 0 112(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_25 -1 0 113(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_24 -1 0 114(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_23 -1 0 115(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_22 -1 0 116(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_21 -1 0 117(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_20 -1 0 118(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_19 -1 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_18 -1 0 120(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_17 -1 0 121(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_16 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_15 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_14 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_13 -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_12 -1 0 126(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_11 -1 0 127(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_10 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_9 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_8 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_7 -1 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_6 -1 0 132(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_5 -1 0 133(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_4 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_3 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_2 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_1 -1 0 137(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_0 -1 0 138(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_26 -1 0 139(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_25 -1 0 140(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_24 -1 0 141(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_23 -1 0 142(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_22 -1 0 143(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_21 -1 0 144(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_20 -1 0 145(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_19 -1 0 146(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_18 -1 0 147(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_17 -1 0 148(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_16 -1 0 149(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_15 -1 0 150(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_14 -1 0 151(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_13 -1 0 152(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_12 -1 0 153(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_11 -1 0 154(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_10 -1 0 155(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_9 -1 0 156(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_8 -1 0 157(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_7 -1 0 158(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_6 -1 0 159(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_5 -1 0 160(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_4 -1 0 161(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_3 -1 0 162(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_2 -1 0 163(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_1 -1 0 164(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_0 -1 0 165(_arch(_uni))))
		(_prcs
			(line__324(_arch 0 0 324(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2387          1558760330875 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558760330876 2019.05.25 01:58:50)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 73737b7274277165757d6b2a74747175767574757a)
	(_ent
		(_time 1558760330873)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 34(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 35(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 35(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 38(_ent(_in)(_event))))
		(_port(_int Clk -1 0 39(_ent(_in)(_event))))
		(_port(_int Reset -1 0 40(_ent(_in)(_event))))
		(_port(_int rt 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int signal_extended 3 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 44(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 6 0 44(_ent(_out))))
		(_port(_int rt_address 6 0 45(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 48(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1141          1558760335502 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558760335503 2019.05.25 01:58:55)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 84858e8a86d086928f8290dd83838682818283828d)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000044 55 771           1558760335515 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558760335516 2019.05.25 01:58:55)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 9495c39a95c2c882c19481cfcd92c09391939c92c0)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 901           1558760335525 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558760335526 2019.05.25 01:58:55)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a3a3a0f4a3f5f7b5a1acb3f9f1a4a3a5a0a4a3a5a0)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1233          1558760335536 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558760335537 2019.05.25 01:58:55)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b3b3b4e7b5e5e4a4b5b6a1e9e7b5e6b5b0b5bbb6e5)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000059 55 1494          1558760335547 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558760335548 2019.05.25 01:58:55)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b3b2b9e7e5e5e4a4b5b4a1e8e7b5b0b4b7b5bab5e5)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1558760335559 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558760335560 2019.05.25 01:58:55)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code c3c2c196c49493d5c7c6d19993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000059 55 16552         1558760335598 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558760335599 2019.05.25 01:58:55)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code f2f3f8a2a5a4a5e5f6f4f3f7e7a8a0f5f6f4fbf4a4f4a7)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rd_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd 14 0 74(_ent (_out))))
				(_port(_int rd_address 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 14 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 15 0 84(_ent (_in))))
				(_port(_int Instruction_2 16 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 17 0 88(_ent (_in))))
				(_port(_int write_register 18 0 89(_ent (_in))))
				(_port(_int rd_bus 17 0 90(_ent (_out))))
				(_port(_int rt_bus 17 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 171(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rt))
			((rd_address(31))(rd_address(4)))
			((rd_address(30))(rd_address(3)))
			((rd_address(29))(rd_address(2)))
			((rd_address(28))(rd_address(1)))
			((rd_address(27))(rd_address(0)))
			((rd_address(26))(DANGLING_U4_rd_address_26))
			((rd_address(25))(DANGLING_U4_rd_address_25))
			((rd_address(24))(DANGLING_U4_rd_address_24))
			((rd_address(23))(DANGLING_U4_rd_address_23))
			((rd_address(22))(DANGLING_U4_rd_address_22))
			((rd_address(21))(DANGLING_U4_rd_address_21))
			((rd_address(20))(DANGLING_U4_rd_address_20))
			((rd_address(19))(DANGLING_U4_rd_address_19))
			((rd_address(18))(DANGLING_U4_rd_address_18))
			((rd_address(17))(DANGLING_U4_rd_address_17))
			((rd_address(16))(DANGLING_U4_rd_address_16))
			((rd_address(15))(DANGLING_U4_rd_address_15))
			((rd_address(14))(DANGLING_U4_rd_address_14))
			((rd_address(13))(DANGLING_U4_rd_address_13))
			((rd_address(12))(DANGLING_U4_rd_address_12))
			((rd_address(11))(DANGLING_U4_rd_address_11))
			((rd_address(10))(DANGLING_U4_rd_address_10))
			((rd_address(9))(DANGLING_U4_rd_address_9))
			((rd_address(8))(DANGLING_U4_rd_address_8))
			((rd_address(7))(DANGLING_U4_rd_address_7))
			((rd_address(6))(DANGLING_U4_rd_address_6))
			((rd_address(5))(DANGLING_U4_rd_address_5))
			((rd_address(4))(DANGLING_U4_rd_address_4))
			((rd_address(3))(DANGLING_U4_rd_address_3))
			((rd_address(2))(DANGLING_U4_rd_address_2))
			((rd_address(1))(DANGLING_U4_rd_address_1))
			((rd_address(0))(DANGLING_U4_rd_address_0))
			((rt)(rs))
			((rt_address(31))(rt_address(4)))
			((rt_address(30))(rt_address(3)))
			((rt_address(29))(rt_address(2)))
			((rt_address(28))(rt_address(1)))
			((rt_address(27))(rt_address(0)))
			((rt_address(26))(DANGLING_U4_rt_address_26))
			((rt_address(25))(DANGLING_U4_rt_address_25))
			((rt_address(24))(DANGLING_U4_rt_address_24))
			((rt_address(23))(DANGLING_U4_rt_address_23))
			((rt_address(22))(DANGLING_U4_rt_address_22))
			((rt_address(21))(DANGLING_U4_rt_address_21))
			((rt_address(20))(DANGLING_U4_rt_address_20))
			((rt_address(19))(DANGLING_U4_rt_address_19))
			((rt_address(18))(DANGLING_U4_rt_address_18))
			((rt_address(17))(DANGLING_U4_rt_address_17))
			((rt_address(16))(DANGLING_U4_rt_address_16))
			((rt_address(15))(DANGLING_U4_rt_address_15))
			((rt_address(14))(DANGLING_U4_rt_address_14))
			((rt_address(13))(DANGLING_U4_rt_address_13))
			((rt_address(12))(DANGLING_U4_rt_address_12))
			((rt_address(11))(DANGLING_U4_rt_address_11))
			((rt_address(10))(DANGLING_U4_rt_address_10))
			((rt_address(9))(DANGLING_U4_rt_address_9))
			((rt_address(8))(DANGLING_U4_rt_address_8))
			((rt_address(7))(DANGLING_U4_rt_address_7))
			((rt_address(6))(DANGLING_U4_rt_address_6))
			((rt_address(5))(DANGLING_U4_rt_address_5))
			((rt_address(4))(DANGLING_U4_rt_address_4))
			((rt_address(3))(DANGLING_U4_rt_address_3))
			((rt_address(2))(DANGLING_U4_rt_address_2))
			((rt_address(1))(DANGLING_U4_rt_address_1))
			((rt_address(0))(DANGLING_U4_rt_address_0))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((Reset)(Reset))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
				((signal_extended_bus)(signal_extended_bus))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst control_unit_01 0 265(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 278(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 299(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 22 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 23 0 105(_arch(_uni))))
		(_sig(_int rd_bus 23 0 106(_arch(_uni))))
		(_sig(_int rt_bus 23 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 23 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_26 -1 0 112(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_25 -1 0 113(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_24 -1 0 114(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_23 -1 0 115(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_22 -1 0 116(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_21 -1 0 117(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_20 -1 0 118(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_19 -1 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_18 -1 0 120(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_17 -1 0 121(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_16 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_15 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_14 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_13 -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_12 -1 0 126(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_11 -1 0 127(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_10 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_9 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_8 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_7 -1 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_6 -1 0 132(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_5 -1 0 133(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_4 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_3 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_2 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_1 -1 0 137(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_0 -1 0 138(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_26 -1 0 139(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_25 -1 0 140(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_24 -1 0 141(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_23 -1 0 142(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_22 -1 0 143(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_21 -1 0 144(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_20 -1 0 145(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_19 -1 0 146(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_18 -1 0 147(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_17 -1 0 148(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_16 -1 0 149(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_15 -1 0 150(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_14 -1 0 151(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_13 -1 0 152(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_12 -1 0 153(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_11 -1 0 154(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_10 -1 0 155(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_9 -1 0 156(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_8 -1 0 157(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_7 -1 0 158(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_6 -1 0 159(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_5 -1 0 160(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_4 -1 0 161(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_3 -1 0 162(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_2 -1 0 163(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_1 -1 0 164(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_0 -1 0 165(_arch(_uni))))
		(_prcs
			(line__324(_arch 0 0 324(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1558760335623 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558760335624 2019.05.25 01:58:55)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 01000c07555756160352135a550702060507080757)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5043          1558760335631 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558760335632 2019.05.25 01:58:55)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 11104116194745061411554b491611161217451718)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3459          1558760335640 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558760335641 2019.05.25 01:58:55)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1111161619474606111e044b141710144717451718)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2387          1558760335646 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558760335647 2019.05.25 01:58:55)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 20212d2424742236262e3879272722262526272629)
	(_ent
		(_time 1558760330872)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 34(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 35(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 35(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 38(_ent(_in)(_event))))
		(_port(_int Clk -1 0 39(_ent(_in)(_event))))
		(_port(_int Reset -1 0 40(_ent(_in)(_event))))
		(_port(_int rt 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int signal_extended 3 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 44(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 6 0 44(_ent(_out))))
		(_port(_int rt_address 6 0 45(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 48(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000053 55 2601          1558760335665 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558760335666 2019.05.25 01:58:55)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 30313735666731273762226a373663356637353665)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000059 55 16552         1558760335833 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558760335834 2019.05.25 01:58:55)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code dcddd18eda8a8bcbd8daddd9c9868edbd8dad5da8ada89)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rd_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd 14 0 74(_ent (_out))))
				(_port(_int rd_address 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 14 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 15 0 84(_ent (_in))))
				(_port(_int Instruction_2 16 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 17 0 88(_ent (_in))))
				(_port(_int write_register 18 0 89(_ent (_in))))
				(_port(_int rd_bus 17 0 90(_ent (_out))))
				(_port(_int rt_bus 17 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 171(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rt))
			((rd_address(31))(rd_address(4)))
			((rd_address(30))(rd_address(3)))
			((rd_address(29))(rd_address(2)))
			((rd_address(28))(rd_address(1)))
			((rd_address(27))(rd_address(0)))
			((rd_address(26))(DANGLING_U4_rd_address_26))
			((rd_address(25))(DANGLING_U4_rd_address_25))
			((rd_address(24))(DANGLING_U4_rd_address_24))
			((rd_address(23))(DANGLING_U4_rd_address_23))
			((rd_address(22))(DANGLING_U4_rd_address_22))
			((rd_address(21))(DANGLING_U4_rd_address_21))
			((rd_address(20))(DANGLING_U4_rd_address_20))
			((rd_address(19))(DANGLING_U4_rd_address_19))
			((rd_address(18))(DANGLING_U4_rd_address_18))
			((rd_address(17))(DANGLING_U4_rd_address_17))
			((rd_address(16))(DANGLING_U4_rd_address_16))
			((rd_address(15))(DANGLING_U4_rd_address_15))
			((rd_address(14))(DANGLING_U4_rd_address_14))
			((rd_address(13))(DANGLING_U4_rd_address_13))
			((rd_address(12))(DANGLING_U4_rd_address_12))
			((rd_address(11))(DANGLING_U4_rd_address_11))
			((rd_address(10))(DANGLING_U4_rd_address_10))
			((rd_address(9))(DANGLING_U4_rd_address_9))
			((rd_address(8))(DANGLING_U4_rd_address_8))
			((rd_address(7))(DANGLING_U4_rd_address_7))
			((rd_address(6))(DANGLING_U4_rd_address_6))
			((rd_address(5))(DANGLING_U4_rd_address_5))
			((rd_address(4))(DANGLING_U4_rd_address_4))
			((rd_address(3))(DANGLING_U4_rd_address_3))
			((rd_address(2))(DANGLING_U4_rd_address_2))
			((rd_address(1))(DANGLING_U4_rd_address_1))
			((rd_address(0))(DANGLING_U4_rd_address_0))
			((rt)(rs))
			((rt_address(31))(rt_address(4)))
			((rt_address(30))(rt_address(3)))
			((rt_address(29))(rt_address(2)))
			((rt_address(28))(rt_address(1)))
			((rt_address(27))(rt_address(0)))
			((rt_address(26))(DANGLING_U4_rt_address_26))
			((rt_address(25))(DANGLING_U4_rt_address_25))
			((rt_address(24))(DANGLING_U4_rt_address_24))
			((rt_address(23))(DANGLING_U4_rt_address_23))
			((rt_address(22))(DANGLING_U4_rt_address_22))
			((rt_address(21))(DANGLING_U4_rt_address_21))
			((rt_address(20))(DANGLING_U4_rt_address_20))
			((rt_address(19))(DANGLING_U4_rt_address_19))
			((rt_address(18))(DANGLING_U4_rt_address_18))
			((rt_address(17))(DANGLING_U4_rt_address_17))
			((rt_address(16))(DANGLING_U4_rt_address_16))
			((rt_address(15))(DANGLING_U4_rt_address_15))
			((rt_address(14))(DANGLING_U4_rt_address_14))
			((rt_address(13))(DANGLING_U4_rt_address_13))
			((rt_address(12))(DANGLING_U4_rt_address_12))
			((rt_address(11))(DANGLING_U4_rt_address_11))
			((rt_address(10))(DANGLING_U4_rt_address_10))
			((rt_address(9))(DANGLING_U4_rt_address_9))
			((rt_address(8))(DANGLING_U4_rt_address_8))
			((rt_address(7))(DANGLING_U4_rt_address_7))
			((rt_address(6))(DANGLING_U4_rt_address_6))
			((rt_address(5))(DANGLING_U4_rt_address_5))
			((rt_address(4))(DANGLING_U4_rt_address_4))
			((rt_address(3))(DANGLING_U4_rt_address_3))
			((rt_address(2))(DANGLING_U4_rt_address_2))
			((rt_address(1))(DANGLING_U4_rt_address_1))
			((rt_address(0))(DANGLING_U4_rt_address_0))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((Reset)(Reset))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
				((signal_extended_bus)(signal_extended_bus))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst control_unit_01 0 265(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 278(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rd_bus)(rd_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rd_bus)(rd_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 299(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 22 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 23 0 105(_arch(_uni))))
		(_sig(_int rd_bus 23 0 106(_arch(_uni))))
		(_sig(_int rt_bus 23 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 23 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_26 -1 0 112(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_25 -1 0 113(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_24 -1 0 114(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_23 -1 0 115(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_22 -1 0 116(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_21 -1 0 117(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_20 -1 0 118(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_19 -1 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_18 -1 0 120(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_17 -1 0 121(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_16 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_15 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_14 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_13 -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_12 -1 0 126(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_11 -1 0 127(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_10 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_9 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_8 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_7 -1 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_6 -1 0 132(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_5 -1 0 133(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_4 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_3 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_2 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_1 -1 0 137(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_0 -1 0 138(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_26 -1 0 139(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_25 -1 0 140(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_24 -1 0 141(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_23 -1 0 142(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_22 -1 0 143(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_21 -1 0 144(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_20 -1 0 145(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_19 -1 0 146(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_18 -1 0 147(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_17 -1 0 148(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_16 -1 0 149(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_15 -1 0 150(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_14 -1 0 151(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_13 -1 0 152(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_12 -1 0 153(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_11 -1 0 154(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_10 -1 0 155(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_9 -1 0 156(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_8 -1 0 157(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_7 -1 0 158(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_6 -1 0 159(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_5 -1 0 160(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_4 -1 0 161(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_3 -1 0 162(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_2 -1 0 163(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_1 -1 0 164(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_0 -1 0 165(_arch(_uni))))
		(_prcs
			(line__324(_arch 0 0 324(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000059 55 16552         1558760486047 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558760486048 2019.05.25 02:01:26)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 97c3c898c5c1c0809391969282cdc59093919e91c191c2)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rs_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd 14 0 74(_ent (_out))))
				(_port(_int rd_address 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 14 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 15 0 84(_ent (_in))))
				(_port(_int Instruction_2 16 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 17 0 88(_ent (_in))))
				(_port(_int write_register 18 0 89(_ent (_in))))
				(_port(_int rs_bus 17 0 90(_ent (_out))))
				(_port(_int rt_bus 17 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 171(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rt))
			((rd_address(31))(rd_address(4)))
			((rd_address(30))(rd_address(3)))
			((rd_address(29))(rd_address(2)))
			((rd_address(28))(rd_address(1)))
			((rd_address(27))(rd_address(0)))
			((rd_address(26))(DANGLING_U4_rd_address_26))
			((rd_address(25))(DANGLING_U4_rd_address_25))
			((rd_address(24))(DANGLING_U4_rd_address_24))
			((rd_address(23))(DANGLING_U4_rd_address_23))
			((rd_address(22))(DANGLING_U4_rd_address_22))
			((rd_address(21))(DANGLING_U4_rd_address_21))
			((rd_address(20))(DANGLING_U4_rd_address_20))
			((rd_address(19))(DANGLING_U4_rd_address_19))
			((rd_address(18))(DANGLING_U4_rd_address_18))
			((rd_address(17))(DANGLING_U4_rd_address_17))
			((rd_address(16))(DANGLING_U4_rd_address_16))
			((rd_address(15))(DANGLING_U4_rd_address_15))
			((rd_address(14))(DANGLING_U4_rd_address_14))
			((rd_address(13))(DANGLING_U4_rd_address_13))
			((rd_address(12))(DANGLING_U4_rd_address_12))
			((rd_address(11))(DANGLING_U4_rd_address_11))
			((rd_address(10))(DANGLING_U4_rd_address_10))
			((rd_address(9))(DANGLING_U4_rd_address_9))
			((rd_address(8))(DANGLING_U4_rd_address_8))
			((rd_address(7))(DANGLING_U4_rd_address_7))
			((rd_address(6))(DANGLING_U4_rd_address_6))
			((rd_address(5))(DANGLING_U4_rd_address_5))
			((rd_address(4))(DANGLING_U4_rd_address_4))
			((rd_address(3))(DANGLING_U4_rd_address_3))
			((rd_address(2))(DANGLING_U4_rd_address_2))
			((rd_address(1))(DANGLING_U4_rd_address_1))
			((rd_address(0))(DANGLING_U4_rd_address_0))
			((rt)(rs))
			((rt_address(31))(rt_address(4)))
			((rt_address(30))(rt_address(3)))
			((rt_address(29))(rt_address(2)))
			((rt_address(28))(rt_address(1)))
			((rt_address(27))(rt_address(0)))
			((rt_address(26))(DANGLING_U4_rt_address_26))
			((rt_address(25))(DANGLING_U4_rt_address_25))
			((rt_address(24))(DANGLING_U4_rt_address_24))
			((rt_address(23))(DANGLING_U4_rt_address_23))
			((rt_address(22))(DANGLING_U4_rt_address_22))
			((rt_address(21))(DANGLING_U4_rt_address_21))
			((rt_address(20))(DANGLING_U4_rt_address_20))
			((rt_address(19))(DANGLING_U4_rt_address_19))
			((rt_address(18))(DANGLING_U4_rt_address_18))
			((rt_address(17))(DANGLING_U4_rt_address_17))
			((rt_address(16))(DANGLING_U4_rt_address_16))
			((rt_address(15))(DANGLING_U4_rt_address_15))
			((rt_address(14))(DANGLING_U4_rt_address_14))
			((rt_address(13))(DANGLING_U4_rt_address_13))
			((rt_address(12))(DANGLING_U4_rt_address_12))
			((rt_address(11))(DANGLING_U4_rt_address_11))
			((rt_address(10))(DANGLING_U4_rt_address_10))
			((rt_address(9))(DANGLING_U4_rt_address_9))
			((rt_address(8))(DANGLING_U4_rt_address_8))
			((rt_address(7))(DANGLING_U4_rt_address_7))
			((rt_address(6))(DANGLING_U4_rt_address_6))
			((rt_address(5))(DANGLING_U4_rt_address_5))
			((rt_address(4))(DANGLING_U4_rt_address_4))
			((rt_address(3))(DANGLING_U4_rt_address_3))
			((rt_address(2))(DANGLING_U4_rt_address_2))
			((rt_address(1))(DANGLING_U4_rt_address_1))
			((rt_address(0))(DANGLING_U4_rt_address_0))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((Reset)(Reset))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((signal_extended_bus)(signal_extended_bus))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst control_unit_01 0 265(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 278(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 299(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 22 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 23 0 105(_arch(_uni))))
		(_sig(_int rs_bus 23 0 106(_arch(_uni))))
		(_sig(_int rt_bus 23 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 23 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_26 -1 0 112(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_25 -1 0 113(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_24 -1 0 114(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_23 -1 0 115(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_22 -1 0 116(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_21 -1 0 117(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_20 -1 0 118(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_19 -1 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_18 -1 0 120(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_17 -1 0 121(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_16 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_15 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_14 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_13 -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_12 -1 0 126(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_11 -1 0 127(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_10 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_9 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_8 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_7 -1 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_6 -1 0 132(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_5 -1 0 133(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_4 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_3 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_2 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_1 -1 0 137(_arch(_uni))))
		(_sig(_int DANGLING_U4_rd_address_0 -1 0 138(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_26 -1 0 139(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_25 -1 0 140(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_24 -1 0 141(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_23 -1 0 142(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_22 -1 0 143(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_21 -1 0 144(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_20 -1 0 145(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_19 -1 0 146(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_18 -1 0 147(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_17 -1 0 148(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_16 -1 0 149(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_15 -1 0 150(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_14 -1 0 151(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_13 -1 0 152(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_12 -1 0 153(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_11 -1 0 154(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_10 -1 0 155(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_9 -1 0 156(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_8 -1 0 157(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_7 -1 0 158(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_6 -1 0 159(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_5 -1 0 160(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_4 -1 0 161(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_3 -1 0 162(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_2 -1 0 163(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_1 -1 0 164(_arch(_uni))))
		(_sig(_int DANGLING_U4_rt_address_0 -1 0 165(_arch(_uni))))
		(_prcs
			(line__324(_arch 0 0 324(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2387          1558760574341 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558760574342 2019.05.25 02:02:54)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 8087818e84d48296868e98d9878782868586878689)
	(_ent
		(_time 1558760330872)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 34(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 35(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 35(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 38(_ent(_in)(_event))))
		(_port(_int Clk -1 0 39(_ent(_in)(_event))))
		(_port(_int Reset -1 0 40(_ent(_in)(_event))))
		(_port(_int rt 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int signal_extended 3 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 44(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 6 0 44(_ent(_out))))
		(_port(_int rt_address 6 0 45(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 48(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 2387          1558760812692 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558760812693 2019.05.25 02:06:52)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 97c3cc9894c3958191998fce90909591929190919e)
	(_ent
		(_time 1558760812690)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 2387          1558760815343 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558760815344 2019.05.25 02:06:55)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code e8bde4bbe4bceafeeee6f0b1efefeaeeedeeefeee1)
	(_ent
		(_time 1558760812689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 2387          1558760816253 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558760816254 2019.05.25 02:06:56)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 7227727374267064747c6a2b75757074777475747b)
	(_ent
		(_time 1558760812689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 2387          1558760817761 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558760817762 2019.05.25 02:06:57)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 5e0b015d0f0a5c485850460759595c585b58595857)
	(_ent
		(_time 1558760812689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 2387          1558760818147 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558760818148 2019.05.25 02:06:58)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code e4b6edb7e4b0e6f2e2eafcbde3e3e6e2e1e2e3e2ed)
	(_ent
		(_time 1558760812689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 2387          1558760818495 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558760818496 2019.05.25 02:06:58)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 3c6e37396b683e2a3a3224653b3b3e3a393a3b3a35)
	(_ent
		(_time 1558760812689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 2387          1558760818848 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558760818849 2019.05.25 02:06:58)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code a4f6aef3a4f0a6b2a2aabcfda3a3a6a2a1a2a3a2ad)
	(_ent
		(_time 1558760812689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10225         1558760827318 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558760827319 2019.05.25 02:07:07)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code b8e8b5ece5eeefafeeecaae3ecbebbbfbcbeb1beee)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rs_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd_address 15 0 74(_ent (_out))))
				(_port(_int rs 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 15 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 16 0 84(_ent (_in))))
				(_port(_int Instruction_2 17 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 18 0 88(_ent (_in))))
				(_port(_int write_register 19 0 89(_ent (_in))))
				(_port(_int rs_bus 18 0 90(_ent (_out))))
				(_port(_int rt_bus 18 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((write_data)(write_data))
				((write_register)(write_register))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_implicit)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 105(_arch(_uni))))
		(_sig(_int rs_bus 24 0 106(_arch(_uni))))
		(_sig(_int rt_bus 24 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000054 55 871           1558760961538 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558760961539 2019.05.25 02:09:21)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 0304010509545015565312590106550506040b0407)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000054 55 4669          1558762041812 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558762041813 2019.05.25 02:27:21)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code cdcd9c989c9a9edbc69ede9698cbc8cacfc89bcbcb)
	(_ent
		(_time 1558762041810)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000046 55 869           1558762047607 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558762047608 2019.05.25 02:27:27)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 727d70737425226476776028227476747674777570)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558762047629 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558762047630 2019.05.25 02:27:27)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 919ec69f95c7cd87c49184cac897c59694969997c5)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000043 55 901           1558762047649 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558762047650 2019.05.25 02:27:27)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a0aea3f7a3f6f4b6a2afb0faf2a7a0a6a3a7a0a6a3)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000055 55 1233          1558762047667 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558762047668 2019.05.25 02:27:27)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b0beb7e4b5e6e7a7b6b5a2eae4b6e5b6b3b6b8b5e6)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000050 55 1141          1558762047687 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558762047688 2019.05.25 02:27:27)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code c0cfca95c694c2d6cbc6d499c7c7c2c6c5c6c7c6c9)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558762047705 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558762047706 2019.05.25 02:27:27)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cfc0c59acc9998d8c9c8dd949bc9ccc8cbc9c6c999)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558762047725 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558762047726 2019.05.25 02:27:27)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code efe0efbcefb8eef8e8bdfdb5e8e9bceab9e8eae9ba)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000059 55 10247         1558762047741 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558762047742 2019.05.25 02:27:27)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code fef1f4aefea8a9e9a8aaeca5aaf8fdf9faf8f7f8a8)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rs_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd_address 15 0 74(_ent (_out))))
				(_port(_int rs 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 15 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 16 0 84(_ent (_in))))
				(_port(_int Instruction_2 17 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 18 0 88(_ent (_in))))
				(_port(_int write_register 19 0 89(_ent (_in))))
				(_port(_int rs_bus 18 0 90(_ent (_out))))
				(_port(_int rt_bus 18 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 105(_arch(_uni))))
		(_sig(_int rs_bus 24 0 106(_arch(_uni))))
		(_sig(_int rt_bus 24 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1558762047759 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558762047760 2019.05.25 02:27:27)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 0e0103080e5859190c5d1c555a080d090a08070858)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5043          1558762047768 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558762047769 2019.05.25 02:27:27)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 0e015e0852585a190b0e4a5456090e090d085a0807)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3459          1558762047778 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558762047779 2019.05.25 02:27:27)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1d131a1a404b4a0a1d120847181b1c184b1b491b14)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2387          1558762047787 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558762047788 2019.05.25 02:27:27)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 2d2220297d792f3b2b2335742a2a2f2b282b2a2b24)
	(_ent
		(_time 1558760812689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000054 55 871           1558762047811 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558762047812 2019.05.25 02:27:27)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 3d333a38606a6e2b686d2c673f386b3b383a353a39)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000054 55 4669          1558762047834 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558762047835 2019.05.25 02:27:27)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 5c525a5f0a0b0f4a570f4f07095a595b5e590a5a5a)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000059 55 10247         1558762047939 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558762047940 2019.05.25 02:27:27)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code bab5b7eebeecedadeceea8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rs_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd_address 15 0 74(_ent (_out))))
				(_port(_int rs 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 15 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 16 0 84(_ent (_in))))
				(_port(_int Instruction_2 17 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 18 0 88(_ent (_in))))
				(_port(_int write_register 19 0 89(_ent (_in))))
				(_port(_int rs_bus 18 0 90(_ent (_out))))
				(_port(_int rt_bus 18 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 105(_arch(_uni))))
		(_sig(_int rs_bus 24 0 106(_arch(_uni))))
		(_sig(_int rt_bus 24 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000046 55 869           1558762438209 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558762438210 2019.05.25 02:33:58)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 434d4b414414135547465119134547454745464441)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558762438222 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558762438223 2019.05.25 02:33:58)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 434d1e4045151f55164356181a45174446444b4517)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558762438236 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558762438237 2019.05.25 02:33:58)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 535c595059040045060342095156055556545b5457)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1233          1558762438254 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558762438255 2019.05.25 02:33:58)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 727d7f7375242565747760282674277471747a7724)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . testbench_mips 3 -1)
)
I 000043 55 901           1558762438269 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558762438270 2019.05.25 02:33:58)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 818e888f83d7d597838e91dbd38681878286818782)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558762438291 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558762438292 2019.05.25 02:33:58)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 919e9a9e95c6c2879ac282cac49794969394c79797)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558762438311 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558762438312 2019.05.25 02:33:58)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code a1afa1f6a6f5a3b7aaa7b5f8a6a6a3a7a4a7a6a7a8)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558762438330 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558762438331 2019.05.25 02:33:58)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b0beb0e4e5e6e7a7b6b7a2ebe4b6b3b7b4b6b9b6e6)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558762438347 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558762438348 2019.05.25 02:33:58)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code d0deda828687d1c7d782c28ad7d683d586d7d5d685)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 2387          1558762438364 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558762438365 2019.05.25 02:33:58)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code dfd1df8d8d8bddc9d9d1c786d8d8ddd9dad9d8d9d6)
	(_ent
		(_time 1558760812689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10247         1558762438389 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558762438390 2019.05.25 02:33:58)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code efe1efbcecb9b8f8b9bbfdb4bbe9ece8ebe9e6e9b9)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rs_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd_address 15 0 74(_ent (_out))))
				(_port(_int rs 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 15 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 16 0 84(_ent (_in))))
				(_port(_int Instruction_2 17 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 18 0 88(_ent (_in))))
				(_port(_int write_register 19 0 89(_ent (_in))))
				(_port(_int rs_bus 18 0 90(_ent (_out))))
				(_port(_int rt_bus 18 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 105(_arch(_uni))))
		(_sig(_int rs_bus 24 0 106(_arch(_uni))))
		(_sig(_int rt_bus 24 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1558762438407 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558762438408 2019.05.25 02:33:58)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code fef0feaefea8a9e9fcadeca5aaf8fdf9faf8f7f8a8)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5043          1558762438418 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558762438419 2019.05.25 02:33:58)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 0e000b0852585a190b0e4a5456090e090d085a0807)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3459          1558762438434 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558762438435 2019.05.25 02:33:58)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1e114c19424849091e110b441b181f1b48184a1817)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1517          1558762842869 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558762842870 2019.05.25 02:40:42)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code f3a6f2a3f5a5a4e4f5f2e1a9a7f5a6f5f0f5fbf6a5)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000046 55 869           1558762845207 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558762845208 2019.05.25 02:40:45)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 1b4f4c1c4d4c4b0d1f1e09414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558762845221 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558762845222 2019.05.25 02:40:45)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 1b4f191d4c4d470d4e1b0e40421d4f1c1e1c131d4f)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558762845232 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558762845233 2019.05.25 02:40:45)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 2b7e7e2f707c783d7e7b3a71292e7d2d2e2c232c2f)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1558762845244 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558762845245 2019.05.25 02:40:45)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 3a6f683f6e6c6d2d3c3b28606e3c6f3c393c323f6c)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558762845256 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558762845257 2019.05.25 02:40:45)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 4a1f1c48181c1e5c48455a10184d4a4c494d4a4c49)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558762845269 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558762845270 2019.05.25 02:40:45)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 590c0d5a550e0a4f520a4a020c5f5c5e5b5c0f5f5f)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558762845286 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558762845287 2019.05.25 02:40:45)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 693d3669663d6b7f626f7d306e6e6b6f6c6f6e6f60)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558762845299 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558762845300 2019.05.25 02:40:45)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 693d3669353f3e7e6f6e7b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558762845313 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558762845314 2019.05.25 02:40:45)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 792d2c78262e786e7e2b6b237e7f2a7c2f7e7c7f2c)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 2387          1558762845325 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558762845326 2019.05.25 02:40:45)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 88dcd78684dc8a9e8e8690d18f8f8a8e8d8e8f8e81)
	(_ent
		(_time 1558760812689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10247         1558762845340 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558762845341 2019.05.25 02:40:45)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 98ccc797c5cecf8fcecc8ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rs_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd_address 15 0 74(_ent (_out))))
				(_port(_int rs 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 15 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 16 0 84(_ent (_in))))
				(_port(_int Instruction_2 17 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 18 0 88(_ent (_in))))
				(_port(_int write_register 19 0 89(_ent (_in))))
				(_port(_int rs_bus 18 0 90(_ent (_out))))
				(_port(_int rt_bus 18 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 105(_arch(_uni))))
		(_sig(_int rs_bus 24 0 106(_arch(_uni))))
		(_sig(_int rt_bus 24 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1558762845355 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558762845356 2019.05.25 02:40:45)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code a8fcf7fff5feffbfaafbbaf3fcaeabafacaea1aefe)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5043          1558762845362 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558762845363 2019.05.25 02:40:45)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code a8fcaaffa9fefcbfada8ecf2f0afa8afabaefcaea1)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3459          1558762845371 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558762845372 2019.05.25 02:40:45)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code b7e2e2e3b9e1e0a0b7b8a2edb2b1b6b2e1b1e3b1be)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2387          1558763537682 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558763537683 2019.05.25 02:52:17)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 1013191714441206161e0849171712161516171619)
	(_ent
		(_time 1558760812689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10247         1558763537706 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558763537707 2019.05.25 02:52:17)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 1f1c16181c494808494b0d444b191c181b19161949)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rs_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd_address 15 0 74(_ent (_out))))
				(_port(_int rs 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 15 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 16 0 84(_ent (_in))))
				(_port(_int Instruction_2 17 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 18 0 88(_ent (_in))))
				(_port(_int write_register 19 0 89(_ent (_in))))
				(_port(_int rs_bus 18 0 90(_ent (_out))))
				(_port(_int rt_bus 18 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 105(_arch(_uni))))
		(_sig(_int rs_bus 24 0 106(_arch(_uni))))
		(_sig(_int rt_bus 24 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000046 55 869           1558763592037 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558763592038 2019.05.25 02:53:12)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 67636267643037716362753d376163616361626065)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558763592051 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558763592052 2019.05.25 02:53:12)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 7773277775212b612277622c2e71237072707f7123)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558763592067 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558763592068 2019.05.25 02:53:12)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 8683818889d1d590d3d697dc8483d08083818e8182)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1558763592077 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558763592078 2019.05.25 02:53:12)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 8683868885d0d191808794dcd280d38085808e83d0)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558763592089 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558763592090 2019.05.25 02:53:12)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 9693929993c0c280949986ccc49196909591969095)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558763592101 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558763592102 2019.05.25 02:53:12)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code a6a3a0f1a5f1f5b0adf5b5fdf3a0a3a1a4a3f0a0a0)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558763592117 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558763592118 2019.05.25 02:53:12)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code b5b1b8e1b6e1b7a3beb3a1ecb2b2b7b3b0b3b2b3bc)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558763592130 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558763592131 2019.05.25 02:53:12)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c5c1c890959392d2c3c2d79e91c3c6c2c1c3ccc393)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558763592145 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558763592146 2019.05.25 02:53:12)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code d4d0d3868683d5c3d386c68ed3d287d182d3d1d281)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 2387          1558763592159 ID_EX_REG
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 55))
	(_version vde)
	(_time 1558763592160 2019.05.25 02:53:12)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code d4d0d986d480d6c2d2dacc8dd3d3d6d2d1d2d3d2dd)
	(_ent
		(_time 1558760812689)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 31(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 33(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int Reset -1 0 38(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 39(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 40(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 40(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 41(_ent(_out))))
		(_port(_int rs 3 0 42(_ent(_out))))
		(_port(_int rt 3 0 43(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 44(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 45(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 46(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 48(_ent(_out))))
		(_port(_int rd_address 6 0 49(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10247         1558763592174 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558763592175 2019.05.25 02:53:12)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code e4e0e9b7b5b2b3f3b2b0f6bfb0e2e7e3e0e2ede2b2)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rs_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd_address 15 0 74(_ent (_out))))
				(_port(_int rs 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 15 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 16 0 84(_ent (_in))))
				(_port(_int Instruction_2 17 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 18 0 88(_ent (_in))))
				(_port(_int write_register 19 0 89(_ent (_in))))
				(_port(_int rs_bus 18 0 90(_ent (_out))))
				(_port(_int rt_bus 18 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 105(_arch(_uni))))
		(_sig(_int rs_bus 24 0 106(_arch(_uni))))
		(_sig(_int rt_bus 24 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1558763592190 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558763592191 2019.05.25 02:53:12)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 03070f0555555414015011585705000407050a0555)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5043          1558763592196 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558763592197 2019.05.25 02:53:12)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 0307520509555714060347595b040304000557050a)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3459          1558763592202 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558763592203 2019.05.25 02:53:12)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 0306050509555414030c165906050206550557050a)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 10247         1558763720010 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558763720011 2019.05.25 02:55:20)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 484f494a151e1f5f1e1c5a131c4e4b4f4c4e414e1e)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rs_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd_address 15 0 74(_ent (_out))))
				(_port(_int rs 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 15 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 16 0 84(_ent (_in))))
				(_port(_int Instruction_2 17 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 18 0 88(_ent (_in))))
				(_port(_int write_register 19 0 89(_ent (_in))))
				(_port(_int rs_bus 18 0 90(_ent (_out))))
				(_port(_int rt_bus 18 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 105(_arch(_uni))))
		(_sig(_int rs_bus 24 0 106(_arch(_uni))))
		(_sig(_int rt_bus 24 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2406          1558764448042 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558764448043 2019.05.25 03:07:28)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 27222a232473253121713f7e20202521222120212e)
	(_ent
		(_time 1558764448039)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000046 55 869           1558764478833 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558764478834 2019.05.25 03:07:58)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 74232675742324627071662e247270727072717376)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558764478850 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558764478851 2019.05.25 03:07:58)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 84d3838b85d2d892d18491dfdd82d08381838c82d0)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558764478862 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558764478863 2019.05.25 03:07:58)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 84d2d48a89d3d792d1d495de8681d28281838c8380)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1558764478875 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558764478876 2019.05.25 03:07:58)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 93c5c49c95c5c484959281c9c795c69590959b96c5)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558764478888 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558764478889 2019.05.25 03:07:58)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a3f5f0f4a3f5f7b5a1acb3f9f1a4a3a5a0a4a3a5a0)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558764478901 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558764478902 2019.05.25 03:07:58)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code b2e4e3e6b5e5e1a4b9e1a1e9e7b4b7b5b0b7e4b4b4)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558764478918 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558764478919 2019.05.25 03:07:58)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code c2959897c696c0d4c9c4d69bc5c5c0c4c7c4c5c4cb)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558764478931 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558764478932 2019.05.25 03:07:58)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d2858880858485c5d4d5c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558764478946 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558764478947 2019.05.25 03:07:58)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code e1b6b1b2b6b6e0f6e6b3f3bbe6e7b2e4b7e6e4e7b4)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 2406          1558764478961 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558764478962 2019.05.25 03:07:58)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code f1a6aba1f4a5f3e7f7a7e9a8f6f6f3f7f4f7f6f7f8)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10247         1558764478976 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1558764478977 2019.05.25 03:07:58)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 01565c07555756165755135a550702060507080757)
	(_ent
		(_time 1558759313284)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rs_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd_address 15 0 74(_ent (_out))))
				(_port(_int rs 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 15 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 16 0 84(_ent (_in))))
				(_port(_int Instruction_2 17 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 18 0 88(_ent (_in))))
				(_port(_int write_register 19 0 89(_ent (_in))))
				(_port(_int rs_bus 18 0 90(_ent (_out))))
				(_port(_int rt_bus 18 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 105(_arch(_uni))))
		(_sig(_int rs_bus 24 0 106(_arch(_uni))))
		(_sig(_int rt_bus 24 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1558764478992 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558764478993 2019.05.25 03:07:58)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 10474d17454647071243024b441613171416191646)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5043          1558764479000 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1558764479001 2019.05.25 03:07:58)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 10471017194644071510544a481710171316441619)
	(_ent
		(_time 1558729147937)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int rd_address 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 5 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd 0 0 40(_ent(_out))))
		(_port(_int rd_address 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 0 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3459          1558764479006 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558764479007 2019.05.25 03:07:59)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 2076772429767737202f357a252621257626742629)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1558765091736 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558765091737 2019.05.25 03:18:11)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 8f898881ddd8df998b8a9dd5df898b898b898a888d)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558765091754 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558765091755 2019.05.25 03:18:11)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code aea8fcf8fef8f2b8fbaebbf5f7a8faa9aba9a6a8fa)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558765091767 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558765091768 2019.05.25 03:18:11)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code aea9abf9f2f9fdb8fbfebff4acabf8a8aba9a6a9aa)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1558765091778 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558765091779 2019.05.25 03:18:11)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code bdbabfe9ecebeaaabbbcafe7e9bbe8bbbebbb5b8eb)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558765091789 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558765091790 2019.05.25 03:18:11)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code cdcacb989a9b99dbcfc2dd979fcacdcbcecacdcbce)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558765091802 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558765091803 2019.05.25 03:18:11)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code dddad98f8c8a8ecbd68ece8688dbd8dadfd88bdbdb)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558765091818 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558765091819 2019.05.25 03:18:11)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code eceae3bfb9b8eefae7eaf8b5ebebeeeae9eaebeae5)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558765091832 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558765091833 2019.05.25 03:18:11)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code eceae3bfeababbfbeaebfeb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558765091847 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558765091848 2019.05.25 03:18:11)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 0c0a080a095b0d1b0b5e1e560b0a5f095a0b090a59)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 2406          1558765091858 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558765091859 2019.05.25 03:18:11)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 0c0a020a5b580e1a0a5a14550b0b0e0a090a0b0a05)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558765091873 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558765091874 2019.05.25 03:18:11)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 1b1d151c1c4d4c0c4c1d09404f1d181c1f1d121d4d)
	(_ent
		(_time 1558765091871)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558765091904 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558765091905 2019.05.25 03:18:11)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 3a3c343f3e6c6d2d386928616e3c393d3e3c333c6c)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5309          1558765091911 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558765091912 2019.05.25 03:18:11)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 4a4c1948121c1e5d4f1f0e10124d4a4d494c1e4c43)
	(_ent
		(_time 1558765091909)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int Output1 -1 0 66(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 67(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 68(_ent (_out))))
				(_port(_int rd 5 0 69(_ent (_out))))
				(_port(_int rd_address 5 0 70(_ent (_out))))
				(_port(_int rt 5 0 71(_ent (_out))))
				(_port(_int rt_address 5 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((Output1)(test_o))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((Output1)(Output1))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd 0 0 42(_ent(_out))))
		(_port(_int rd_address 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 0 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1558765174601 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558765174602 2019.05.25 03:19:34)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 4a481a481f1d1a5c4e4f58101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558765174618 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558765174619 2019.05.25 03:19:34)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 595b5c5b550f054f0c594c02005f0d5e5c5e515f0d)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558765174631 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558765174632 2019.05.25 03:19:34)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 696a3b69693e3a7f3c3978336b6c3f6f6c6e616e6d)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1558765174642 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558765174643 2019.05.25 03:19:34)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 696a3c69653f3e7e6f687b333d6f3c6f6a6f616c3f)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558765174653 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558765174654 2019.05.25 03:19:34)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 787b2979732e2c6e7a7768222a7f787e7b7f787e7b)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558765174665 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558765174666 2019.05.25 03:19:34)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 888bdb8685dfdb9e83db9bd3dd8e8d8f8a8dde8e8e)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558765174681 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558765174682 2019.05.25 03:19:34)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 989ac09796cc9a8e939e8cc19f9f9a9e9d9e9f9e91)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558765174694 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558765174695 2019.05.25 03:19:34)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a7a5fff0f5f1f0b0a1a0b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558765174708 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558765174709 2019.05.25 03:19:34)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code b7b5e5e3e6e0b6a0b0e5a5edb0b1e4b2e1b0b2b1e2)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 2406          1558765174722 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558765174723 2019.05.25 03:19:34)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code b7b5efe3b4e3b5a1b1e1afeeb0b0b5b1b2b1b0b1be)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558765174737 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558765174738 2019.05.25 03:19:34)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code c7c59f92959190d090c1d59c93c1c4c0c3c1cec191)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558765174753 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558765174754 2019.05.25 03:19:34)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e6e4beb5b5b0b1f1e4b5f4bdb2e0e5e1e2e0efe0b0)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5309          1558765174759 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558765174760 2019.05.25 03:19:34)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e6e4e3b5e9b0b2f1e3b3a2bcbee1e6e1e5e0b2e0ef)
	(_ent
		(_time 1558765091908)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int Output1 -1 0 66(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 67(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 68(_ent (_out))))
				(_port(_int rd 5 0 69(_ent (_out))))
				(_port(_int rd_address 5 0 70(_ent (_out))))
				(_port(_int rt 5 0 71(_ent (_out))))
				(_port(_int rt_address 5 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((Output1)(test_o))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((Output1)(Output1))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd 0 0 42(_ent(_out))))
		(_port(_int rd_address 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 0 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3679          1558765174765 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558765174766 2019.05.25 03:19:34)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e6e5b4b5e9b0b1f1e6b5f3bce3e0e7e3b0e0b2e0ef)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1558765218056 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558765218057 2019.05.25 03:20:18)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 07570201045057110302155d570103010301020005)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558765218069 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558765218070 2019.05.25 03:20:18)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 1646461015404a004316034d4f10421113111e1042)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558765218083 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558765218084 2019.05.25 03:20:18)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 26772122297175307376377c2423702023212e2122)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1558765218093 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1558765218094 2019.05.25 03:20:18)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 26772622257071312027347c7220732025202e2370)
	(_ent
		(_time 1558731398455)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558765218105 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558765218106 2019.05.25 03:20:18)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 36673233336062203439266c643136303531363035)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558765218118 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558765218119 2019.05.25 03:20:18)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 45144347451216534e16561e104340424740134343)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558765218133 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558765218134 2019.05.25 03:20:18)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 55055856560157435e53410c52525753505352535c)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558765218149 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558765218150 2019.05.25 03:20:18)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 64346964353233736263763f3062676360626d6232)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558765218163 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558765218164 2019.05.25 03:20:18)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 74247375262375637326662e737227712273717221)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 2406          1558765218175 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558765218176 2019.05.25 03:20:18)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 84d4898a84d0869282d29cdd83838682818283828d)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558765218193 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558765218194 2019.05.25 03:20:18)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 93c39e9cc5c5c484c49581c8c795909497959a95c5)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558765218211 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558765218212 2019.05.25 03:20:18)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code a3f3aef4f5f5f4b4a1f0b1f8f7a5a0a4a7a5aaa5f5)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5305          1558765218217 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558765218218 2019.05.25 03:20:18)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code a3f3f3f4a9f5f7b4a6f6e7f9fba4a3a4a0a5f7a5aa)
	(_ent
		(_time 1558765091908)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd 5 0 68(_ent (_out))))
				(_port(_int rd_address 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 5 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
				((test_o)(test_o))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd 0 0 42(_ent(_out))))
		(_port(_int rd_address 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 0 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3679          1558765218223 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558765218224 2019.05.25 03:20:18)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code b3e2b4e7b9e5e4a4b3e0a6e9b6b5b2b6e5b5e7b5ba)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1562          1558765319238 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1558765319239 2019.05.25 03:21:59)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 4a4a18481e1c1d5d4c1d58101e4c1f4c494c424f1c)
	(_ent
		(_time 1558765319236)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000046 55 869           1558765321745 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558765321746 2019.05.25 03:22:01)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 0e0006085f595e180a0b1c545e080a080a080b090c)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558765321759 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558765321760 2019.05.25 03:22:01)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 1e1043184e4842084b1e0b4547184a191b1916184a)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558765321772 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558765321773 2019.05.25 03:22:01)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 2d222729707a7e3b787d3c772f287b2b282a252a29)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1558765321783 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1558765321784 2019.05.25 03:22:01)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2d2220297c7b7a3a2b7a3f77792b782b2e2b25287b)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558765321793 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558765321794 2019.05.25 03:22:01)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 3d3234386a6b692b3f322d676f3a3d3b3e3a3d3b3e)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558765321806 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558765321807 2019.05.25 03:22:01)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 4d42464f1c1a1e5b461e5e16184b484a4f481b4b4b)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558765321821 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558765321822 2019.05.25 03:22:01)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 5c525c5f09085e4a575a48055b5b5e5a595a5b5a55)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558765321834 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558765321835 2019.05.25 03:22:01)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6c626c6c6a3a3b7b6a6b7e37386a6f6b686a656a3a)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558765321848 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558765321849 2019.05.25 03:22:01)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 7c72767d792b7d6b7b2e6e267b7a2f792a7b797a29)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 2406          1558765321861 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558765321862 2019.05.25 03:22:01)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 7c727c7d2b287e6a7a2a64257b7b7e7a797a7b7a75)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558765321877 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558765321878 2019.05.25 03:22:01)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 8b858b858cdddc9cdc8d99d0df8d888c8f8d828ddd)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558765321894 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558765321895 2019.05.25 03:22:01)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code aaa4aafdaefcfdbda8f9b8f1feaca9adaeaca3acfc)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5305          1558765321900 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558765321901 2019.05.25 03:22:01)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code aaa4f7fdf2fcfebdafffeef0f2adaaada9acfeaca3)
	(_ent
		(_time 1558765091908)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd 5 0 68(_ent (_out))))
				(_port(_int rd_address 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 5 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
				((test_o)(test_o))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd 0 0 42(_ent(_out))))
		(_port(_int rd_address 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 0 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1558765321906 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558765321907 2019.05.25 03:22:01)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code aaa5a0fdf2fcfdbdaaf9bff0afacabaffcacfeaca3)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 10439         1558765347252 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558765347253 2019.05.25 03:22:27)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code aaf9f0fdaefcfdbdfdacb8f1feaca9adaeaca3acfc)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000046 55 869           1558765350982 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558765350983 2019.05.25 03:22:30)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 41111243441611574544531b114745474547444643)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558765350996 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558765350997 2019.05.25 03:22:30)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 5000565255060c460550450b095604575557585604)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558765351007 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558765351008 2019.05.25 03:22:31)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 60313160693733763530713a626536666567686764)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1558765351018 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1558765351019 2019.05.25 03:22:31)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 60313660653637776637723a346635666366686536)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558765351028 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558765351029 2019.05.25 03:22:31)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 6f3e3d6f3a393b796d607f353d686f696c686f696c)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558765351040 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558765351041 2019.05.25 03:22:31)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 7f2e2f7e2c282c69742c6c242a797a787d7a297979)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558765351056 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558765351057 2019.05.25 03:22:31)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 8fdfd481dfdb8d9984899bd688888d898a89888986)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558765351068 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558765351069 2019.05.25 03:22:31)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9ecec5919ec8c98998998cc5ca989d999a989798c8)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558765351083 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558765351084 2019.05.25 03:22:31)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code aefefff9adf9afb9a9fcbcf4a9a8fdabf8a9aba8fb)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 2406          1558765351094 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558765351095 2019.05.25 03:22:31)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code aefef5f9fffaacb8a8f8b6f7a9a9aca8aba8a9a8a7)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558765351109 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558765351110 2019.05.25 03:22:31)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code beeee5eabee8e9a9e9b8ace5eab8bdb9bab8b7b8e8)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558765351124 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558765351125 2019.05.25 03:22:31)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code cd9d9698cc9b9adacf9edf9699cbcecac9cbc4cb9b)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5305          1558765351130 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558765351131 2019.05.25 03:22:31)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code dd8ddb8f808b89cad888998785dadddadedb89dbd4)
	(_ent
		(_time 1558765091908)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd 5 0 68(_ent (_out))))
				(_port(_int rd_address 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 5 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
				((test_o)(test_o))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd 0 0 42(_ent(_out))))
		(_port(_int rd_address 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 0 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1558765351136 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558765351137 2019.05.25 03:22:31)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code dd8c8c8f808b8acadd8ec887d8dbdcd88bdb89dbd4)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd)(_open))
				((rd_address)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5305          1558765432902 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558765432903 2019.05.25 03:23:52)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 4247444049141655471706181a454245414416444b)
	(_ent
		(_time 1558765432899)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd 5 0 68(_ent (_out))))
				(_port(_int rd_address 5 0 69(_ent (_out))))
				(_port(_int rs 5 0 70(_ent (_out))))
				(_port(_int rt_address 5 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd)(rd))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Instruction)(Instruction))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd)(rd))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
				((test_o)(test_o))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd 0 0 42(_ent(_out))))
		(_port(_int rd_address 0 0 43(_ent(_out))))
		(_port(_int rs 0 0 44(_ent(_out))))
		(_port(_int rt_address 0 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5321          1558765490317 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558765490318 2019.05.25 03:24:50)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9097969f99c6c48795c5d4cac89790979396c49699)
	(_ent
		(_time 1558765490315)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1558765494635 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558765494636 2019.05.25 03:24:54)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 696d3b69643e397f6d6c7b33396f6d6f6d6f6c6e6b)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558765494648 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558765494649 2019.05.25 03:24:54)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 787c7f78752e246e2d786d23217e2c7f7d7f707e2c)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558765494659 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558765494660 2019.05.25 03:24:54)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 787d2879792f2b6e2d2869227a7d2e7e7d7f707f7c)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1558765494670 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1558765494671 2019.05.25 03:24:54)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 888ddf8685dedf9f8edf9ad2dc8edd8e8b8e808dde)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558765494681 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558765494682 2019.05.25 03:24:54)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 989dcb9793cecc8e9a9788c2ca9f989e9b9f989e9b)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558765494696 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558765494697 2019.05.25 03:24:54)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code a7a2f6f0a5f0f4b1acf4b4fcf2a1a2a0a5a2f1a1a1)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558765494713 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558765494714 2019.05.25 03:24:54)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code b7b3ede3b6e3b5a1bcb1a3eeb0b0b5b1b2b1b0b1be)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558765494725 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558765494726 2019.05.25 03:24:54)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c7c39d92959190d0c1c0d59c93c1c4c0c3c1cec191)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558765494742 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558765494743 2019.05.25 03:24:54)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code d6d286848681d7c1d184c48cd1d085d380d1d3d083)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 2406          1558765494757 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558765494758 2019.05.25 03:24:54)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code e6e2bcb5e4b2e4f0e0b0febfe1e1e4e0e3e0e1e0ef)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558765494771 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558765494772 2019.05.25 03:24:54)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code f5f1afa5a5a3a2e2a2f3e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558765494786 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558765494787 2019.05.25 03:24:54)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 05015803555352120756175e5103060201030c0353)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5321          1558765494792 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558765494793 2019.05.25 03:24:54)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 05010503095351120050415f5d020502060351030c)
	(_ent
		(_time 1558765490314)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1558765494798 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558765494799 2019.05.25 03:24:54)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 05005203095352120556105f00030400530351030c)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1558765497177 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558765497178 2019.05.25 03:24:57)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 5c595b5f0b0b0c4a58594e060c5a585a585a595b5e)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558765497191 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558765497192 2019.05.25 03:24:57)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 5c590e5e0a0a004a095c4907055a085b595b545a08)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558765497203 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558765497204 2019.05.25 03:24:57)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 6b6f6e6b303c387d3e3b7a31696e3d6d6e6c636c6f)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1558765497213 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1558765497214 2019.05.25 03:24:57)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 7b7f797a2c2d2c6c7d2c69212f7d2e7d787d737e2d)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558765497224 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558765497225 2019.05.25 03:24:57)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 8b8f8d85dadddf9d89849bd1d98c8b8d888c8b8d88)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558765497236 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558765497237 2019.05.25 03:24:57)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 8b8f8f85dcdcd89d80d898d0de8d8e8c898edd8d8d)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558765497251 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558765497252 2019.05.25 03:24:57)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 9a9f9595cdce988c919c8ec39d9d989c9f9c9d9c93)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558765497265 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558765497266 2019.05.25 03:24:57)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code aaafa5fdaefcfdbdacadb8f1feaca9adaeaca3acfc)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2601          1558765497278 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558765497279 2019.05.25 03:24:57)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code b9bcbcede6eeb8aebeebabe3bebfeabcefbebcbfec)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_int(_uni))))
		(_sig(_int MemtoReg -1 0 48(_int(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__80(_arch 1 0 80(_assignment(_trgt(1(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__81(_arch 2 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 3 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 4 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 5 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 6 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 7 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 8 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 9 -1)
)
I 000050 55 2406          1558765497289 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558765497290 2019.05.25 03:24:57)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code c9ccc69cc49dcbdfcf9fd190cececbcfcccfcecfc0)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558765497304 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558765497305 2019.05.25 03:24:57)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code d9dcd68b858f8ece8edfcb828ddfdadedddfd0df8f)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558765497319 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558765497320 2019.05.25 03:24:57)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e8ede7bbb5bebfffeabbfab3bceeebefeceee1eebe)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5321          1558765497325 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558765497326 2019.05.25 03:24:57)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e8edbabbe9bebcffedbdacb2b0efe8efebeebceee1)
	(_ent
		(_time 1558765490314)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1558765497331 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558765497332 2019.05.25 03:24:57)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e8ecedbbe9bebfffe8bbfdb2edeee9edbeeebceee1)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2665          1558765865427 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558765865428 2019.05.25 03:31:05)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code d684d1848681d7c1d184c48cd1d085d380d1d3d083)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 48(_arch(_uni))))
		(_sig(_int Branch -1 0 49(_int(_uni))))
		(_sig(_int MemRead -1 0 50(_int(_uni))))
		(_sig(_int MemWrite -1 0 51(_int(_uni))))
		(_sig(_int RegDst -1 0 52(_int(_uni))))
		(_sig(_int ULAop1 -1 0 53(_int(_uni))))
		(_sig(_int ULAop2 -1 0 54(_int(_uni))))
		(_sig(_int ULAsrc -1 0 55(_int(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_trgt(9))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__70(_arch 1 0 70(_assignment(_trgt(10))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__79(_arch 2 0 79(_assignment(_trgt(1))(_sens(9)(10)))))
			(line__81(_arch 3 0 81(_assignment(_alias((MEM_CONTROL_BUS(0))(BEQ)))(_trgt(2(0)))(_sens(8)))))
			(line__82(_arch 4 0 82(_assignment(_trgt(2(1)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__83(_arch 5 0 83(_assignment(_trgt(2(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__84(_arch 6 0 84(_assignment(_trgt(3(0)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__85(_arch 7 0 85(_assignment(_alias((EX_CONTROL_BUS(1))(BEQ)))(_trgt(3(1)))(_sens(8)))))
			(line__86(_arch 8 0 86(_assignment(_trgt(3(2)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__87(_arch 9 0 87(_assignment(_trgt(3(3)))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 10 -1)
)
I 000053 55 2821          1558765979097 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558765979098 2019.05.25 03:32:59)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code ded1dd8cdd89dfc9d98ccc84d9d88ddb88d9dbd88b)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 48(_arch(_uni))))
		(_sig(_int Branch -1 0 49(_arch(_uni))))
		(_sig(_int MemRead -1 0 50(_arch(_uni))))
		(_sig(_int MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int RegDst -1 0 52(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 53(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 54(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 55(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_trgt(9))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__70(_arch 1 0 70(_assignment(_trgt(10))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__71(_arch 2 0 71(_assignment(_alias((Branch)(BEQ)))(_simpleassign BUF)(_trgt(11))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_trgt(12))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(13))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(14))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(17))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__76(_arch 7 0 76(_assignment(_alias((ULAOp1)(BEQ)))(_simpleassign BUF)(_trgt(15))(_sens(8)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(16))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__79(_arch 9 0 79(_assignment(_trgt(1))(_sens(9)(10)))))
			(line__81(_arch 10 0 81(_assignment(_trgt(2))(_sens(11)(12)(13)))))
			(line__84(_arch 11 0 84(_assignment(_trgt(3))(_sens(14)(15)(16)(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000046 55 869           1558765983285 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558765983286 2019.05.25 03:33:03)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 396e393c346e692f3d3c2b63693f3d3f3d3f3c3e3b)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558765983301 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558765983302 2019.05.25 03:33:03)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 491e1c4a451f155f1c495c12104f1d4e4c4e414f1d)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558765983312 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558765983313 2019.05.25 03:33:03)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 491f4b4b491e1a5f1c1958134b4c1f4f4c4e414e4d)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1558765983323 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1558765983324 2019.05.25 03:33:03)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 580e5d5b550e0f4f5e0f4a020c5e0d5e5b5e505d0e)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558765983337 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558765983338 2019.05.25 03:33:03)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 683e6968633e3c7e6a6778323a6f686e6b6f686e6b)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558765983355 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558765983356 2019.05.25 03:33:03)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 782e7b79752f2b6e732b6b232d7e7d7f7a7d2e7e7e)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558765983371 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558765983372 2019.05.25 03:33:03)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 87d08f8986d385918c8193de80808581828180818e)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558765983389 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558765983390 2019.05.25 03:33:03)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 97c09f98c5c1c080919085ccc391949093919e91c1)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2821          1558765983405 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558765983406 2019.05.25 03:33:03)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code a6f1a4f1f6f1a7b1a1f4b4fca1a0f5a3f0a1a3a0f3)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int OP 4 0 41(_arch(_uni))))
		(_sig(_int R_TYPE -1 0 42(_int(_uni))))
		(_sig(_int LW -1 0 43(_int(_uni))))
		(_sig(_int SW -1 0 44(_int(_uni))))
		(_sig(_int BEQ -1 0 45(_arch(_uni))))
		(_sig(_int RegWrite -1 0 47(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 48(_arch(_uni))))
		(_sig(_int Branch -1 0 49(_arch(_uni))))
		(_sig(_int MemRead -1 0 50(_arch(_uni))))
		(_sig(_int MemWrite -1 0 51(_arch(_uni))))
		(_sig(_int RegDst -1 0 52(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 53(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 54(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 55(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_trgt(9))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__70(_arch 1 0 70(_assignment(_trgt(10))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__71(_arch 2 0 71(_assignment(_alias((Branch)(BEQ)))(_simpleassign BUF)(_trgt(11))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_trgt(12))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(13))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(14))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(17))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__76(_arch 7 0 76(_assignment(_alias((ULAOp1)(BEQ)))(_simpleassign BUF)(_trgt(15))(_sens(8)))))
			(line__77(_arch 8 0 77(_assignment(_trgt(16))(_sens(4(0))(4(1))(4(2))(4(3))(4(4))(4(5))))))
			(line__79(_arch 9 0 79(_assignment(_trgt(1))(_sens(9)(10)))))
			(line__81(_arch 10 0 81(_assignment(_trgt(2))(_sens(11)(12)(13)))))
			(line__84(_arch 11 0 84(_assignment(_trgt(3))(_sens(14)(15)(16)(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(4(2))(4(3))(4(4))(4(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2406          1558765983422 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558765983423 2019.05.25 03:33:03)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code b6e1bee2b4e2b4a0b0e0aeefb1b1b4b0b3b0b1b0bf)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558765983438 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558765983439 2019.05.25 03:33:03)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code c691ce93959091d191c0d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558765983455 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558765983456 2019.05.25 03:33:03)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d582dd87858382c2d786c78e81d3d6d2d1d3dcd383)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5321          1558765983461 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558765983462 2019.05.25 03:33:03)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e5b2b0b6e9b3b1f2e0b0a1bfbde2e5e2e6e3b1e3ec)
	(_ent
		(_time 1558765490314)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1558765983467 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558765983468 2019.05.25 03:33:03)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e5b3e7b6e9b3b2f2e5b6f0bfe0e3e4e0b3e3b1e3ec)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1558766388524 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558766388525 2019.05.25 03:39:48)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 2b792a2f7d7c7b3d2f2e39717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558766388544 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558766388545 2019.05.25 03:39:48)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 3b696f3f6c6d672d6e3b2e60623d6f3c3e3c333d6f)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558766388556 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558766388557 2019.05.25 03:39:48)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 4b184849101c185d1e1b5a11494e1d4d4e4c434c4f)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1558766388566 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1558766388567 2019.05.25 03:39:48)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 5a095e590e0c0d4d5c0d48000e5c0f5c595c525f0c)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558766388582 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558766388583 2019.05.25 03:39:48)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 5a095a59080c0e4c58554a00085d5a5c595d5a5c59)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558766388599 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558766388600 2019.05.25 03:39:48)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 7a29787b2e2d296c712969212f7c7f7d787f2c7c7c)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558766388616 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558766388617 2019.05.25 03:39:48)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 89db808786dd8b9f828f9dd08e8e8b8f8c8f8e8f80)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558766388628 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558766388629 2019.05.25 03:39:48)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 89db8087d5dfde9e8f8e9bd2dd8f8a8e8d8f808fdf)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2746          1558766388643 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558766388644 2019.05.25 03:39:48)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 99cb9a96c6ce988e9eca8bc39e9fca9ccf9e9c9fcc)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int BEQ -1 0 44(_arch(_uni))))
		(_sig(_int RegWrite -1 0 46(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 47(_arch(_uni))))
		(_sig(_int Branch -1 0 48(_arch(_uni))))
		(_sig(_int MemRead -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int RegDst -1 0 51(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 52(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 53(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 54(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(8))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__69(_arch 1 0 69(_assignment(_trgt(9))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__70(_arch 2 0 70(_assignment(_alias((Branch)(BEQ)))(_simpleassign BUF)(_trgt(10))(_sens(7)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(11))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 4 0 72(_assignment(_trgt(12))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 5 0 73(_assignment(_trgt(13))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 6 0 74(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 7 0 75(_assignment(_alias((ULAOp1)(BEQ)))(_simpleassign BUF)(_trgt(14))(_sens(7)))))
			(line__76(_arch 8 0 76(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 9 0 78(_assignment(_trgt(1))(_sens(8)(9)))))
			(line__80(_arch 10 0 80(_assignment(_trgt(2))(_sens(10)(11)(12)))))
			(line__83(_arch 11 0 83(_assignment(_trgt(3))(_sens(13)(14)(15)(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2406          1558766388664 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558766388665 2019.05.25 03:39:48)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code b8eab1ecb4ecbaaebeeea0e1bfbfbabebdbebfbeb1)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558766388682 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558766388683 2019.05.25 03:39:48)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code c89ac19d959e9fdf9fceda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558766388700 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558766388701 2019.05.25 03:39:48)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d785de85858180c0d584c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5321          1558766388707 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558766388708 2019.05.25 03:39:48)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code e7b5b3b4e9b1b3f0e2b2a3bdbfe0e7e0e4e1b3e1ee)
	(_ent
		(_time 1558765490314)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1558766388713 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558766388714 2019.05.25 03:39:48)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e7b4e4b4e9b1b0f0e7b4f2bde2e1e6e2b1e1b3e1ee)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2746          1558766390405 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558766390406 2019.05.25 03:39:50)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 7e2c7a7f7d297f69792d6c2479782d7b28797b782b)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int BEQ -1 0 44(_arch(_uni))))
		(_sig(_int RegWrite -1 0 46(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 47(_arch(_uni))))
		(_sig(_int Branch -1 0 48(_arch(_uni))))
		(_sig(_int MemRead -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int RegDst -1 0 51(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 52(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 53(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 54(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(8))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__69(_arch 1 0 69(_assignment(_trgt(9))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__70(_arch 2 0 70(_assignment(_alias((Branch)(BEQ)))(_simpleassign BUF)(_trgt(10))(_sens(7)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(11))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 4 0 72(_assignment(_trgt(12))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 5 0 73(_assignment(_trgt(13))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 6 0 74(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 7 0 75(_assignment(_alias((ULAOp1)(BEQ)))(_simpleassign BUF)(_trgt(14))(_sens(7)))))
			(line__76(_arch 8 0 76(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 9 0 78(_assignment(_trgt(1))(_sens(8)(9)))))
			(line__80(_arch 10 0 80(_assignment(_trgt(2))(_sens(10)(11)(12)))))
			(line__83(_arch 11 0 83(_assignment(_trgt(3))(_sens(13)(14)(15)(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000046 55 869           1558766392323 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558766392324 2019.05.25 03:39:52)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 00525706045750160405125a500604060406050702)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558766392336 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558766392337 2019.05.25 03:39:52)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 1042121615464c064510054b491644171517181644)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558766392348 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558766392349 2019.05.25 03:39:52)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 20737524297773367570317a222576262527282724)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1558766392359 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1558766392360 2019.05.25 03:39:52)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 20737224257677372677327a742675262326282576)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558766392371 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558766392372 2019.05.25 03:39:52)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 2f7c792b7a797b392d203f757d282f292c282f292c)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558766392385 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558766392386 2019.05.25 03:39:52)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 3f6c6b3a6c686c29346c2c646a393a383d3a693939)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558766392400 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558766392401 2019.05.25 03:39:52)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 4e1c114c1d1a4c5845485a1749494c484b48494847)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558766392414 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558766392415 2019.05.25 03:39:52)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 5e0c015d5e08094958594c050a585d595a58575808)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2746          1558766392430 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558766392431 2019.05.25 03:39:52)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 6e3c3b6e6d396f79693d7c3469683d6b38696b683b)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int BEQ -1 0 44(_arch(_uni))))
		(_sig(_int RegWrite -1 0 46(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 47(_arch(_uni))))
		(_sig(_int Branch -1 0 48(_arch(_uni))))
		(_sig(_int MemRead -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int RegDst -1 0 51(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 52(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 53(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 54(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(8))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__69(_arch 1 0 69(_assignment(_trgt(9))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__70(_arch 2 0 70(_assignment(_alias((Branch)(BEQ)))(_simpleassign BUF)(_trgt(10))(_sens(7)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(11))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 4 0 72(_assignment(_trgt(12))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 5 0 73(_assignment(_trgt(13))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 6 0 74(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 7 0 75(_assignment(_alias((ULAOp1)(BEQ)))(_simpleassign BUF)(_trgt(14))(_sens(7)))))
			(line__76(_arch 8 0 76(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 9 0 78(_assignment(_trgt(1))(_sens(8)(9)))))
			(line__80(_arch 10 0 80(_assignment(_trgt(2))(_sens(10)(11)(12)))))
			(line__83(_arch 11 0 83(_assignment(_trgt(3))(_sens(13)(14)(15)(16)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2406          1558766392448 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558766392449 2019.05.25 03:39:52)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 7d2f227c2d297f6b7b2b65247a7a7f7b787b7a7b74)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558766392463 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558766392464 2019.05.25 03:39:52)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 8ddfd2838cdbda9ada8b9fd6d98b8e8a898b848bdb)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558766392478 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558766392479 2019.05.25 03:39:52)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9dcfc2929ccbca8a9fce8fc6c99b9e9a999b949bcb)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5321          1558766392484 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558766392485 2019.05.25 03:39:52)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9dcf9f92c0cbc98a98c8d9c7c59a9d9a9e9bc99b94)
	(_ent
		(_time 1558765490314)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1558766392490 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558766392491 2019.05.25 03:39:52)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 9dcec892c0cbca8a9dce88c7989b9c98cb9bc99b94)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1558766580129 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558766580130 2019.05.25 03:43:00)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code a5f1f7f2a4f2f5b3a1a0b7fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558766580146 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558766580147 2019.05.25 03:43:00)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code b4e0b3e1b5e2e8a2e1b4a1efedb2e0b3b1b3bcb2e0)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558766580158 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558766580159 2019.05.25 03:43:00)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code b4e1e4e0b9e3e7a2e1e4a5eeb6b1e2b2b1b3bcb3b0)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1558766580169 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1558766580170 2019.05.25 03:43:00)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code c4919391c59293d3c293d69e90c291c2c7c2ccc192)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558766580180 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558766580181 2019.05.25 03:43:00)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code d4818786d38280c2d6dbc48e86d3d4d2d7d3d4d2d7)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558766580196 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558766580197 2019.05.25 03:43:00)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e3b6b2b0e5b4b0f5e8b0f0b8b6e5e6e4e1e6b5e5e5)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558766580213 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558766580214 2019.05.25 03:43:00)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code f3a7a9a3f6a7f1e5f8f5e7aaf4f4f1f5f6f5f4f5fa)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558766580226 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558766580227 2019.05.25 03:43:00)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 03575e0555555414050411585705000407050a0555)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2665          1558766580245 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558766580246 2019.05.25 03:43:00)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 124645154645130515430048151441174415171447)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int RegWrite -1 0 46(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 47(_arch(_uni))))
		(_sig(_int Branch -1 0 48(_arch(_uni))))
		(_sig(_int MemRead -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int RegDst -1 0 51(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 52(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 53(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 54(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(7))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__69(_arch 1 0 69(_assignment(_trgt(8))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 2 0 71(_assignment(_alias((Branch)(_string \"0"\)))(_trgt(9)))))
			(line__72(_arch 3 0 72(_assignment(_trgt(10))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(11))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(12))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_alias((ULAOp1)(_string \"0"\)))(_trgt(13)))))
			(line__78(_arch 8 0 78(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 9 0 80(_assignment(_trgt(1))(_sens(7)(8)))))
			(line__82(_arch 10 0 82(_assignment(_trgt(2))(_sens(9)(10)(11)))))
			(line__85(_arch 11 0 85(_assignment(_trgt(3))(_sens(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2406          1558766580263 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558766580264 2019.05.25 03:43:00)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 22767f262476203424743a7b25252024272425242b)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558766580278 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558766580279 2019.05.25 03:43:00)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 31656c34656766266637236a653732363537383767)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558766580295 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558766580296 2019.05.25 03:43:00)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 41151c43151716564312531a154742464547484717)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5321          1558766580301 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558766580302 2019.05.25 03:43:00)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 41154143491715564414051b194641464247154748)
	(_ent
		(_time 1558765490314)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1558766580307 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558766580308 2019.05.25 03:43:00)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 51040652590706465102440b545750540757055758)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2665          1558766581465 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558766581466 2019.05.25 03:43:01)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code d580d7878682d4c2d284c78fd2d386d083d2d0d380)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int RegWrite -1 0 46(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 47(_arch(_uni))))
		(_sig(_int Branch -1 0 48(_arch(_uni))))
		(_sig(_int MemRead -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int RegDst -1 0 51(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 52(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 53(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 54(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(7))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__69(_arch 1 0 69(_assignment(_trgt(8))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 2 0 71(_assignment(_alias((Branch)(_string \"0"\)))(_trgt(9)))))
			(line__72(_arch 3 0 72(_assignment(_trgt(10))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(11))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(12))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_alias((ULAOp1)(_string \"0"\)))(_trgt(13)))))
			(line__78(_arch 8 0 78(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 9 0 80(_assignment(_trgt(1))(_sens(7)(8)))))
			(line__82(_arch 10 0 82(_assignment(_trgt(2))(_sens(9)(10)(11)))))
			(line__85(_arch 11 0 85(_assignment(_trgt(3))(_sens(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000046 55 869           1558766588026 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1558766588027 2019.05.25 03:43:08)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 77252476742027617372652d277173717371727075)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1558766588039 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1558766588040 2019.05.25 03:43:08)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 87d5818885d1db91d28792dcde81d38082808f81d3)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1558766588050 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1558766588051 2019.05.25 03:43:08)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 87d4d68989d0d491d2d796dd8582d18182808f8083)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1558766588061 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1558766588062 2019.05.25 03:43:08)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 97c4c19895c1c08091c085cdc391c29194919f92c1)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1558766588072 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1558766588073 2019.05.25 03:43:08)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a6f5f4f1a3f0f2b0a4a9b6fcf4a1a6a0a5a1a6a0a5)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1558766588084 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1558766588085 2019.05.25 03:43:08)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code b6e5e6e2b5e1e5a0bde5a5ede3b0b3b1b4b3e0b0b0)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1558766588099 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1558766588100 2019.05.25 03:43:08)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code c6949d93c692c4d0cdc0d29fc1c1c4c0c3c0c1c0cf)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1558766588111 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1558766588112 2019.05.25 03:43:08)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c6949d93959091d1c0c1d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2665          1558766588127 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1558766588128 2019.05.25 03:43:08)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code d58784878682d4c2d284c78fd2d386d083d2d0d380)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int RegWrite -1 0 46(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 47(_arch(_uni))))
		(_sig(_int Branch -1 0 48(_arch(_uni))))
		(_sig(_int MemRead -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int RegDst -1 0 51(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 52(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 53(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 54(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(7))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__69(_arch 1 0 69(_assignment(_trgt(8))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 2 0 71(_assignment(_alias((Branch)(_string \"0"\)))(_trgt(9)))))
			(line__72(_arch 3 0 72(_assignment(_trgt(10))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(11))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(12))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_alias((ULAOp1)(_string \"0"\)))(_trgt(13)))))
			(line__78(_arch 8 0 78(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 9 0 80(_assignment(_trgt(1))(_sens(7)(8)))))
			(line__82(_arch 10 0 82(_assignment(_trgt(2))(_sens(9)(10)(11)))))
			(line__85(_arch 11 0 85(_assignment(_trgt(3))(_sens(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2406          1558766588142 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1558766588143 2019.05.25 03:43:08)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code e5b7beb6e4b1e7f3e3b3fdbce2e2e7e3e0e3e2e3ec)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1558766588158 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1558766588159 2019.05.25 03:43:08)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code f4a6afa4a5a2a3e3a3f2e6afa0f2f7f3f0f2fdf2a2)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1558766588174 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1558766588175 2019.05.25 03:43:08)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 04565e02555253130657165f5002070300020d0252)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5321          1558766588180 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1558766588181 2019.05.25 03:43:08)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 14461313194240031141504e4c131413171240121d)
	(_ent
		(_time 1558765490314)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1558766588186 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1558766588187 2019.05.25 03:43:08)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 14474413194243031447014e11121511421240121d)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1559002045651 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1559002045652 2019.05.27 21:07:25)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 50530253540700465455420a005654565456555752)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1559002045702 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1559002045703 2019.05.27 21:07:25)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 7f7c787f2c2923692a7f6a2426792b787a7877792b)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1559002045732 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1559002045733 2019.05.27 21:07:25)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 9f9dcf90c0c8cc89cacf8ec59d9ac9999a9897989b)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1559002045776 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1559002045777 2019.05.27 21:07:25)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code cdcf9a989c9b9adacb9adf9799cb98cbcecbc5c89b)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1559002045808 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1559002045809 2019.05.27 21:07:25)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code edefbebebabbb9fbefe2fdb7bfeaedebeeeaedebee)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1559002045840 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1559002045841 2019.05.27 21:07:25)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 0c0e5a0a5a5b5f1a075f1f57590a090b0e095a0a0a)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1559002045876 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1559002045877 2019.05.27 21:07:25)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 2b28762f7f7f293d202d3f722c2c292d2e2d2c2d22)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1559002045918 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1559002045919 2019.05.27 21:07:25)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 5a5907595e0c0d4d5c5d48010e5c595d5e5c535c0c)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000050 55 2406          1559002045981 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1559002045982 2019.05.27 21:07:25)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 999ac49694cd9b8f9fcf81c09e9e9b9f9c9f9e9f90)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1559002046006 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1559002046007 2019.05.27 21:07:26)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code b8bbe5ece5eeefafefbeaae3ecbebbbfbcbeb1beee)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1559002046031 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1559002046032 2019.05.27 21:07:26)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c7c49a92959190d0c594d59c93c1c4c0c3c1cec191)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5321          1559002046042 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1559002046043 2019.05.27 21:07:26)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code d7d4d785d98183c0d282938d8fd0d7d0d4d183d1de)
	(_ent
		(_time 1558765490314)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1559002046053 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1559002046054 2019.05.27 21:07:26)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code e7e5b0b4e9b1b0f0e7b4f2bde2e1e6e2b1e1b3e1ee)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1559002058258 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1559002058259 2019.05.27 21:07:38)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 929cc79d94c5c284969780c8c29496949694979590)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1559002058273 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1559002058274 2019.05.27 21:07:38)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code a1afa1f7a5f7fdb7f4a1b4faf8a7f5a6a4a6a9a7f5)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1559002058285 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1559002058286 2019.05.27 21:07:38)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code b1bee6e5b9e6e2a7e4e1a0ebb3b4e7b7b4b6b9b6b5)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1559002058296 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1559002058297 2019.05.27 21:07:38)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b1bee1e5b5e7e6a6b7e6a3ebe5b7e4b7b2b7b9b4e7)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1559002058307 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1559002058308 2019.05.27 21:07:38)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code c1ce9594c39795d7c3ced19b93c6c1c7c2c6c1c7c2)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1559002058318 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1559002058319 2019.05.27 21:07:38)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code d0df8682d58783c6db83c38b85d6d5d7d2d586d6d6)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1559002058348 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1559002058349 2019.05.27 21:07:38)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code f0feada0f6a4f2e6fbf6e4a9f7f7f2f6f5f6f7f6f9)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 1494          1559002058362 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1559002058363 2019.05.27 21:07:38)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f0feada0a5a6a7e7f6f7e2aba4f6f3f7f4f6f9f6a6)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2665          1559002058375 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1559002058376 2019.05.27 21:07:38)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code fff1a8afffa8fee8f8aeeda5f8f9acfaa9f8faf9aa)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int RegWrite -1 0 46(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 47(_arch(_uni))))
		(_sig(_int Branch -1 0 48(_arch(_uni))))
		(_sig(_int MemRead -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int RegDst -1 0 51(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 52(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 53(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 54(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(7))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__69(_arch 1 0 69(_assignment(_trgt(8))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 2 0 71(_assignment(_alias((Branch)(_string \"0"\)))(_trgt(9)))))
			(line__72(_arch 3 0 72(_assignment(_trgt(10))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(11))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(12))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_alias((ULAOp1)(_string \"0"\)))(_trgt(13)))))
			(line__78(_arch 8 0 78(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 9 0 80(_assignment(_trgt(1))(_sens(7)(8)))))
			(line__82(_arch 10 0 82(_assignment(_trgt(2))(_sens(9)(10)(11)))))
			(line__85(_arch 11 0 85(_assignment(_trgt(3))(_sens(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2406          1559002058394 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1559002058395 2019.05.27 21:07:38)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 1e1042194f4a1c081848064719191c181b18191817)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1559002058420 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1559002058421 2019.05.27 21:07:38)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 2e20722a2e78793979283c757a282d292a28272878)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1559002058433 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1559002058434 2019.05.27 21:07:38)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 3e30623b3e6869293c6d2c656a383d393a38373868)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5321          1559002058442 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1559002058443 2019.05.27 21:07:38)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 4d434c4f101b195a48180917154a4d4a4e4b194b44)
	(_ent
		(_time 1558765490314)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1559002058448 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1559002058449 2019.05.27 21:07:38)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 4d421b4f101b1a5a4d1e5817484b4c481b4b194b44)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000046 55 869           1559002059282 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1559002059283 2019.05.27 21:07:39)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 8986898784ded99f8d8c9bd3d98f8d8f8d8f8c8e8b)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
V 000044 55 771           1559002059295 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1559002059296 2019.05.27 21:07:39)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 9996cc9795cfc58fcc998cc2c09fcd9e9c9e919fcd)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
V 000054 55 871           1559002059309 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1559002059310 2019.05.27 21:07:39)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code a9a7abfea9fefabffcf9b8f3abacffafacaea1aead)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
V 000055 55 1562          1559002059326 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1559002059327 2019.05.27 21:07:39)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b8b6bdecb5eeefafbeefaae2ecbeedbebbbeb0bdee)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
V 000043 55 901           1559002059337 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1559002059338 2019.05.27 21:07:39)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code c8c6c99dc39e9cdecac7d8929acfc8cecbcfc8cecb)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
V 000054 55 4669          1559002059348 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1559002059349 2019.05.27 21:07:39)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code d8d6db8ad58f8bced38bcb838ddedddfdadd8edede)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
V 000050 55 1141          1559002059378 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1559002059379 2019.05.27 21:07:39)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code e7e8efb4e6b3e5f1ece1f3bee0e0e5e1e2e1e0e1ee)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
V 000059 55 1494          1559002059389 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1559002059390 2019.05.27 21:07:39)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f7f8ffa7a5a1a0e0f1f0e5aca3f1f4f0f3f1fef1a1)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686019 33686275 33751554 33751554 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000053 55 2665          1559002059401 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1559002059402 2019.05.27 21:07:39)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 06090700565107110157145c010055035001030053)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int RegWrite -1 0 46(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 47(_arch(_uni))))
		(_sig(_int Branch -1 0 48(_arch(_uni))))
		(_sig(_int MemRead -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int RegDst -1 0 51(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 52(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 53(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 54(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(7))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__69(_arch 1 0 69(_assignment(_trgt(8))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 2 0 71(_assignment(_alias((Branch)(_string \"0"\)))(_trgt(9)))))
			(line__72(_arch 3 0 72(_assignment(_trgt(10))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(11))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(12))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_alias((ULAOp1)(_string \"0"\)))(_trgt(13)))))
			(line__78(_arch 8 0 78(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 9 0 80(_assignment(_trgt(1))(_sens(7)(8)))))
			(line__82(_arch 10 0 82(_assignment(_trgt(2))(_sens(9)(10)(11)))))
			(line__85(_arch 11 0 85(_assignment(_trgt(3))(_sens(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
V 000050 55 2406          1559002059416 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1559002059417 2019.05.27 21:07:39)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 16191d111442140010400e4f11111410131011101f)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
V 000059 55 10439         1559002059432 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1559002059433 2019.05.27 21:07:39)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 26292d22757071317120347d7220252122202f2070)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
V 000058 55 4454          1559002059444 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1559002059445 2019.05.27 21:07:39)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 353a3e30656362223766276e6133363231333c3363)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 5321          1559002059452 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1559002059453 2019.05.27 21:07:39)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 353a6330396361223060716f6d323532363361333c)
	(_ent
		(_time 1558765490314)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000053 55 3691          1559002059458 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1559002059459 2019.05.27 21:07:39)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 454b4447491312524516501f40434440134311434c)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1561852457879 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561852457880 2019.06.29 20:54:17)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 8bded985dddcdb9d8f8e99d1db8d8f8d8f8d8e8c89)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1561852457898 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561852457899 2019.06.29 20:54:17)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 9bce9c95cccdc78dce9b8ec0c29dcf9c9e9c939dcf)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1561852457919 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561852457920 2019.06.29 20:54:17)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code aafefafdf2fdf9bcfffabbf0a8affcacafada2adae)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561852457941 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561852457942 2019.06.29 20:54:17)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code ca9e9d9f9e9c9dddcc9dd8909ecc9fccc9ccc2cf9c)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1561852457963 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561852457964 2019.06.29 20:54:17)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code d98d8a8bd38f8dcfdbd6c9838bded9dfdaded9dfda)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1561852457983 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561852457984 2019.06.29 20:54:17)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e9bdb8bae5bebaffe2bafab2bcefeceeebecbfefef)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1561852458018 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561852458019 2019.06.29 20:54:18)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 085d550e065c0a1e030e1c510f0f0a0e0d0e0f0e01)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 878           1561852458039 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561852458040 2019.06.29 20:54:18)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 27727a23757170302228357c7321242023212e2171)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2665          1561852458063 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561852458064 2019.06.29 20:54:18)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 37626032666036203066256d303164326130323162)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int RegWrite -1 0 46(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 47(_arch(_uni))))
		(_sig(_int Branch -1 0 48(_arch(_uni))))
		(_sig(_int MemRead -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int RegDst -1 0 51(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 52(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 53(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 54(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(7))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__69(_arch 1 0 69(_assignment(_trgt(8))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 2 0 71(_assignment(_alias((Branch)(_string \"0"\)))(_trgt(9)))))
			(line__72(_arch 3 0 72(_assignment(_trgt(10))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(11))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(12))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_alias((ULAOp1)(_string \"0"\)))(_trgt(13)))))
			(line__78(_arch 8 0 78(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 9 0 80(_assignment(_trgt(1))(_sens(7)(8)))))
			(line__82(_arch 10 0 82(_assignment(_trgt(2))(_sens(9)(10)(11)))))
			(line__85(_arch 11 0 85(_assignment(_trgt(3))(_sens(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2406          1561852458089 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1561852458090 2019.06.29 20:54:18)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 56030b555402544050004e0f51515450535051505f)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10439         1561852458116 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561852458117 2019.06.29 20:54:18)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 75202874252322622273672e2173767271737c7323)
	(_ent
		(_time 1558765091870)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 65(_ent (_in))))
				(_port(_int Reset -1 0 66(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 67(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 68(_ent (_in))))
				(_port(_int rs_bus 14 0 69(_ent (_in))))
				(_port(_int rt_bus 14 0 70(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 71(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 72(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 73(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 74(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 75(_ent (_out))))
				(_port(_int rd_address 15 0 76(_ent (_out))))
				(_port(_int rs 14 0 77(_ent (_out))))
				(_port(_int rt 14 0 78(_ent (_out))))
				(_port(_int rt_address 15 0 79(_ent (_out))))
				(_port(_int signal_extended 14 0 80(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 85(_ent (_in))))
				(_port(_int Instruction 16 0 86(_ent (_in))))
				(_port(_int Instruction_2 17 0 87(_ent (_in))))
				(_port(_int RegWrite -1 0 88(_ent (_in))))
				(_port(_int Reset -1 0 89(_ent (_in))))
				(_port(_int write_data 18 0 90(_ent (_in))))
				(_port(_int write_register 19 0 91(_ent (_in))))
				(_port(_int rs_bus 18 0 92(_ent (_out))))
				(_port(_int rt_bus 18 0 93(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 98(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 99(_ent (_out))))
			)
		)
	)
	(_inst U4 0 117(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 149(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 162(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 183(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_port(_int Test -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_port(_int next_instruction_address 0 0 31(_ent(_in))))
		(_port(_int write_data 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 33(_ent(_in))))
		(_port(_int Test_O -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 37(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 38(_ent(_out))))
		(_port(_int rd_address 1 0 39(_ent(_out))))
		(_port(_int rs 0 0 40(_ent(_out))))
		(_port(_int rt 0 0 41(_ent(_out))))
		(_port(_int rt_address 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 64(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 67(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 86(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 87(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 90(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 98(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 105(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 106(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 107(_arch(_uni))))
		(_sig(_int rs_bus 24 0 108(_arch(_uni))))
		(_sig(_int rt_bus 24 0 109(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 111(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 111(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(5)))))
			(line__211(_arch 1 0 211(_assignment(_alias((Test_O)(Test)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 2 -1)
)
I 000058 55 4454          1561852458140 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561852458141 2019.06.29 20:54:18)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 85d0d88bd5d3d29287d697ded183868281838c83d3)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5321          1561852458149 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561852458150 2019.06.29 20:54:18)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 95c0959a99c3c18290c0d1cfcd9295929693c1939c)
	(_ent
		(_time 1558765490314)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int Test -1 0 60(_ent (_in))))
				(_port(_int next_instruction_address 5 0 61(_ent (_in))))
				(_port(_int write_data 5 0 62(_ent (_in))))
				(_port(_int write_register 6 0 63(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 64(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 65(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int signal_extended 5 0 72(_ent (_out))))
				(_port(_int test_o -1 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
			((test_o)(test_o))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Test_O)(test_o))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_port(_int Test -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 34(_ent(_in))))
		(_port(_int write_data 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 36(_ent(_in))))
		(_port(_int test_o -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 39(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 40(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 40(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 41(_ent(_out))))
		(_port(_int rd_address 1 0 42(_ent(_out))))
		(_port(_int rs 0 0 43(_ent(_out))))
		(_port(_int rt 0 0 44(_ent(_out))))
		(_port(_int rt_address 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 63(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3691          1561852458159 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561852458160 2019.06.29 20:54:18)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 95c1c29a99c3c28295c680cf90939490c393c1939c)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((test_o)(_open))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1561852635182 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561852635183 2019.06.29 20:57:15)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 1c121c1b4b4b4c0a18190e464c1a181a181a191b1e)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1561852635201 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561852635202 2019.06.29 20:57:15)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 2c2279297a7a703a792c3977752a782b292b242a78)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1561852635212 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561852635213 2019.06.29 20:57:15)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 3b34393e606c682d6e6b2a61393e6d3d3e3c333c3f)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561852635223 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561852635224 2019.06.29 20:57:15)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 3b343e3e6c6d6c2c3d6c29616f3d6e3d383d333e6d)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1561852635238 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561852635239 2019.06.29 20:57:15)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 4b444a491a1d1f5d49445b11194c4b4d484c4b4d48)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1561852635250 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561852635251 2019.06.29 20:57:15)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 5a5559590e0d094c510949010f5c5f5d585f0c5c5c)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1561852635266 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561852635267 2019.06.29 20:57:15)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 6a64626a3d3e687c616c7e336d6d686c6f6c6d6c63)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 878           1561852635283 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561852635284 2019.06.29 20:57:15)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7a74727b7e2c2d6d7f7568212e7c797d7e7c737c2c)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 2665          1561852635295 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561852635296 2019.06.29 20:57:15)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 89878b87d6de889e8ed89bd38e8fda8cdf8e8c8fdc)
	(_ent
		(_time 1558759448607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~12 0 31(_array -1((_dto i 31 i 26)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int RegWrite -1 0 46(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 47(_arch(_uni))))
		(_sig(_int Branch -1 0 48(_arch(_uni))))
		(_sig(_int MemRead -1 0 49(_arch(_uni))))
		(_sig(_int MemWrite -1 0 50(_arch(_uni))))
		(_sig(_int RegDst -1 0 51(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 52(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 53(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 54(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(7))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__69(_arch 1 0 69(_assignment(_trgt(8))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 2 0 71(_assignment(_alias((Branch)(_string \"0"\)))(_trgt(9)))))
			(line__72(_arch 3 0 72(_assignment(_trgt(10))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(11))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(12))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_alias((ULAOp1)(_string \"0"\)))(_trgt(13)))))
			(line__78(_arch 8 0 78(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 9 0 80(_assignment(_trgt(1))(_sens(7)(8)))))
			(line__82(_arch 10 0 82(_assignment(_trgt(2))(_sens(9)(10)(11)))))
			(line__85(_arch 11 0 85(_assignment(_trgt(3))(_sens(12)(13)(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2406          1561852635313 ID_EX_REG
(_unit VHDL(id_ex_reg 0 29(id_ex_reg 0 56))
	(_version vde)
	(_time 1561852635314 2019.06.29 20:57:15)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 9997919694cd9b8f9fcf81c09e9e9b9f9c9f9e9f90)
	(_ent
		(_time 1558764448038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 32(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 34(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 35(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 36(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 37(_ent(_in)(_event))))
		(_port(_int Clk -1 0 38(_ent(_in)(_event))))
		(_port(_int Reset -1 0 39(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 40(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 40(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 41(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_2 5 0 41(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 42(_ent(_out))))
		(_port(_int rs 3 0 43(_ent(_out))))
		(_port(_int rt 3 0 44(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 45(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 47(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 49(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 6 0 49(_ent(_out))))
		(_port(_int rd_address 6 0 50(_ent(_out))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 10247         1561852635329 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 45))
	(_version vde)
	(_time 1561852635330 2019.06.29 20:57:15)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code a9a7a1fef5fffebefffdbbf2fdafaaaeadafa0afff)
	(_ent
		(_time 1561852635327)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 59(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 60(_ent (_in))))
				(_port(_int Instruction 10 0 61(_ent (_in))))
				(_port(_int Instruction_2 11 0 62(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 12 0 63(_ent (_in))))
				(_port(_int Reset -1 0 64(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 65(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 66(_ent (_in))))
				(_port(_int rs_bus 14 0 67(_ent (_in))))
				(_port(_int rt_bus 14 0 68(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 69(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 70(_ent (_out))))
				(_port(_int MEM_CONTROL 12 0 71(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 72(_ent (_out))))
				(_port(_int next_instrucion_address_ID 14 0 73(_ent (_out))))
				(_port(_int rd_address 15 0 74(_ent (_out))))
				(_port(_int rs 14 0 75(_ent (_out))))
				(_port(_int rt 14 0 76(_ent (_out))))
				(_port(_int rt_address 15 0 77(_ent (_out))))
				(_port(_int signal_extended 14 0 78(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 52(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 53(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 54(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 83(_ent (_in))))
				(_port(_int Instruction 16 0 84(_ent (_in))))
				(_port(_int Instruction_2 17 0 85(_ent (_in))))
				(_port(_int RegWrite -1 0 86(_ent (_in))))
				(_port(_int Reset -1 0 87(_ent (_in))))
				(_port(_int write_data 18 0 88(_ent (_in))))
				(_port(_int write_register 19 0 89(_ent (_in))))
				(_port(_int rs_bus 18 0 90(_ent (_out))))
				(_port(_int rt_bus 18 0 91(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 20 0 96(_ent (_in))))
				(_port(_int signal_extended_bus 21 0 97(_ent (_out))))
			)
		)
	)
	(_inst U4 0 115(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
			)
		)
	)
	(_inst control_unit_01 0 147(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 160(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 181(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 36(_ent(_out))))
		(_port(_int rd_address 1 0 37(_ent(_out))))
		(_port(_int rs 0 0 38(_ent(_out))))
		(_port(_int rt 0 0 39(_ent(_out))))
		(_port(_int rt_address 1 0 40(_ent(_out))))
		(_port(_int signal_extended 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 51(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 60(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 61(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 62(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 74(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 84(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 85(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 96(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 103(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 22 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 23 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 105(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 105(_arch(_uni))))
		(_sig(_int rs_bus 24 0 106(_arch(_uni))))
		(_sig(_int rt_bus 24 0 107(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 109(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 109(_arch(_uni))))
		(_prcs
			(line__206(_arch 0 0 206(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(18))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561852635350 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561852635351 2019.06.29 20:57:15)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c8c6c09d959e9fdfca9bda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5059          1561852635356 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561852635357 2019.06.29 20:57:15)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code c8c69d9dc99e9cdfcdc88c9290cfc8cfcbce9ccec1)
	(_ent
		(_time 1561852635354)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561852635362 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561852635363 2019.06.29 20:57:15)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code c8c7ca9dc99e9fdfc89bdd92cdcec9cd9ece9ccec1)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 869           1561860054792 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561860054793 2019.06.29 23:00:54)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code f5a1f3a5f4a2a5e3f1f0e7afa5f3f1f3f1f3f0f2f7)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1561860054820 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561860054821 2019.06.29 23:00:54)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 15414913154349034015004e4c13411210121d1341)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1561860054850 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561860054851 2019.06.29 23:00:54)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 34613f31396367226164256e3631623231333c3330)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561860054876 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561860054877 2019.06.29 23:00:54)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 43164f4145151454451451191745164540454b4615)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1561860054899 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561860054900 2019.06.29 23:00:54)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 63366b6363353775616c7339316463656064636560)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1561860054922 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561860054923 2019.06.29 23:00:54)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 722778737525216479216129277477757077247474)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1561860054960 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561860054961 2019.06.29 23:00:54)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code a1f5a0f6a6f5a3b7aaa7b5f8a6a6a3a7a4a7a6a7a8)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 878           1561860054992 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561860054993 2019.06.29 23:00:54)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c094c195959697d7c5cfd29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000058 55 4454          1561860055036 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561860055037 2019.06.29 23:00:55)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code efbbeebcecb9b8f8edbcfdb4bbe9ece8ebe9e6e9b9)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5110          1561860055047 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561860055048 2019.06.29 23:00:55)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code efbbb3bcb0b9bbf8eaefabb5b7e8efe8ece9bbe9e6)
	(_ent
		(_time 1561852635353)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(_open))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(_open))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561860055058 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561860055059 2019.06.29 23:00:55)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code ffaaf4afa0a9a8e8ffaceaa5faf9fefaa9f9abf9f6)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 12210         1561860055168 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561860055169 2019.06.29 23:00:55)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 6c386c6c6a3a3b7b3d687e37386a6f6b686a656a3a)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 199(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 220(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000046 55 869           1561860080156 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561860080157 2019.06.29 23:01:20)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 05025603045255130100175f550301030103000207)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1561860080171 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561860080172 2019.06.29 23:01:20)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 14131212154248024114014f4d12401311131c1240)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1561860080183 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561860080184 2019.06.29 23:01:20)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 24227520297377327174357e2621722221232c2320)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561860080195 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561860080196 2019.06.29 23:01:20)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 34326231356263233263266e6032613237323c3162)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1561860080208 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561860080209 2019.06.29 23:01:20)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 4345114143151755414c5319114443454044434540)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1561860080221 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561860080222 2019.06.29 23:01:20)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 434513414514105548105018164546444146154545)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1561860080238 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561860080239 2019.06.29 23:01:20)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 53540850560751455855470a54545155565554555a)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 878           1561860080250 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561860080251 2019.06.29 23:01:20)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6265396235343575676d70393664616566646b6434)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 12210         1561860080269 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561860080270 2019.06.29 23:01:20)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 7275297325242565237660292674717576747b7424)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 199(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 220(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561860080283 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561860080284 2019.06.29 23:01:20)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 8285d98cd5d4d59580d190d9d684818586848b84d4)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5110          1561860080293 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561860080294 2019.06.29 23:01:20)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9196979e99c7c5869491d5cbc99691969297c59798)
	(_ent
		(_time 1561852635353)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(_open))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(_open))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561860080299 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561860080300 2019.06.29 23:01:20)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 9197c09e99c7c68691c284cb94979094c797c59798)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 12210         1561860080390 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561860080391 2019.06.29 23:01:20)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code efe8b4bcecb9b8f8beebfdb4bbe9ece8ebe9e6e9b9)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 199(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 220(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000046 55 869           1561860173142 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561860173143 2019.06.29 23:02:53)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 3d333a386d6a6d2b39382f676d3b393b393b383a3f)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1561860173157 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561860173158 2019.06.29 23:02:53)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 4d431f4e1c1b115b184d5816144b194a484a454b19)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1561860173169 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561860173170 2019.06.29 23:02:53)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 5c53595f060b0f4a090c4d065e590a5a595b545b58)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561860173181 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561860173182 2019.06.29 23:02:53)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 6c636e6c3a3a3b7b6a3b7e36386a396a6f6a64693a)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1561860173194 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561860173195 2019.06.29 23:02:53)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 7c737a7d2c2a286a7e736c262e7b7c7a7f7b7c7a7f)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1561860173207 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561860173208 2019.06.29 23:02:53)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 7c73787d2a2b2f6a772f6f27297a797b7e792a7a7a)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(9)(3))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(9)(4))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1561860173224 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561860173225 2019.06.29 23:02:53)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 9b959494cfcf998d909d8fc29c9c999d9e9d9c9d92)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 878           1561860173236 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561860173237 2019.06.29 23:02:53)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9b9594949ccdcc8c9e9489c0cf9d989c9f9d929dcd)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 12210         1561860173254 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561860173255 2019.06.29 23:02:53)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code bab4b5eebeecedadebbea8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 199(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 220(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561860173269 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561860173270 2019.06.29 23:02:53)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code cac4c59fce9c9dddc899d8919eccc9cdceccc3cc9c)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5110          1561860173279 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561860173280 2019.06.29 23:02:53)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code cac4989f929c9eddcfca8e9092cdcacdc9cc9eccc3)
	(_ent
		(_time 1561852635353)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(_open))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(_open))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561860173286 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561860173287 2019.06.29 23:02:53)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code d9d6dc8bd98f8eced98acc83dcdfd8dc8fdf8ddfd0)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 12210         1561860173390 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561860173391 2019.06.29 23:02:53)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 37393932656160206633256c6331343033313e3161)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 199(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 220(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000046 55 869           1561860218927 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561860218928 2019.06.29 23:03:38)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 22272a262475723426273078722426242624272520)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1561860218941 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561860218942 2019.06.29 23:03:38)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 22277f2725747e34772237797b24762527252a2476)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1561860218952 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561860218953 2019.06.29 23:03:38)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 3236383739656124676223683037643437353a3536)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561860218965 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561860218966 2019.06.29 23:03:38)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 41454c43451716564716531b154714474247494417)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1561860218978 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561860218979 2019.06.29 23:03:38)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 5155585253070547535e410b035651575256515752)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1561860218991 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561860218992 2019.06.29 23:03:38)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 60646b60653733766b33733b356665676265366666)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1561860219008 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561860219009 2019.06.29 23:03:39)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 70757071762472667b766429777772767576777679)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 878           1561860219020 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561860219021 2019.06.29 23:03:39)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7075707125262767757f622b247673777476797626)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 12210         1561860219038 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561860219039 2019.06.29 23:03:39)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 8f8a8f818cd9d898de8b9dd4db898c888b898689d9)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 199(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 220(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561860219053 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561860219054 2019.06.29 23:03:39)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9f9a9f909cc9c8889dcc8dc4cb999c989b999699c9)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5110          1561860219063 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561860219064 2019.06.29 23:03:39)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 9f9ac290c0c9cb889a9fdbc5c7989f989c99cb9996)
	(_ent
		(_time 1561852635353)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(_open))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(_open))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561860219069 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561860219070 2019.06.29 23:03:39)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code afaba5f8f0f9f8b8affcbaf5aaa9aeaaf9a9fba9a6)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 12210         1561860219183 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561860219184 2019.06.29 23:03:39)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 1c19441b1a4a4b0b4d180e47481a1f1b181a151a4a)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction(31))(Instruction(31)))
			((Instruction(30))(Instruction(30)))
			((Instruction(29))(Instruction(29)))
			((Instruction(28))(Instruction(28)))
			((Instruction(27))(Instruction(27)))
			((Instruction(26))(Instruction(26)))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 199(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 220(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~26}~13 0 53(_array -1((_dto i 31 i 26)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000046 55 869           1561860288022 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561860288023 2019.06.29 23:04:48)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 080a0e0e045f581e0c0d1a52580e0c0e0c0e0d0f0a)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1561860288037 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561860288038 2019.06.29 23:04:48)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 1715441115414b014217024c4e11431012101f1143)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1561860288048 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561860288049 2019.06.29 23:04:48)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 17141310194044014247064d1512411112101f1013)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561860288061 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561860288062 2019.06.29 23:04:48)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 27242423257170302170357d7321722124212f2271)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1561860288073 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561860288074 2019.06.29 23:04:48)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 37343032336163213538276d653037313430373134)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1561860288086 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561860288087 2019.06.29 23:04:48)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 46454344451115504d15551d134043414443104040)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1561860288105 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561860288106 2019.06.29 23:04:48)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 56545855560254405d50420f51515450535051505f)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 878           1561860288122 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561860288123 2019.06.29 23:04:48)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 65676b6535333272606a773e3163666261636c6333)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 3030          1561860288137 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561860288138 2019.06.29 23:04:48)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 7577717426227462747a672f727326702372707320)
	(_ent
		(_time 1561860288135)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000059 55 11997         1561860288157 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561860288158 2019.06.29 23:04:48)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 85878b8bd5d3d292d5d797ded183868281838c83d3)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561860288173 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561860288174 2019.06.29 23:04:48)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 94969a9bc5c2c38396c786cfc092979390929d92c2)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5110          1561860288181 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561860288182 2019.06.29 23:04:48)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code a4a6f7f3a9f2f0b3a1a4e0fefca3a4a3a7a2f0a2ad)
	(_ent
		(_time 1561852635353)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(_open))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(_open))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561860288187 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561860288188 2019.06.29 23:04:48)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code a4a7a0f3a9f2f3b3a4f7b1fea1a2a5a1f2a2f0a2ad)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 11997         1561860288300 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561860288301 2019.06.29 23:04:48)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 21232025757776367173337a752722262527282777)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000046 55 869           1561860319547 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561860319548 2019.06.29 23:05:19)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 237620272474733527263179732527252725262421)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000044 55 771           1561860319562 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561860319563 2019.06.29 23:05:19)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 3366653735656f25663326686a35673436343b3567)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000054 55 871           1561860319573 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561860319574 2019.06.29 23:05:19)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 4317424149141055161352194146154546444b4447)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561860319586 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561860319587 2019.06.29 23:05:19)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 5206545155040545540540080654075451545a5704)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000043 55 901           1561860319599 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561860319600 2019.06.29 23:05:19)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 6236606263343674606d7238306562646165626461)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4669          1561860319612 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561860319613 2019.06.29 23:05:19)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 623662626535317469317139376467656067346464)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__65(_arch 1 0 65(_assignment(_trgt(7))(_sens(3)(9))(_mon))))
			(line__68(_arch 2 0 68(_assignment(_trgt(8))(_sens(4)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000050 55 1141          1561860319629 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561860319630 2019.06.29 23:05:19)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 71247a70762573677a776528767673777477767778)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 878           1561860319643 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561860319644 2019.06.29 23:05:19)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 81d48a8fd5d7d696848e93dad587828685878887d7)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000053 55 3030          1561860319664 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561860319665 2019.06.29 23:05:19)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code a0f5a1f7f6f7a1b7a1afb2faa7a6f3a5f6a7a5a6f5)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000059 55 11997         1561860319682 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561860319683 2019.06.29 23:05:19)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code b0e5bbe4e5e6e7a7e0e2a2ebe4b6b3b7b4b6b9b6e6)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561860319696 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561860319697 2019.06.29 23:05:19)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c095cb95959697d7c293d29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5110          1561860319703 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561860319704 2019.06.29 23:05:19)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code c0959695c99694d7c5c0849a98c7c0c7c3c694c6c9)
	(_ent
		(_time 1561852635353)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(_open))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(_open))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561860319709 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561860319710 2019.06.29 23:05:19)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code cf9bce9a909998d8cf9cda95cac9ceca99c99bc9c6)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 2790          1561860319715 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561860319716 2019.06.29 23:05:19)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code cf9ac49a9d9bcdd9c99dd796c8c8cdc9cac9c8c9c6)
	(_ent
		(_time 1561860055064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11997         1561860319821 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561860319822 2019.06.29 23:05:19)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 3d6837383c6b6a2a6d6f2f66693b3e3a393b343b6b)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 1141          1561862914730 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561862914731 2019.06.29 23:48:34)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 9794cc9896c395819c9183ce90909591929190919e)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561862914755 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561862914756 2019.06.29 23:48:34)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code b6b4e4e2b3e0e2a0b4b9a6ece4b1b6b0b5b1b6b0b5)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561862914778 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561862914779 2019.06.29 23:48:34)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code c6c49793c99195d09396d79cc4c390c0c3c1cec1c2)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561862914800 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561862914801 2019.06.29 23:48:34)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code d5d78387d58382c2d382c78f81d380d3d6d3ddd083)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000044 55 771           1561862914832 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561862914833 2019.06.29 23:48:34)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 04070303055258125104115f5d02500301030c0250)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 878           1561862914855 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561862914856 2019.06.29 23:48:34)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 14174e1345424303111b064f4012171310121d1242)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561862914879 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561862914880 2019.06.29 23:48:34)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 333061363464632537362169633537353735363431)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3030          1561862914904 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561862914905 2019.06.29 23:48:34)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 4340134116144254424c5119444510461544464516)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2790          1561862914930 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561862914931 2019.06.29 23:48:34)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 626138626436607464307a3b65656064676465646b)
	(_ent
		(_time 1561860055064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11997         1561862914957 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561862914958 2019.06.29 23:48:34)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 8182db8fd5d7d696d1d393dad587828685878887d7)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561862914982 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561862914983 2019.06.29 23:48:34)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9192cb9ec5c7c68693c283cac597929695979897c7)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5110          1561862914993 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561862914994 2019.06.29 23:48:34)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code a0a3a7f7a9f6f4b7a5a0e4faf8a7a0a7a3a6f4a6a9)
	(_ent
		(_time 1561852635353)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(_open))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(_open))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561862915004 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561862915005 2019.06.29 23:48:35)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code b0b2e0e4b9e6e7a7b0e3a5eab5b6b1b5e6b6e4b6b9)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561862935288 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561862935289 2019.06.29 23:48:55)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code e9beb2bae6bdebffe2effdb0eeeeebefecefeeefe0)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561862935303 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561862935304 2019.06.29 23:48:55)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code f9afaba9f3afadeffbf6e9a3abfef9fffafef9fffa)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561862935318 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561862935319 2019.06.29 23:48:55)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 095f590f095e5a1f5c5918530b0c5f0f0c0e010e0d)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561862935335 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561862935336 2019.06.29 23:48:55)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 184e4f1f154e4f0f1e4f0a424c1e4d1e1b1e101d4e)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000044 55 771           1561862935355 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561862935356 2019.06.29 23:48:55)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 287f2f2d257e743e7d283d73712e7c2f2d2f202e7c)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 878           1561862935369 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561862935370 2019.06.29 23:48:55)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 37606d32656160203238256c6331343033313e3161)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561862935383 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561862935384 2019.06.29 23:48:55)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 47101545441017514342551d174143414341424045)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3030          1561862935396 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561862935397 2019.06.29 23:48:55)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 57000754060056405658450d505104520150525102)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2790          1561862935414 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561862935415 2019.06.29 23:48:55)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 66313c666432647060347e3f61616460636061606f)
	(_ent
		(_time 1561860055064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11997         1561862935433 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561862935434 2019.06.29 23:48:55)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 76212c77252021612624642d2270757172707f7020)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561862935448 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561862935449 2019.06.29 23:48:55)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 86d1dc88d5d0d19184d594ddd280858182808f80d0)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5110          1561862935454 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561862935455 2019.06.29 23:48:55)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 86d1818889d0d2918386c2dcde8186818580d2808f)
	(_ent
		(_time 1561852635353)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(_open))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(_open))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561862935460 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561862935461 2019.06.29 23:48:55)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 95c3c59a99c3c28295c680cf90939490c393c1939c)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561863332583 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561863332584 2019.06.29 23:55:32)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code da8e81888d8ed8ccd1dcce83ddddd8dcdfdcdddcd3)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561863332600 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561863332601 2019.06.29 23:55:32)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code eabfb8b9b8bcbefce8e5fab0b8edeaece9edeaece9)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561863332612 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561863332613 2019.06.29 23:55:32)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code eabfbbb9b2bdb9fcbfbafbb0e8efbcecefede2edee)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561863332628 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561863332629 2019.06.29 23:55:32)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code f9acafa9f5afaeeeffaeeba3adffacfffafff1fcaf)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561863332640 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561863332641 2019.06.29 23:55:32)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 095c580f055e5a1f050c1a525c0f0c0e0b0c5f0f0f)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561863332661 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561863332662 2019.06.29 23:55:32)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 287c2f2d257e743e7d283d73712e7c2f2d2f202e7c)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 878           1561863332677 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561863332678 2019.06.29 23:55:32)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 386c623d656e6f2f3d372a636c3e3b3f3c3e313e6e)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561863332689 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561863332690 2019.06.29 23:55:32)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 386c6a3d346f682e3c3d2a62683e3c3e3c3e3d3f3a)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3030          1561863332700 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561863332701 2019.06.29 23:55:32)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 481c184a161f495f49475a124f4e1b4d1e4f4d4e1d)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2790          1561863332717 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561863332718 2019.06.29 23:55:32)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 57030d545403554151054f0e50505551525150515e)
	(_ent
		(_time 1561860055064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11997         1561863332732 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561863332733 2019.06.29 23:55:32)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 67333d67353130703735753c3361646063616e6131)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561863332746 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561863332747 2019.06.29 23:55:32)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 76222c77252021617425642d2270757172707f7020)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5110          1561863332752 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561863332753 2019.06.29 23:55:32)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 76227177792022617376322c2e717671757022707f)
	(_ent
		(_time 1561852635353)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(_open))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(_open))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561863332758 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561863332759 2019.06.29 23:55:32)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 86d3d68889d0d19186d593dc83808783d080d2808f)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561864274448 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561864274449 2019.06.30 00:11:14)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code fef9a6aeadaafce8f5f8eaa7f9f9fcf8fbf8f9f8f7)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561864274464 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561864274465 2019.06.30 00:11:14)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 0d0b5f0b5a5b591b0f021d575f0a0d0b0e0a0d0b0e)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561864274479 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561864274480 2019.06.30 00:11:14)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 1d1b4c1a404a4e0b484d0c471f184b1b181a151a19)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561864274498 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561864274499 2019.06.30 00:11:14)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2c2a7a287a7a7b3b2a7b3e76782a792a2f2a24297a)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561864274512 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561864274513 2019.06.30 00:11:14)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 3c3a6c396a6b6f2a30392f67693a393b3e396a3a3a)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561864274529 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561864274530 2019.06.30 00:11:14)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 4c4b4a4f1a1a105a194c5917154a184b494b444a18)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000046 55 869           1561864274547 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561864274548 2019.06.30 00:11:14)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 5b5c08580d0c0b4d5f5e49010b5d5f5d5f5d5e5c59)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3030          1561864274560 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561864274561 2019.06.30 00:11:14)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 6b6c3a6b6f3c6a7c6a6479316c6d386e3d6c6e6d3e)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2790          1561864274579 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561864274580 2019.06.30 00:11:14)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 7b7c207a2d2f796d7d2963227c7c797d7e7d7c7d72)
	(_ent
		(_time 1561860055064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11997         1561864274597 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561864274598 2019.06.30 00:11:14)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 9a9dc1959ecccd8dcac888c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561864274612 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561864274613 2019.06.30 00:11:14)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9a9dc1959ecccd8d98c988c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5110          1561864274618 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561864274619 2019.06.30 00:11:14)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code a9aeaffea9fffdbeaca9edf3f1aea9aeaaaffdafa0)
	(_ent
		(_time 1561852635353)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(_open))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(_open))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561864274624 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561864274625 2019.06.30 00:11:14)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code a9aff8fea9fffebea9fabcf3acafa8acffaffdafa0)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561864297151 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561864297152 2019.06.30 00:11:37)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code adaca7fafff9afbba6abb9f4aaaaafaba8abaaaba4)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561864297166 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561864297167 2019.06.30 00:11:37)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code bcbcbfe8eceae8aabeb3ace6eebbbcbabfbbbcbabf)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561864297177 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561864297178 2019.06.30 00:11:37)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code cccccc99969b9fda999cdd96cec99acac9cbc4cbc8)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1562          1561864297193 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 43))
	(_version vde)
	(_time 1561864297194 2019.06.30 00:11:37)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code dcdcdb8e8a8a8bcbda8bce8688da89dadfdad4d98a)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2)))))
			(line__48(_arch 1 0 48(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__49(_arch 2 0 49(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__50(_arch 3 0 50(_assignment(_trgt(5)))))
			(line__51(_arch 4 0 51(_assignment(_trgt(6)))))
			(line__53(_arch 5 0 53(_prcs(_wait_for)(_trgt(0)(3)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561864297206 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561864297207 2019.06.30 00:11:37)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code dcdcdd8e8a8b8fcad0d9cf8789dad9dbded98adada)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561864297224 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561864297225 2019.06.30 00:11:37)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code fbfaacaaacada7edaefbeea0a2fdaffcfefcf3fdaf)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2187          1561864297236 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561864297237 2019.06.30 00:11:37)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code fbfaf1abfcadacecfdf4e9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561864297255 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561864297256 2019.06.30 00:11:37)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 1a1b1f1d4f4d4a0c1e1f08404a1c1e1c1e1c1f1d18)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3030          1561864297266 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561864297267 2019.06.30 00:11:37)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 1a1b1d1d1d4d1b0d1b1508401d1c491f4c1d1f1c4f)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2790          1561864297283 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561864297284 2019.06.30 00:11:37)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 2a2b272e7f7e283c2c7832732d2d282c2f2c2d2c23)
	(_ent
		(_time 1561860055064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11997         1561864297300 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561864297301 2019.06.30 00:11:37)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 3938343c656f6e2e696b2b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561864297313 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561864297314 2019.06.30 00:11:37)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 4948444b151f1e5e4b1a5b121d4f4a4e4d4f404f1f)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5110          1561864297319 mips
(_unit VHDL(mips 0 27(mips 0 48))
	(_version vde)
	(_time 1561864297320 2019.06.30 00:11:37)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 5958095a590f0d4e5c591d03015e595e5a5f0d5f50)
	(_ent
		(_time 1561852635353)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 54(_ent (_in))))
				(_port(_int Instruction 5 0 55(_ent (_in))))
				(_port(_int RegWrite -1 0 56(_ent (_in))))
				(_port(_int Reset -1 0 57(_ent (_in))))
				(_port(_int next_instruction_address 5 0 58(_ent (_in))))
				(_port(_int write_data 5 0 59(_ent (_in))))
				(_port(_int write_register 6 0 60(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 61(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 62(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 63(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 64(_ent (_out))))
				(_port(_int rd_address 6 0 65(_ent (_out))))
				(_port(_int rs 5 0 66(_ent (_out))))
				(_port(_int rt 5 0 67(_ent (_out))))
				(_port(_int rt_address 6 0 68(_ent (_out))))
				(_port(_int signal_extended 5 0 69(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 74(_ent (_in))))
				(_port(_int PCSrc -1 0 75(_ent (_in))))
				(_port(_int Reset -1 0 76(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 77(_ent (_in))))
				(_port(_int Instruction 10 0 78(_ent (_out))))
				(_port(_int next_instruction_address 10 0 79(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 92(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(_open))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(_open))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 112(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 39(_ent(_out))))
		(_port(_int rd_address 1 0 40(_ent(_out))))
		(_port(_int rs 0 0 41(_ent(_out))))
		(_port(_int rt 0 0 42(_ent(_out))))
		(_port(_int rt_address 1 0 43(_ent(_out))))
		(_port(_int signal_extended 0 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 85(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 86(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3417          1561864297325 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561864297326 2019.06.30 00:11:37)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 59595e5a590f0e4e590a4c035c5f585c0f5f0d5f50)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int Test -1 0 40(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 41(_ent (_in))))
				(_port(_int write_data 0 0 42(_ent (_in))))
				(_port(_int write_register 1 0 43(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 48(_ent (_out))))
				(_port(_int PCSrc -1 0 49(_ent (_out))))
				(_port(_int RegWrite -1 0 50(_ent (_out))))
				(_port(_int Reset -1 0 51(_ent (_out))))
				(_port(_int Test -1 0 52(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 53(_ent (_out))))
				(_port(_int write_data 2 0 54(_ent (_out))))
				(_port(_int write_register 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 74(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Test)(Test))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
			)
		)
	)
	(_inst testbench_mips_01 0 86(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((Test)(Test))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(Test))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 55(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 61(_arch(_uni))))
		(_sig(_int PCSrc -1 0 62(_arch(_uni))))
		(_sig(_int RegWrite -1 0 63(_arch(_uni))))
		(_sig(_int Reset -1 0 64(_arch(_uni))))
		(_sig(_int Test -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 66(_arch(_uni))))
		(_sig(_int write_data 4 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 68(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561864433315 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561864433316 2019.06.30 00:13:53)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 8987878786dd8b9f828f9dd08e8e8b8f8c8f8e8f80)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561864433332 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561864433333 2019.06.30 00:13:53)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 99969e9693cfcd8f9b9689c3cb9e999f9a9e999f9a)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561864433343 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561864433344 2019.06.30 00:13:53)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code a8a7acffa9fffbbefdf8b9f2aaadfeaeadafa0afac)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1559          1561864433359 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561864433360 2019.06.30 00:13:53)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b8b7bbecb5eeefafbeb6aae2ecbeedbebbbeb0bdee)
	(_ent
		(_time 1558765319235)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_port(_int Test -1 0 37(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561864433382 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561864433383 2019.06.30 00:13:53)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code d7d8d285d58084c1dbd2c48c82d1d2d0d5d281d1d1)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561864433403 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561864433404 2019.06.30 00:13:53)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code e7e9b4b5e5b1bbf1b2e7f2bcbee1b3e0e2e0efe1b3)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2187          1561864433417 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561864433418 2019.06.30 00:13:53)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f6f8f8a6a5a0a1e1f0f9e4ada2f0f5f1f2f0fff0a0)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561864433431 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561864433432 2019.06.30 00:13:53)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 06080f00045156100203145c560002000200030104)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3030          1561864433444 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561864433445 2019.06.30 00:13:53)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 16181d11464117011719044c111045134011131043)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2790          1561864433472 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561864433473 2019.06.30 00:13:53)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 353b34303461372333672d6c32323733303332333c)
	(_ent
		(_time 1561860055064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11997         1561864433493 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561864433494 2019.06.30 00:13:53)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 444a4546151213531416561f1042474340424d4212)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561864433509 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561864433510 2019.06.30 00:13:53)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 545a5557050203435607460f0052575350525d5202)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5361          1561864433515 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561864433516 2019.06.30 00:13:53)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 545a0857590200435101100e0c535453575200525d)
	(_ent
		(_time 1561864433513)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3531          1561864433523 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561864433524 2019.06.30 00:13:53)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 646b6f6469323373646b713e61626561326230626d)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Test)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561864448017 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561864448018 2019.06.30 00:14:08)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code f8adf1a8f6acfaeef3feeca1fffffafefdfefffef1)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561864448032 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561864448033 2019.06.30 00:14:08)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 085c090e035e5c1e0a0718525a0f080e0b0f080e0b)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561864448046 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561864448047 2019.06.30 00:14:08)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 17431510194044014247064d1512411112101f1013)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561864448062 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561864448063 2019.06.30 00:14:08)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 27732223257170302126357d7321722124212f2271)
	(_ent
		(_time 1561864448060)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561864448075 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561864448076 2019.06.30 00:14:08)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 37633432356064213b32246c623132303532613131)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561864448092 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561864448093 2019.06.30 00:14:08)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 4613134545101a501346531d1f40124143414e4012)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2187          1561864448105 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561864448106 2019.06.30 00:14:08)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 56035e55050001415059440d0250555152505f5000)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561864448116 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561864448117 2019.06.30 00:14:08)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 65306565643235736160773f356361636163606267)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3030          1561864448129 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561864448130 2019.06.30 00:14:08)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 7520777426227462747a672f727326702372707320)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2790          1561864448146 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561864448147 2019.06.30 00:14:08)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 85d08d8b84d1879383d79ddc82828783808382838c)
	(_ent
		(_time 1561860055064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11997         1561864448164 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561864448165 2019.06.30 00:14:08)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 94c19c9bc5c2c383c4c686cfc092979390929d92c2)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561864448177 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561864448178 2019.06.30 00:14:08)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code a4f1acf3f5f2f3b3a6f7b6fff0a2a7a3a0a2ada2f2)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5361          1561864448183 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561864448184 2019.06.30 00:14:08)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code a4f1f1f3a9f2f0b3a1f1e0fefca3a4a3a7a2f0a2ad)
	(_ent
		(_time 1561864433512)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3510          1561864448189 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561864448190 2019.06.30 00:14:08)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code a4f0a6f3a9f2f3b3a4abb1fea1a2a5a1f2a2f0a2ad)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561864451435 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561864451436 2019.06.30 00:14:11)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 56030a55560254405d50420f51515450535051505f)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561864451450 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561864451451 2019.06.30 00:14:11)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 66323366633032706469763c346166606561666065)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561864451462 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561864451463 2019.06.30 00:14:11)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 75212374792226632025642f7770237370727d7271)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561864451478 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561864451479 2019.06.30 00:14:11)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 85d1d48b85d3d292838497dfd183d08386838d80d3)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 2)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561864451490 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561864451491 2019.06.30 00:14:11)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 94c0c39b95c3c782989187cfc19291939691c29292)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561864451507 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561864451508 2019.06.30 00:14:11)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code a4f1a5f2a5f2f8b2f1a4b1fffda2f0a3a1a3aca2f0)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2187          1561864451520 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561864451521 2019.06.30 00:14:11)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a4f1f8f3f5f2f3b3a2abb6fff0a2a7a3a0a2ada2f2)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561864451532 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561864451533 2019.06.30 00:14:11)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code b4e1e0e0b4e3e4a2b0b1a6eee4b2b0b2b0b2b1b3b6)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3030          1561864451543 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561864451544 2019.06.30 00:14:11)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code c39695969694c2d4c2ccd199c4c590c695c4c6c596)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2790          1561864451560 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561864451561 2019.06.30 00:14:11)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code d3868f81d487d1c5d581cb8ad4d4d1d5d6d5d4d5da)
	(_ent
		(_time 1561860055064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11997         1561864451576 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561864451577 2019.06.30 00:14:11)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code e3b6bfb0b5b5b4f4b3b1f1b8b7e5e0e4e7e5eae5b5)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561864451589 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561864451590 2019.06.30 00:14:11)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f2a7aea2a5a4a5e5f0a1e0a9a6f4f1f5f6f4fbf4a4)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5361          1561864451595 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561864451596 2019.06.30 00:14:11)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code f2a7f3a2f9a4a6e5f7a7b6a8aaf5f2f5f1f4a6f4fb)
	(_ent
		(_time 1561864433512)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3510          1561864451601 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561864451602 2019.06.30 00:14:11)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code f2a6a4a2f9a4a5e5f2fde7a8f7f4f3f7a4f4a6f4fb)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1517          1561864502613 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561864502614 2019.06.30 00:15:02)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 49474b4b451f1e5e4f485b131d4f1c4f4a4f414c1f)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000050 55 1141          1561865264717 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561865264718 2019.06.30 00:27:44)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 37323932366335213c31236e30303531323130313e)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561865264734 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561865264735 2019.06.30 00:27:44)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 47434045431113514548571d154047414440474144)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561865264746 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561865264747 2019.06.30 00:27:44)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 56525255590105400306470c5453005053515e5152)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561865264763 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561865264764 2019.06.30 00:27:44)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 66626566653031716067743c3260336065606e6330)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561865264780 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561865264781 2019.06.30 00:27:44)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 76727377752125607a73652d237073717473207070)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561865264801 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561865264802 2019.06.30 00:27:44)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 9590c69b95c3c983c09580cecc93c19290929d93c1)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2033          1561865264814 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561865264815 2019.06.30 00:27:44)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 95909b9ac5c3c282939a87cec193969291939c93c3)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561865264832 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561865264833 2019.06.30 00:27:44)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code a5a0a3f2a4f2f5b3a1a0b7fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3030          1561865264844 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561865264845 2019.06.30 00:27:44)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code b4b1b0e0e6e3b5a3b5bba6eeb3b2e7b1e2b3b1b2e1)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2790          1561865264862 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561865264863 2019.06.30 00:27:44)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code c4c1ca91c490c6d2c296dc9dc3c3c6c2c1c2c3c2cd)
	(_ent
		(_time 1561860055064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11997         1561865264879 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561865264880 2019.06.30 00:27:44)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code e3e6edb0b5b5b4f4b3b1f1b8b7e5e0e4e7e5eae5b5)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561865264892 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561865264893 2019.06.30 00:27:44)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e3e6edb0b5b5b4f4e1b0f1b8b7e5e0e4e7e5eae5b5)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5361          1561865264898 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561865264899 2019.06.30 00:27:44)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code f3f6a0a3f9a5a7e4f6a6b7a9abf4f3f4f0f5a7f5fa)
	(_ent
		(_time 1561864433512)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3510          1561865264904 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561865264905 2019.06.30 00:27:44)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code f3f7f7a3f9a5a4e4f3fce6a9f6f5f2f6a5f5a7f5fa)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561865392340 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561865392341 2019.06.30 00:29:52)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code c0c4c095c694c2d6cbc6d499c7c7c2c6c5c6c7c6c9)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561865392356 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561865392357 2019.06.30 00:29:52)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code d0d5d982d38684c6d2dfc08a82d7d0d6d3d7d0d6d3)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561865392367 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561865392368 2019.06.30 00:29:52)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code dfdad58d80888cc98a8fce85ddda89d9dad8d7d8db)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561865392383 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561865392384 2019.06.30 00:29:52)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code efeae2bcbcb9b8f8e9eefdb5bbe9bae9ece9e7eab9)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561865392399 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561865392400 2019.06.30 00:29:52)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code fffaf4afaca8ace9f3faeca4aaf9faf8fdfaa9f9f9)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561865392416 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561865392417 2019.06.30 00:29:52)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 0e0a0b095e5852185b0e1b5557085a090b0906085a)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561865392429 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561865392430 2019.06.30 00:29:52)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1e1a46191e48490918110c454a181d191a18171848)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561865392447 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561865392448 2019.06.30 00:29:52)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 2e2a7e2a7f797e382a2b3c747e282a282a282b292c)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3030          1561865392459 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561865392460 2019.06.30 00:29:52)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 3d396f383f6a3c2a3c322f673a3b6e386b3a383b68)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2790          1561865392485 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561865392486 2019.06.30 00:29:52)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 4d49154f1d194f5b4b1f55144a4a4f4b484b4a4b44)
	(_ent
		(_time 1561860055064)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instrucion_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11997         1561865392506 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561865392507 2019.06.30 00:29:52)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 6c68346c6a3a3b7b3c3e7e37386a6f6b686a656a3a)
	(_ent
		(_time 1561860055020)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instrucion_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561865392519 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561865392520 2019.06.30 00:29:52)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 6c68346c6a3a3b7b6e3f7e37386a6f6b686a656a3a)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5361          1561865392526 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561865392527 2019.06.30 00:29:52)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 7c78797d262a286b79293826247b7c7b7f7a287a75)
	(_ent
		(_time 1561864433512)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instrucion_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instrucion_address_ID)(next_instrucion_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instrucion_address_ID)(next_instrucion_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instrucion_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3510          1561865392532 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561865392533 2019.06.30 00:29:52)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 7c792e7d262a2b6b7c736926797a7d792a7a287a75)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instrucion_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561865771504 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561865771505 2019.06.30 00:36:11)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code e4b4efb7e6b0e6f2efe2f0bde3e3e6e2e1e2e3e2ed)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561865771520 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561865771521 2019.06.30 00:36:11)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code f4a5f6a4f3a2a0e2f6fbe4aea6f3f4f2f7f3f4f2f7)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561865771535 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561865771536 2019.06.30 00:36:11)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code f4a5f5a4f9a3a7e2a1a4e5aef6f1a2f2f1f3fcf3f0)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561865771551 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561865771552 2019.06.30 00:36:11)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 0352040505555414050211595705560500050b0655)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561865771567 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561865771568 2019.06.30 00:36:11)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 23722227257470352f263078762526242126752525)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561865771584 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561865771585 2019.06.30 00:36:11)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 3262653635646e24673227696b34663537353a3466)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561865771599 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561865771600 2019.06.30 00:36:11)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 4212484015141555444d50191644414546444b4414)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561865771611 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561865771612 2019.06.30 00:36:11)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 421240404415125446475018124446444644474540)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3030          1561865771626 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561865771627 2019.06.30 00:36:11)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5101515206065046505e430b565702540756545704)
	(_ent
		(_time 1561860288134)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int MemRead -1 0 55(_arch(_uni))))
		(_sig(_int MemWrite -1 0 56(_arch(_uni))))
		(_sig(_int RegDst -1 0 57(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 58(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 59(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 60(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__96(_arch 1 0 96(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 2 0 97(_assignment(_trgt(16))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 3 0 98(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 4 0 99(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 5 0 100(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 6 0 101(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 7 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 8 0 103(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__107(_arch 10 0 107(_assignment(_trgt(2))(_sens(16)(17)(18)))))
			(line__110(_arch 11 0 110(_assignment(_trgt(3))(_sens(19)(20)(21)(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 12 -1)
)
I 000050 55 2791          1561865771643 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561865771644 2019.06.30 00:36:11)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 61316b616435637767337938666663676467666768)
	(_ent
		(_time 1561865771641)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(131586)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 12003         1561865771659 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561865771660 2019.06.30 00:36:11)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 71217b70252726662123632a257772767577787727)
	(_ent
		(_time 1561865771657)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 110(_array -1((_dto i 2 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561865771674 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561865771675 2019.06.30 00:36:11)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 80d08a8ed5d6d79782d392dbd486838784868986d6)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5367          1561865771681 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561865771682 2019.06.30 00:36:11)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 90c0c79f99c6c48795c5d4cac89790979396c49699)
	(_ent
		(_time 1561865771679)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561865771687 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561865771688 2019.06.30 00:36:11)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 90c1909f99c6c787909f85ca95969195c696c49699)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561866936319 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561866936320 2019.06.30 00:55:36)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code f1a5f0a1f6a5f3e7faf7e5a8f6f6f3f7f4f7f6f7f8)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561866936338 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561866936339 2019.06.30 00:55:36)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 0055090603565416020f105a520700060307000603)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561866936352 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561866936353 2019.06.30 00:55:36)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 10451a17194743064540014a121546161517181714)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561866936368 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561866936369 2019.06.30 00:55:36)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 1f4a12184c494808191e0d454b194a191c19171a49)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561866936383 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561866936384 2019.06.30 00:55:36)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 2f7a242b7c787c39232a3c747a292a282d2a792929)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561866936402 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561866936403 2019.06.30 00:55:36)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 3f6b623b6c6963296a3f2a6466396b383a3837396b)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561866936415 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561866936416 2019.06.30 00:55:36)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 4e1a4e4c4e18195948415c151a484d494a48474818)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561866936428 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561866936429 2019.06.30 00:55:36)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 5e0a565d0f090e485a5b4c040e585a585a585b595c)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3101          1561866936441 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561866936442 2019.06.30 00:55:36)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5e0a545d5d095f495f0b4c0459580d5b08595b580b)
	(_ent
		(_time 1561866936439)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_port(_int EX_CONTROL_BUS 2 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int Jump -1 0 55(_arch(_uni))))
		(_sig(_int MemRead -1 0 56(_arch(_uni))))
		(_sig(_int MemWrite -1 0 57(_arch(_uni))))
		(_sig(_int RegDst -1 0 58(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 59(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 60(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 61(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 1 0 97(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 2 0 98(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 3 0 99(_assignment(_trgt(17))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 4 0 100(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 5 0 101(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 6 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 7 0 103(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__104(_arch 8 0 104(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__107(_arch 10 0 107(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__109(_arch 11 0 109(_assignment(_trgt(2))(_sens(16)(17)(18)(19)))))
			(line__113(_arch 12 0 113(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000059 55 11832         1561866936469 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561866936470 2019.06.30 00:55:36)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 7d297d7c7c2b2a6a2d2f6f26297b7e7a797b747b2b)
	(_ent
		(_time 1561865771656)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 8 0 62(_ent (_in))))
				(_port(_int Instruction 9 0 63(_ent (_in))))
				(_port(_int Instruction_2 10 0 64(_ent (_in))))
				(_port(_int Instruction_3 11 0 65(_ent (_in))))
				(_port(_int Instruction_4 12 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 8 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 13 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 14 0 70(_ent (_in))))
				(_port(_int rs_bus 14 0 71(_ent (_in))))
				(_port(_int rt_bus 14 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 14 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 8 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 15 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 13 0 76(_ent (_out))))
				(_port(_int jump_address 14 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 14 0 78(_ent (_out))))
				(_port(_int rd_address 16 0 79(_ent (_out))))
				(_port(_int rs 14 0 80(_ent (_out))))
				(_port(_int rt 14 0 81(_ent (_out))))
				(_port(_int rt_address 16 0 82(_ent (_out))))
				(_port(_int shamt 16 0 83(_ent (_out))))
				(_port(_int signal_extended 14 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 6 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 7 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 17 0 90(_ent (_in))))
				(_port(_int Instruction_2 18 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 19 0 94(_ent (_in))))
				(_port(_int write_register 20 0 95(_ent (_in))))
				(_port(_int rs_bus 19 0 96(_ent (_out))))
				(_port(_int rt_bus 19 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 21 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 22 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 23 0 109(_arch(_uni))))
		(_sig(_int MEM_CONTROL_BUS 23 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 24 0 111(_arch(_uni))))
		(_sig(_int rs_bus 24 0 112(_arch(_uni))))
		(_sig(_int rt_bus 24 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 24 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 25 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561866936497 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561866936498 2019.06.30 00:55:36)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9cc89c939acacb8b9ecf8ec7c89a9f9b989a959aca)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5367          1561866936504 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561866936505 2019.06.30 00:55:36)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code acf8f1fbf6faf8bba9f9e8f6f4abacabafaaf8aaa5)
	(_ent
		(_time 1561865771678)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561866936510 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561866936511 2019.06.30 00:55:36)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code acf9a6fbf6fafbbbaca3b9f6a9aaada9faaaf8aaa5)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561866986412 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561866986413 2019.06.30 00:56:26)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 9e9fc491cdca9c8895988ac799999c989b98999897)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561866986427 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561866986428 2019.06.30 00:56:26)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code aeaefdf9f8f8fab8aca1bef4fca9aea8ada9aea8ad)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561866986441 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561866986442 2019.06.30 00:56:26)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code aeaefef9f2f9fdb8fbfebff4acabf8a8aba9a6a9aa)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561866986457 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561866986458 2019.06.30 00:56:26)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code cdcd9a989c9b9adacbccdf9799cb98cbcecbc5c89b)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561866986469 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561866986470 2019.06.30 00:56:26)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code cdcd9c989c9a9edbc1c8de9698cbc8cacfc89bcbcb)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561866986487 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561866986488 2019.06.30 00:56:26)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code dddcda8e8c8b81cb88ddc88684db89dad8dad5db89)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561866986499 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561866986500 2019.06.30 00:56:26)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code ecedb6bfeababbfbeae3feb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561866986511 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561866986512 2019.06.30 00:56:26)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code fcfdaeacababaceaf8f9eea6acfaf8faf8faf9fbfe)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3101          1561866986523 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561866986524 2019.06.30 00:56:26)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 0c0d5b0a095b0d1b0d591e560b0a5f095a0b090a59)
	(_ent
		(_time 1561866936438)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_port(_int EX_CONTROL_BUS 2 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int Jump -1 0 55(_arch(_uni))))
		(_sig(_int MemRead -1 0 56(_arch(_uni))))
		(_sig(_int MemWrite -1 0 57(_arch(_uni))))
		(_sig(_int RegDst -1 0 58(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 59(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 60(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 61(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 1 0 97(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 2 0 98(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 3 0 99(_assignment(_trgt(17))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 4 0 100(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 5 0 101(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 6 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 7 0 103(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__104(_arch 8 0 104(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__107(_arch 10 0 107(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__109(_arch 11 0 109(_assignment(_trgt(2))(_sens(16)(17)(18)(19)))))
			(line__113(_arch 12 0 113(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 2698          1561866986540 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561866986541 2019.06.30 00:56:26)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 1b1a461c4d4f190d1d4903421c1c191d1e1d1c1d12)
	(_ent
		(_time 1561866986538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_port(_int EX_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 2 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 2 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 2 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 2 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 3 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 6 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 2 0 19(_ent(_out))))
		(_port(_int rs 2 0 20(_ent(_out))))
		(_port(_int rt 2 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 1 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 2 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 7 0 26(_ent(_out))))
		(_port(_int rd_address 7 0 27(_ent(_out))))
		(_port(_int shamt 7 0 28(_ent(_out))))
		(_port(_int jump_address 2 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000058 55 4454          1561866986567 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561866986568 2019.06.30 00:56:26)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 3b3a663e3c6d6c2c396829606f3d383c3f3d323d6d)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5367          1561866986575 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561866986576 2019.06.30 00:56:26)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 3b3a3b3e606d6f2c3e6e7f61633c3b3c383d6f3d32)
	(_ent
		(_time 1561865771678)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561866986581 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561866986582 2019.06.30 00:56:26)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 3b3b6c3e606d6c2c3b342e613e3d3a3e6d3d6f3d32)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561867056523 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561867056524 2019.06.30 00:57:36)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 7c72207d29287e6a777a68257b7b7e7a797a7b7a75)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561867056538 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561867056539 2019.06.30 00:57:36)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 8b84de85dadddf9d89849bd1d98c8b8d888c8b8d88)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561867056552 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561867056553 2019.06.30 00:57:36)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 9b94cd94c0ccc88dcecb8ac1999ecd9d9e9c939c9f)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561867056568 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561867056569 2019.06.30 00:57:36)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code aba4fafcfcfdfcbcadaab9f1ffadfeada8ada3aefd)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561867056579 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561867056580 2019.06.30 00:57:36)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code aba4fcfcfcfcf8bda7aeb8f0feadaeaca9aefdadad)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561867056597 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561867056598 2019.06.30 00:57:36)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code bab4bbefeeece6acefbaafe1e3bceebdbfbdb2bcee)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561867056609 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561867056610 2019.06.30 00:57:36)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cac4969fce9c9dddccc5d8919eccc9cdceccc3cc9c)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561867056621 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561867056622 2019.06.30 00:57:36)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code d9d78d8bd48e89cfdddccb8389dfdddfdddfdcdedb)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3101          1561867056633 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561867056634 2019.06.30 00:57:36)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code e9e7bfbab6bee8fee8bcfbb3eeefbaecbfeeecefbc)
	(_ent
		(_time 1561866936438)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_port(_int EX_CONTROL_BUS 2 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int Jump -1 0 55(_arch(_uni))))
		(_sig(_int MemRead -1 0 56(_arch(_uni))))
		(_sig(_int MemWrite -1 0 57(_arch(_uni))))
		(_sig(_int RegDst -1 0 58(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 59(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 60(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 61(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 1 0 97(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 2 0 98(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 3 0 99(_assignment(_trgt(17))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 4 0 100(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 5 0 101(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 6 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 7 0 103(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__104(_arch 8 0 104(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__107(_arch 10 0 107(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__109(_arch 11 0 109(_assignment(_trgt(2))(_sens(16)(17)(18)(19)))))
			(line__113(_arch 12 0 113(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 2698          1561867056650 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561867056651 2019.06.30 00:57:36)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code f9f7a5a9f4adfbefffabe1a0fefefbfffcfffefff0)
	(_ent
		(_time 1561866986537)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_port(_int EX_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 2 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 2 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 2 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 2 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 3 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 6 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 2 0 19(_ent(_out))))
		(_port(_int rs 2 0 20(_ent(_out))))
		(_port(_int rt 2 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 1 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 2 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 7 0 26(_ent(_out))))
		(_port(_int rd_address 7 0 27(_ent(_out))))
		(_port(_int shamt 7 0 28(_ent(_out))))
		(_port(_int jump_address 2 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11666         1561867056667 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561867056668 2019.06.30 00:57:36)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 0806570e555e5f1f585a1a535c0e0b0f0c0e010e5e)
	(_ent
		(_time 1561867056664)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 7 0 62(_ent (_in))))
				(_port(_int Instruction 8 0 63(_ent (_in))))
				(_port(_int Instruction_2 9 0 64(_ent (_in))))
				(_port(_int Instruction_3 10 0 65(_ent (_in))))
				(_port(_int Instruction_4 11 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 7 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 12 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 13 0 70(_ent (_in))))
				(_port(_int rs_bus 13 0 71(_ent (_in))))
				(_port(_int rt_bus 13 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 13 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 7 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 76(_ent (_out))))
				(_port(_int jump_address 13 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 13 0 78(_ent (_out))))
				(_port(_int rd_address 14 0 79(_ent (_out))))
				(_port(_int rs 13 0 80(_ent (_out))))
				(_port(_int rt 13 0 81(_ent (_out))))
				(_port(_int rt_address 14 0 82(_ent (_out))))
				(_port(_int shamt 14 0 83(_ent (_out))))
				(_port(_int signal_extended 13 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 4 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 5 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 5 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 6 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 15 0 90(_ent (_in))))
				(_port(_int Instruction_2 16 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 17 0 94(_ent (_in))))
				(_port(_int write_register 18 0 95(_ent (_in))))
				(_port(_int rs_bus 17 0 96(_ent (_out))))
				(_port(_int rt_bus 17 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 109(_arch(_uni))))
		(_sig(_int MEM_CONTROL_BUS 21 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 22 0 111(_arch(_uni))))
		(_sig(_int rs_bus 22 0 112(_arch(_uni))))
		(_sig(_int rt_bus 22 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 22 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 23 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561867056682 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561867056683 2019.06.30 00:57:36)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1816471f454e4f0f1a4b0a434c1e1b1f1c1e111e4e)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561867056692 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561867056693 2019.06.30 00:57:36)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 28277d2c297e7f3f28273d722d2e292d7e2e7c2e21)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561867147227 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561867147228 2019.06.30 00:59:07)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code cb9bc29e9f9fc9ddc0cddf92ccccc9cdcecdcccdc2)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561867147241 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561867147242 2019.06.30 00:59:07)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code da8bda88888c8eccd8d5ca8088dddadcd9dddadcd9)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561867147252 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561867147253 2019.06.30 00:59:07)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code da8bd988828d89cc8f8acb80d8df8cdcdfddd2ddde)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561867147268 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561867147269 2019.06.30 00:59:07)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code eabbeeb9bebcbdfdecebf8b0beecbfece9ece2efbc)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561867147282 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561867147283 2019.06.30 00:59:07)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code faabf8aaaeada9ecf6ffe9a1affcfffdf8ffacfcfc)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561867147299 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561867147300 2019.06.30 00:59:07)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 09595c0e055f551f5c091c52500f5d0e0c0e010f5d)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561867147312 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561867147313 2019.06.30 00:59:07)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1949111e454f4e0e1f160b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561867147324 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561867147325 2019.06.30 00:59:07)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 2979292d247e793f2d2c3b73792f2d2f2d2f2c2e2b)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3101          1561867147338 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561867147339 2019.06.30 00:59:07)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 38683a3d666f392f396d2a623f3e6b3d6e3f3d3e6d)
	(_ent
		(_time 1561866936438)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_port(_int EX_CONTROL_BUS 2 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int Jump -1 0 55(_arch(_uni))))
		(_sig(_int MemRead -1 0 56(_arch(_uni))))
		(_sig(_int MemWrite -1 0 57(_arch(_uni))))
		(_sig(_int RegDst -1 0 58(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 59(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 60(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 61(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 1 0 97(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 2 0 98(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 3 0 99(_assignment(_trgt(17))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 4 0 100(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 5 0 101(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 6 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 7 0 103(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__104(_arch 8 0 104(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__107(_arch 10 0 107(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__109(_arch 11 0 109(_assignment(_trgt(2))(_sens(16)(17)(18)(19)))))
			(line__113(_arch 12 0 113(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 2698          1561867147355 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561867147356 2019.06.30 00:59:07)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 4818404a441c4a5e4e1a50114f4f4a4e4d4e4f4e41)
	(_ent
		(_time 1561866986537)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_port(_int EX_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 2 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 2 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 2 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 2 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 3 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 6 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 2 0 19(_ent(_out))))
		(_port(_int rs 2 0 20(_ent(_out))))
		(_port(_int rt 2 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 1 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 2 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 7 0 26(_ent(_out))))
		(_port(_int rd_address 7 0 27(_ent(_out))))
		(_port(_int shamt 7 0 28(_ent(_out))))
		(_port(_int jump_address 2 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11666         1561867147372 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561867147373 2019.06.30 00:59:07)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 57075f54050100400705450c0351545053515e5101)
	(_ent
		(_time 1561867056663)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 7 0 62(_ent (_in))))
				(_port(_int Instruction 8 0 63(_ent (_in))))
				(_port(_int Instruction_2 9 0 64(_ent (_in))))
				(_port(_int Instruction_3 10 0 65(_ent (_in))))
				(_port(_int Instruction_4 11 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 7 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 12 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 13 0 70(_ent (_in))))
				(_port(_int rs_bus 13 0 71(_ent (_in))))
				(_port(_int rt_bus 13 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 13 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 7 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 76(_ent (_out))))
				(_port(_int jump_address 13 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 13 0 78(_ent (_out))))
				(_port(_int rd_address 14 0 79(_ent (_out))))
				(_port(_int rs 13 0 80(_ent (_out))))
				(_port(_int rt 13 0 81(_ent (_out))))
				(_port(_int rt_address 14 0 82(_ent (_out))))
				(_port(_int shamt 14 0 83(_ent (_out))))
				(_port(_int signal_extended 13 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 4 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 5 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 5 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 6 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 15 0 90(_ent (_in))))
				(_port(_int Instruction_2 16 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 17 0 94(_ent (_in))))
				(_port(_int write_register 18 0 95(_ent (_in))))
				(_port(_int rs_bus 17 0 96(_ent (_out))))
				(_port(_int rt_bus 17 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 109(_arch(_uni))))
		(_sig(_int MEM_CONTROL_BUS 21 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 22 0 111(_arch(_uni))))
		(_sig(_int rs_bus 22 0 112(_arch(_uni))))
		(_sig(_int rt_bus 22 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 22 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 23 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561867147385 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561867147386 2019.06.30 00:59:07)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 67376f67353130706534753c3361646063616e6131)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561867147394 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561867147395 2019.06.30 00:59:07)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 67366567693130706768723d62616662316133616e)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561867207434 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561867207435 2019.06.30 01:00:07)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code f6a4ada6f6a2f4e0fdf0e2aff1f1f4f0f3f0f1f0ff)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561867207453 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561867207454 2019.06.30 01:00:07)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 06555500035052100409165c540106000501060005)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561867207468 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 37))
	(_version vde)
	(_time 1561867207469 2019.06.30 01:00:07)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 15464512194246034045044f1710431310121d1211)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561867207484 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561867207485 2019.06.30 01:00:07)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 25767221257372322324377f7123702326232d2073)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6105          1561867207496 register_file
(_unit VHDL(register_file 0 29(register_file 0 45))
	(_version vde)
	(_time 1561867207497 2019.06.30 01:00:07)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 34676531356367223831276f613231333631623232)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 47(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 48(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__85(_arch 0 0 85(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__98(_arch 1 0 98(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__103(_arch 2 0 103(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561867207513 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561867207514 2019.06.30 01:00:07)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 44164347451218521144511f1d42104341434c4210)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561867207526 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561867207527 2019.06.30 01:00:07)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 54060e5705020343525b460f0052575350525d5202)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561867207538 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561867207539 2019.06.30 01:00:07)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 633131636434337567667139336567656765666461)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3101          1561867207551 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 40))
	(_version vde)
	(_time 1561867207552 2019.06.30 01:00:07)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 732123722624726472266129747520762574767526)
	(_ent
		(_time 1561866936438)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_port(_int EX_CONTROL_BUS 2 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 41(_int(_uni))))
		(_sig(_int LW -1 0 42(_int(_uni))))
		(_sig(_int SW -1 0 43(_int(_uni))))
		(_sig(_int ADDI -1 0 44(_int(_uni))))
		(_sig(_int SLTI -1 0 45(_int(_uni))))
		(_sig(_int BEQ -1 0 46(_int(_uni))))
		(_sig(_int BNE -1 0 47(_int(_uni))))
		(_sig(_int J -1 0 48(_int(_uni))))
		(_sig(_int JR -1 0 49(_int(_uni))))
		(_sig(_int JAL -1 0 50(_int(_uni))))
		(_sig(_int RegWrite -1 0 52(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 53(_arch(_uni))))
		(_sig(_int Branch -1 0 54(_arch(_uni))))
		(_sig(_int Jump -1 0 55(_arch(_uni))))
		(_sig(_int MemRead -1 0 56(_arch(_uni))))
		(_sig(_int MemWrite -1 0 57(_arch(_uni))))
		(_sig(_int RegDst -1 0 58(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 59(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 60(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 61(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__97(_arch 1 0 97(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__98(_arch 2 0 98(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__99(_arch 3 0 99(_assignment(_trgt(17))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__100(_arch 4 0 100(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__101(_arch 5 0 101(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__102(_arch 6 0 102(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__103(_arch 7 0 103(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__104(_arch 8 0 104(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__105(_arch 9 0 105(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__107(_arch 10 0 107(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__109(_arch 11 0 109(_assignment(_trgt(2))(_sens(16)(17)(18)(19)))))
			(line__113(_arch 12 0 113(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 2698          1561867207568 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561867207569 2019.06.30 01:00:07)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 83d1d98d84d7819585d19bda84848185868584858a)
	(_ent
		(_time 1561866986537)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_port(_int EX_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 2 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 2 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 2 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 2 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 3 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 6 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 2 0 19(_ent(_out))))
		(_port(_int rs 2 0 20(_ent(_out))))
		(_port(_int rt 2 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 1 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 2 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 7 0 26(_ent(_out))))
		(_port(_int rd_address 7 0 27(_ent(_out))))
		(_port(_int shamt 7 0 28(_ent(_out))))
		(_port(_int jump_address 2 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11666         1561867207585 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561867207586 2019.06.30 01:00:07)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 92c0c89dc5c4c585c2c080c9c694919596949b94c4)
	(_ent
		(_time 1561867056663)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 7 0 62(_ent (_in))))
				(_port(_int Instruction 8 0 63(_ent (_in))))
				(_port(_int Instruction_2 9 0 64(_ent (_in))))
				(_port(_int Instruction_3 10 0 65(_ent (_in))))
				(_port(_int Instruction_4 11 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 7 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 12 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 13 0 70(_ent (_in))))
				(_port(_int rs_bus 13 0 71(_ent (_in))))
				(_port(_int rt_bus 13 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 13 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 7 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 76(_ent (_out))))
				(_port(_int jump_address 13 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 13 0 78(_ent (_out))))
				(_port(_int rd_address 14 0 79(_ent (_out))))
				(_port(_int rs 13 0 80(_ent (_out))))
				(_port(_int rt 13 0 81(_ent (_out))))
				(_port(_int rt_address 14 0 82(_ent (_out))))
				(_port(_int shamt 14 0 83(_ent (_out))))
				(_port(_int signal_extended 13 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 4 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 5 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 5 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 6 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 15 0 90(_ent (_in))))
				(_port(_int Instruction_2 16 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 17 0 94(_ent (_in))))
				(_port(_int write_register 18 0 95(_ent (_in))))
				(_port(_int rs_bus 17 0 96(_ent (_out))))
				(_port(_int rt_bus 17 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 109(_arch(_uni))))
		(_sig(_int MEM_CONTROL_BUS 21 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 22 0 111(_arch(_uni))))
		(_sig(_int rs_bus 22 0 112(_arch(_uni))))
		(_sig(_int rt_bus 22 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 22 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 23 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561867207598 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561867207599 2019.06.30 01:00:07)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code a2f0f8f5f5f4f5b5a0f1b0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5198          1561867207604 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561867207605 2019.06.30 01:00:07)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code a2f0a5f5a9f4f6b5a7f7e6f8faa5a2a5a1a4f6a4ab)
	(_ent
		(_time 1561867207602)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 4 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 4 0 60(_ent (_in))))
				(_port(_int write_data 4 0 61(_ent (_in))))
				(_port(_int write_register 5 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 6 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 6 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 7 0 65(_ent (_out))))
				(_port(_int jump_address 4 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 4 0 67(_ent (_out))))
				(_port(_int rd_address 5 0 68(_ent (_out))))
				(_port(_int rs 4 0 69(_ent (_out))))
				(_port(_int rt 4 0 70(_ent (_out))))
				(_port(_int rt_address 5 0 71(_ent (_out))))
				(_port(_int shamt 5 0 72(_ent (_out))))
				(_port(_int signal_extended 4 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 8 0 81(_ent (_in))))
				(_port(_int Instruction 8 0 82(_ent (_out))))
				(_port(_int next_instruction_address 8 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 9 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561867207610 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561867207611 2019.06.30 01:00:07)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code a2f1f2f5a9f4f5b5a2adb7f8a7a4a3a7f4a4f6a4ab)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 871           1561870739571 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561870739572 2019.06.30 01:58:59)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 6337616369343075363072396166356566646b6467)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000054 55 6103          1561870739599 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561870739600 2019.06.30 01:58:59)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 82d6818c85d5d1948e8791d9d78487858087d48484)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__79(_arch 2 0 79(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000053 55 3083          1561870739630 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 14))
	(_version vde)
	(_time 1561870739631 2019.06.30 01:58:59)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code a1f4a3f6f6f6a0b6a0f4b3fba6a7f2a4f7a6a4a7f4)
	(_ent
		(_time 1561866936438)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_port(_int EX_CONTROL_BUS 2 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 1 0 71(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 3 0 73(_assignment(_trgt(17))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 4 0 74(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 5 0 75(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 6 0 76(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 8 0 78(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 9 0 79(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 10 0 81(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__83(_arch 11 0 83(_assignment(_trgt(2))(_sens(16)(17)(18)(19)))))
			(line__87(_arch 12 0 87(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 1141          1561871087703 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561871087704 2019.06.30 02:04:47)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 40474842461442564b465419474742464546474649)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561871087723 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561871087724 2019.06.30 02:04:47)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 5f595e5c0a090b495d504f050d585f595c585f595c)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561871087737 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561871087738 2019.06.30 02:04:47)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 5f595d5c00080c490a0c4e055d5a09595a5857585b)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561871087758 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561871087759 2019.06.30 02:04:47)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 7e787b7f2e282969787f6c242a782b787d78767b28)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6103          1561871087776 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561871087777 2019.06.30 02:04:47)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 8e888d80ded9dd98828b9dd5db888b898c8bd88888)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__79(_arch 2 0 79(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561871087793 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561871087794 2019.06.30 02:04:47)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 9d9ac893cccbc18bc89d88c6c49bc99a989a959bc9)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561871087810 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561871087811 2019.06.30 02:04:47)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code adaaa5faacfbfabaaba2bff6f9abaeaaa9aba4abfb)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561871087823 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561871087824 2019.06.30 02:04:47)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code bdbabde9edeaedabb9b8afe7edbbb9bbb9bbb8babf)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3083          1561871087843 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 14))
	(_version vde)
	(_time 1561871087844 2019.06.30 02:04:47)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code cccbce99c99bcddbcd99de96cbca9fc99acbc9ca99)
	(_ent
		(_time 1561866936438)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_port(_int EX_CONTROL_BUS 2 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 1 0 71(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 3 0 73(_assignment(_trgt(17))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 4 0 74(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 5 0 75(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 6 0 76(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 8 0 78(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 9 0 79(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 10 0 81(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__83(_arch 11 0 83(_assignment(_trgt(2))(_sens(16)(17)(18)(19)))))
			(line__87(_arch 12 0 87(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 2698          1561871087863 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561871087864 2019.06.30 02:04:47)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code dcdbd48e8b88decada8ec485dbdbdedad9dadbdad5)
	(_ent
		(_time 1561866986537)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_port(_int EX_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 2 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 2 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 2 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 2 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 3 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 6 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 2 0 19(_ent(_out))))
		(_port(_int rs 2 0 20(_ent(_out))))
		(_port(_int rt 2 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 1 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 2 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 7 0 26(_ent(_out))))
		(_port(_int rd_address 7 0 27(_ent(_out))))
		(_port(_int shamt 7 0 28(_ent(_out))))
		(_port(_int jump_address 2 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11666         1561871087884 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561871087885 2019.06.30 02:04:47)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code fbfcf3abfcadacecaba9e9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1561867056663)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 7 0 62(_ent (_in))))
				(_port(_int Instruction 8 0 63(_ent (_in))))
				(_port(_int Instruction_2 9 0 64(_ent (_in))))
				(_port(_int Instruction_3 10 0 65(_ent (_in))))
				(_port(_int Instruction_4 11 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 7 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 12 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 13 0 70(_ent (_in))))
				(_port(_int rs_bus 13 0 71(_ent (_in))))
				(_port(_int rt_bus 13 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 13 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 7 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 76(_ent (_out))))
				(_port(_int jump_address 13 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 13 0 78(_ent (_out))))
				(_port(_int rd_address 14 0 79(_ent (_out))))
				(_port(_int rs 13 0 80(_ent (_out))))
				(_port(_int rt 13 0 81(_ent (_out))))
				(_port(_int rt_address 14 0 82(_ent (_out))))
				(_port(_int shamt 14 0 83(_ent (_out))))
				(_port(_int signal_extended 13 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 4 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 5 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 5 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 6 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 15 0 90(_ent (_in))))
				(_port(_int Instruction_2 16 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 17 0 94(_ent (_in))))
				(_port(_int write_register 18 0 95(_ent (_in))))
				(_port(_int rs_bus 17 0 96(_ent (_out))))
				(_port(_int rt_bus 17 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 109(_arch(_uni))))
		(_sig(_int MEM_CONTROL_BUS 21 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 22 0 111(_arch(_uni))))
		(_sig(_int rs_bus 22 0 112(_arch(_uni))))
		(_sig(_int rt_bus 22 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 22 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 23 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561871087899 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561871087900 2019.06.30 02:04:47)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 0b0c000d0c5d5c1c095819505f0d080c0f0d020d5d)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5198          1561871087906 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561871087907 2019.06.30 02:04:47)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 0b0c5d0d505d5f1c0e5e4f51530c0b0c080d5f0d02)
	(_ent
		(_time 1561867207601)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 4 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 4 0 60(_ent (_in))))
				(_port(_int write_data 4 0 61(_ent (_in))))
				(_port(_int write_register 5 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 6 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 6 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 7 0 65(_ent (_out))))
				(_port(_int jump_address 4 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 4 0 67(_ent (_out))))
				(_port(_int rd_address 5 0 68(_ent (_out))))
				(_port(_int rs 4 0 69(_ent (_out))))
				(_port(_int rt 4 0 70(_ent (_out))))
				(_port(_int rt_address 5 0 71(_ent (_out))))
				(_port(_int shamt 5 0 72(_ent (_out))))
				(_port(_int signal_extended 4 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 8 0 81(_ent (_in))))
				(_port(_int Instruction 8 0 82(_ent (_out))))
				(_port(_int next_instruction_address 8 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 9 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561871087912 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561871087913 2019.06.30 02:04:47)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1a1c1b1d424c4d0d1a150f401f1c1b1f4c1c4e1c13)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561871161110 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561871161111 2019.06.30 02:06:01)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code fefaa1aeadaafce8f5f8eaa7f9f9fcf8fbf8f9f8f7)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561871161125 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561871161126 2019.06.30 02:06:01)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 0d090d0b5a5b591b0f021d575f0a0d0b0e0a0d0b0e)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561871161136 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561871161137 2019.06.30 02:06:01)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 1d191e1a404a4e0b484e0c471f184b1b181a151a19)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561871161150 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561871161151 2019.06.30 02:06:01)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2d2929297c7b7a3a2b2c3f77792b782b2e2b25287b)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6103          1561871161164 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561871161165 2019.06.30 02:06:01)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 3c383e396a6b6f2a30392f67693a393b3e396a3a3a)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__79(_arch 2 0 79(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561871161182 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561871161183 2019.06.30 02:06:01)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 4c49184f1a1a105a194c5917154a184b494b444a18)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561871161195 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561871161196 2019.06.30 02:06:01)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 5c59555f5a0a0b4b5a534e07085a5f5b585a555a0a)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561871161207 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561871161208 2019.06.30 02:06:01)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 6b6e6a6b3d3c3b7d6f6e79313b6d6f6d6f6d6e6c69)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3083          1561871161219 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 14))
	(_version vde)
	(_time 1561871161220 2019.06.30 02:06:01)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 6b6e686b6f3c6a7c6a3e79316c6d386e3d6c6e6d3e)
	(_ent
		(_time 1561866936438)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_port(_int EX_CONTROL_BUS 2 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 1 0 71(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 3 0 73(_assignment(_trgt(17))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 4 0 74(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 5 0 75(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 6 0 76(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 8 0 78(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 9 0 79(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 10 0 81(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__83(_arch 11 0 83(_assignment(_trgt(2))(_sens(16)(17)(18)(19)))))
			(line__87(_arch 12 0 87(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 2698          1561871161235 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561871161236 2019.06.30 02:06:01)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 7b7e727a2d2f796d7d2963227c7c797d7e7d7c7d72)
	(_ent
		(_time 1561866986537)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_port(_int EX_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 2 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 2 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 2 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 2 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 3 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 6 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 2 0 19(_ent(_out))))
		(_port(_int rs 2 0 20(_ent(_out))))
		(_port(_int rt 2 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 1 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 2 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 7 0 26(_ent(_out))))
		(_port(_int rd_address 7 0 27(_ent(_out))))
		(_port(_int shamt 7 0 28(_ent(_out))))
		(_port(_int jump_address 2 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11666         1561871161253 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561871161254 2019.06.30 02:06:01)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 9a9f93959ecccd8dcac888c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1561867056663)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 7 0 62(_ent (_in))))
				(_port(_int Instruction 8 0 63(_ent (_in))))
				(_port(_int Instruction_2 9 0 64(_ent (_in))))
				(_port(_int Instruction_3 10 0 65(_ent (_in))))
				(_port(_int Instruction_4 11 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 7 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 12 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 13 0 70(_ent (_in))))
				(_port(_int rs_bus 13 0 71(_ent (_in))))
				(_port(_int rt_bus 13 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 13 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 7 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 76(_ent (_out))))
				(_port(_int jump_address 13 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 13 0 78(_ent (_out))))
				(_port(_int rd_address 14 0 79(_ent (_out))))
				(_port(_int rs 13 0 80(_ent (_out))))
				(_port(_int rt 13 0 81(_ent (_out))))
				(_port(_int rt_address 14 0 82(_ent (_out))))
				(_port(_int shamt 14 0 83(_ent (_out))))
				(_port(_int signal_extended 13 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 4 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 5 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 5 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 6 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 15 0 90(_ent (_in))))
				(_port(_int Instruction_2 16 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 17 0 94(_ent (_in))))
				(_port(_int write_register 18 0 95(_ent (_in))))
				(_port(_int rs_bus 17 0 96(_ent (_out))))
				(_port(_int rt_bus 17 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 109(_arch(_uni))))
		(_sig(_int MEM_CONTROL_BUS 21 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 22 0 111(_arch(_uni))))
		(_sig(_int rs_bus 22 0 112(_arch(_uni))))
		(_sig(_int rt_bus 22 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 22 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 23 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561871161276 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561871161277 2019.06.30 02:06:01)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code aaafa3fdaefcfdbda8f9b8f1feaca9adaeaca3acfc)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5198          1561871161282 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561871161283 2019.06.30 02:06:01)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code aaaffefdf2fcfebdafffeef0f2adaaada9acfeaca3)
	(_ent
		(_time 1561867207601)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 4 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 4 0 60(_ent (_in))))
				(_port(_int write_data 4 0 61(_ent (_in))))
				(_port(_int write_register 5 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 6 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 6 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 7 0 65(_ent (_out))))
				(_port(_int jump_address 4 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 4 0 67(_ent (_out))))
				(_port(_int rd_address 5 0 68(_ent (_out))))
				(_port(_int rs 4 0 69(_ent (_out))))
				(_port(_int rt 4 0 70(_ent (_out))))
				(_port(_int rt_address 5 0 71(_ent (_out))))
				(_port(_int shamt 5 0 72(_ent (_out))))
				(_port(_int signal_extended 4 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 8 0 81(_ent (_in))))
				(_port(_int Instruction 8 0 82(_ent (_out))))
				(_port(_int next_instruction_address 8 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 9 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561871161288 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561871161289 2019.06.30 02:06:01)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code aaaea9fdf2fcfdbdaaa5bff0afacabaffcacfeaca3)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561871358093 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561871358094 2019.06.30 02:09:18)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 76737e77762274607d70622f71717470737071707f)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561871358109 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561871358110 2019.06.30 02:09:18)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 8682878883d0d290848996dcd48186808581868085)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561871358121 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561871358122 2019.06.30 02:09:18)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 9591979a99c2c683c0c684cf9790c39390929d9291)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561871358134 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561871358135 2019.06.30 02:09:18)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code a5a1a0f2a5f3f2b2a3a4b7fff1a3f0a3a6a3ada0f3)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6103          1561871358149 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561871358150 2019.06.30 02:09:18)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code b5b1b6e1b5e2e6a3b9b0a6eee0b3b0b2b7b0e3b3b3)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__79(_arch 2 0 79(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561871358167 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561871358168 2019.06.30 02:09:18)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code c4c19190c59298d291c4d19f9dc290c3c1c3ccc290)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561871358180 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561871358181 2019.06.30 02:09:18)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d4d1dc86858283c3d2dbc68f80d2d7d3d0d2ddd282)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561871358192 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561871358193 2019.06.30 02:09:18)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code e4e1e4b7e4b3b4f2e0e1f6beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3083          1561871358204 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 14))
	(_version vde)
	(_time 1561871358205 2019.06.30 02:09:18)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code e4e1e6b7b6b3e5f3e5b1f6bee3e2b7e1b2e3e1e2b1)
	(_ent
		(_time 1561866936438)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_port(_int EX_CONTROL_BUS 2 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 1 0 71(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 3 0 73(_assignment(_trgt(17))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 4 0 74(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 5 0 75(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 6 0 76(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 8 0 78(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 9 0 79(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 10 0 81(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__83(_arch 11 0 83(_assignment(_trgt(2))(_sens(16)(17)(18)(19)))))
			(line__87(_arch 12 0 87(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 2698          1561871358222 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561871358223 2019.06.30 02:09:18)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code f3f6fba3f4a7f1e5f5a1ebaaf4f4f1f5f6f5f4f5fa)
	(_ent
		(_time 1561866986537)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_port(_int EX_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 2 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 2 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 2 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 2 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 3 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 6 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 2 0 19(_ent(_out))))
		(_port(_int rs 2 0 20(_ent(_out))))
		(_port(_int rt 2 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 1 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 2 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 7 0 26(_ent(_out))))
		(_port(_int rd_address 7 0 27(_ent(_out))))
		(_port(_int shamt 7 0 28(_ent(_out))))
		(_port(_int jump_address 2 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11666         1561871358240 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561871358241 2019.06.30 02:09:18)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 1217191545444505424000494614111516141b1444)
	(_ent
		(_time 1561867056663)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 7 0 62(_ent (_in))))
				(_port(_int Instruction 8 0 63(_ent (_in))))
				(_port(_int Instruction_2 9 0 64(_ent (_in))))
				(_port(_int Instruction_3 10 0 65(_ent (_in))))
				(_port(_int Instruction_4 11 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 7 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 12 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 13 0 70(_ent (_in))))
				(_port(_int rs_bus 13 0 71(_ent (_in))))
				(_port(_int rt_bus 13 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 13 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 7 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 76(_ent (_out))))
				(_port(_int jump_address 13 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 13 0 78(_ent (_out))))
				(_port(_int rd_address 14 0 79(_ent (_out))))
				(_port(_int rs 13 0 80(_ent (_out))))
				(_port(_int rt 13 0 81(_ent (_out))))
				(_port(_int rt_address 14 0 82(_ent (_out))))
				(_port(_int shamt 14 0 83(_ent (_out))))
				(_port(_int signal_extended 13 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 4 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 5 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 5 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 6 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 15 0 90(_ent (_in))))
				(_port(_int Instruction_2 16 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 17 0 94(_ent (_in))))
				(_port(_int write_register 18 0 95(_ent (_in))))
				(_port(_int rs_bus 17 0 96(_ent (_out))))
				(_port(_int rt_bus 17 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 109(_arch(_uni))))
		(_sig(_int MEM_CONTROL_BUS 21 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 22 0 111(_arch(_uni))))
		(_sig(_int rs_bus 22 0 112(_arch(_uni))))
		(_sig(_int rt_bus 22 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 22 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 23 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561871358253 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561871358254 2019.06.30 02:09:18)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1217191545444505104100494614111516141b1444)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5198          1561871358259 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561871358260 2019.06.30 02:09:18)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 2227742629747635277766787a252225212476242b)
	(_ent
		(_time 1561867207601)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 4 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 4 0 60(_ent (_in))))
				(_port(_int write_data 4 0 61(_ent (_in))))
				(_port(_int write_register 5 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 6 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 6 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 7 0 65(_ent (_out))))
				(_port(_int jump_address 4 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 4 0 67(_ent (_out))))
				(_port(_int rd_address 5 0 68(_ent (_out))))
				(_port(_int rs 4 0 69(_ent (_out))))
				(_port(_int rt 4 0 70(_ent (_out))))
				(_port(_int rt_address 5 0 71(_ent (_out))))
				(_port(_int shamt 5 0 72(_ent (_out))))
				(_port(_int signal_extended 4 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 8 0 81(_ent (_in))))
				(_port(_int Instruction 8 0 82(_ent (_out))))
				(_port(_int next_instruction_address 8 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 9 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561871358265 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561871358266 2019.06.30 02:09:18)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 2226232629747535222d377827242327742476242b)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561871437598 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561871437599 2019.06.30 02:10:37)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 12121315164610041914064b15151014171415141b)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561871437613 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561871437614 2019.06.30 02:10:37)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 12131a1513444604101d0248401512141115121411)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561871437624 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561871437625 2019.06.30 02:10:37)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 21202a25297672377472307b232477272426292625)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561871437637 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561871437638 2019.06.30 02:10:37)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 31303d34356766263730236b653764373237393467)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6103          1561871437652 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561871437653 2019.06.30 02:10:37)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 41404b43451612574d44521a144744464344174747)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__79(_arch 2 0 79(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561871437670 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561871437671 2019.06.30 02:10:37)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 50500c5255060c460550450b095604575557585604)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561871437683 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561871437684 2019.06.30 02:10:37)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6060616035363777666f723b346663676466696636)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561871437695 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561871437696 2019.06.30 02:10:37)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 70707971742720667475622a207674767476757772)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3083          1561871437707 control_unit
(_unit VHDL(control_unit 0 29(control_unit 0 14))
	(_version vde)
	(_time 1561871437708 2019.06.30 02:10:37)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 7f7f747e7f287e687e2a6d2578792c7a29787a792a)
	(_ent
		(_time 1561866936438)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 33(_ent(_out))))
		(_port(_int EX_CONTROL_BUS 2 0 34(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 1 0 71(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(16))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 3 0 73(_assignment(_trgt(17))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 4 0 74(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 5 0 75(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 6 0 76(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 7 0 77(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 8 0 78(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 9 0 79(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 10 0 81(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__83(_arch 11 0 83(_assignment(_trgt(2))(_sens(16)(17)(18)(19)))))
			(line__87(_arch 12 0 87(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 2698          1561871437725 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561871437726 2019.06.30 02:10:37)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 8f8f8e81dddb8d9989dd97d688888d898a89888986)
	(_ent
		(_time 1561866986537)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_port(_int EX_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 2 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 2 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 2 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 2 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 3 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 6 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 2 0 19(_ent(_out))))
		(_port(_int rs 2 0 20(_ent(_out))))
		(_port(_int rt 2 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 1 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 2 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 7 0 26(_ent(_out))))
		(_port(_int rd_address 7 0 27(_ent(_out))))
		(_port(_int shamt 7 0 28(_ent(_out))))
		(_port(_int jump_address 2 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 11666         1561871437742 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561871437743 2019.06.30 02:10:37)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 9e9e9f919ec8c989cecc8cc5ca989d999a989798c8)
	(_ent
		(_time 1561867056663)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 7 0 62(_ent (_in))))
				(_port(_int Instruction 8 0 63(_ent (_in))))
				(_port(_int Instruction_2 9 0 64(_ent (_in))))
				(_port(_int Instruction_3 10 0 65(_ent (_in))))
				(_port(_int Instruction_4 11 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 7 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 12 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 13 0 70(_ent (_in))))
				(_port(_int rs_bus 13 0 71(_ent (_in))))
				(_port(_int rt_bus 13 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 13 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 7 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 76(_ent (_out))))
				(_port(_int jump_address 13 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 13 0 78(_ent (_out))))
				(_port(_int rd_address 14 0 79(_ent (_out))))
				(_port(_int rs 13 0 80(_ent (_out))))
				(_port(_int rt 13 0 81(_ent (_out))))
				(_port(_int rt_address 14 0 82(_ent (_out))))
				(_port(_int shamt 14 0 83(_ent (_out))))
				(_port(_int signal_extended 13 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 4 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 5 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 5 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 6 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 15 0 90(_ent (_in))))
				(_port(_int Instruction_2 16 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 17 0 94(_ent (_in))))
				(_port(_int write_register 18 0 95(_ent (_in))))
				(_port(_int rs_bus 17 0 96(_ent (_out))))
				(_port(_int rt_bus 17 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 19 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 20 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~138 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 21 0 109(_arch(_uni))))
		(_sig(_int MEM_CONTROL_BUS 21 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 22 0 111(_arch(_uni))))
		(_sig(_int rs_bus 22 0 112(_arch(_uni))))
		(_sig(_int rt_bus 22 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 22 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 23 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561871437755 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561871437756 2019.06.30 02:10:37)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code aeaeaff9aef8f9b9acfdbcf5faa8ada9aaa8a7a8f8)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5198          1561871437761 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561871437762 2019.06.30 02:10:37)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code aeaef2f9f2f8fab9abfbeaf4f6a9aea9ada8faa8a7)
	(_ent
		(_time 1561867207601)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 4 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 4 0 60(_ent (_in))))
				(_port(_int write_data 4 0 61(_ent (_in))))
				(_port(_int write_register 5 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 6 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 6 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 7 0 65(_ent (_out))))
				(_port(_int jump_address 4 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 4 0 67(_ent (_out))))
				(_port(_int rd_address 5 0 68(_ent (_out))))
				(_port(_int rs 4 0 69(_ent (_out))))
				(_port(_int rt 4 0 70(_ent (_out))))
				(_port(_int rt_address 5 0 71(_ent (_out))))
				(_port(_int shamt 5 0 72(_ent (_out))))
				(_port(_int signal_extended 4 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 8 0 81(_ent (_in))))
				(_port(_int Instruction 8 0 82(_ent (_out))))
				(_port(_int next_instruction_address 8 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_port(_int MEM_CONTROL 2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 3 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 9 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561871437767 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561871437768 2019.06.30 02:10:37)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code aeafa5f9f2f8f9b9aea1bbf4aba8afabf8a8faa8a7)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561874163398 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561874163399 2019.06.30 02:56:03)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code b7e7e8e3b6e3b5a1bcb1a3eeb0b0b5b1b2b1b0b1be)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561874163421 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561874163422 2019.06.30 02:56:03)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code c6979093c39092d0c4c9d69c94c1c6c0c5c1c6c0c5)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561874163441 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561874163442 2019.06.30 02:56:03)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code d6878384d98185c08385c78cd4d380d0d3d1ded1d2)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561874163454 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561874163455 2019.06.30 02:56:03)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code e6b7b4b5e5b0b1f1e0e7f4bcb2e0b3e0e5e0eee3b0)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6103          1561874163472 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561874163473 2019.06.30 02:56:03)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code f5a4a1a5f5a2a6e3f9f0e6aea0f3f0f2f7f0a3f3f3)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__79(_arch 2 0 79(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561874163490 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561874163491 2019.06.30 02:56:03)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 14124012154248024114014f4d12401311131c1240)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561874163506 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561874163507 2019.06.30 02:56:03)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 24222d2075727333222b367f7022272320222d2272)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561874163519 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561874163520 2019.06.30 02:56:03)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 24222520247374322021367e742220222022212326)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3202          1561874163532 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561874163533 2019.06.30 02:56:03)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 34323731666335233560266e333267316233313261)
	(_ent
		(_time 1561874163529)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_arch(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(12))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__70(_arch 1 0 70(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 3 0 72(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 7 0 76(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 8 0 77(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 9 0 78(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 10 0 80(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__82(_arch 11 0 82(_assignment(_trgt(2))(_sens(9)(10)(12)(17)(18)(19)))))
			(line__88(_arch 12 0 88(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 2698          1561874163555 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561874163556 2019.06.30 02:56:03)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 53555a505407514555014b0a54545155565554555a)
	(_ent
		(_time 1561866986537)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_port(_int EX_CONTROL_BUS 1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 2 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 2 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 2 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 2 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 3 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 4 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 5 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 6 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 2 0 19(_ent(_out))))
		(_port(_int rs 2 0 20(_ent(_out))))
		(_port(_int rt 2 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 1 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 2 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 7 0 26(_ent(_out))))
		(_port(_int rd_address 7 0 27(_ent(_out))))
		(_port(_int shamt 7 0 28(_ent(_out))))
		(_port(_int jump_address 2 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000058 55 4454          1561874163586 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561874163587 2019.06.30 02:56:03)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 72747b7325242565702160292674717576747b7424)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5367          1561874163592 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561874163593 2019.06.30 02:56:03)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 7274267379242665772736282a757275717426747b)
	(_ent
		(_time 1561874163590)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561874163601 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561874163602 2019.06.30 02:56:03)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 8285818c89d4d595828d97d887848387d484d6848b)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561874227252 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561874227253 2019.06.30 02:57:07)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 1a4a1a1d4d4e180c111c0e431d1d181c1f1c1d1c13)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561874227272 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561874227273 2019.06.30 02:57:07)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 3a6b333f686c6e2c38352a60683d3a3c393d3a3c39)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561874227286 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561874227287 2019.06.30 02:57:07)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 4918434b491e1a5f1c1a58134b4c1f4f4c4e414e4d)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561874227299 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561874227300 2019.06.30 02:57:07)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 4918444b451f1e5e4f485b131d4f1c4f4a4f414c1f)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6103          1561874227314 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561874227315 2019.06.30 02:57:07)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 5908525a550e0a4f555c4a020c5f5c5e5b5c0f5f5f)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__79(_arch 2 0 79(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561874227332 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561874227333 2019.06.30 02:57:07)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 69393468653f357f3c697c32306f3d6e6c6e616f3d)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561874227344 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561874227345 2019.06.30 02:57:07)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 78287879252e2f6f7e776a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561874227359 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561874227360 2019.06.30 02:57:07)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 88d8808684dfd89e8c8d9ad2d88e8c8e8c8e8d8f8a)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3202          1561874227377 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561874227378 2019.06.30 02:57:07)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 97c79d98c6c0968096c385cd9091c492c1909291c2)
	(_ent
		(_time 1561874163528)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_arch(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(12))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__70(_arch 1 0 70(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 3 0 72(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 7 0 76(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 8 0 77(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 9 0 78(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 10 0 80(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__82(_arch 11 0 82(_assignment(_trgt(2))(_sens(9)(10)(12)(17)(18)(19)))))
			(line__88(_arch 12 0 88(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000059 55 12003         1561874227399 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561874227400 2019.06.30 02:57:07)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code b7e7b7e3e5e1e0a0e7e5a5ece3b1b4b0b3b1beb1e1)
	(_ent
		(_time 1561874163575)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561874227416 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561874227417 2019.06.30 02:57:07)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c696c693959091d1c495d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5367          1561874227423 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561874227424 2019.06.30 02:57:07)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code c6969b93c99092d1c393829c9ec1c6c1c5c092c0cf)
	(_ent
		(_time 1561874163589)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561874227429 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561874227430 2019.06.30 02:57:07)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code d687dc84d98081c1d6d9c38cd3d0d7d380d082d0df)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561874242557 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561874242558 2019.06.30 02:57:22)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code ebeee6b8bfbfe9fde0edffb2ecece9edeeedecede2)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561874242572 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561874242573 2019.06.30 02:57:22)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code fbffffabaaadafedf9f4eba1a9fcfbfdf8fcfbfdf8)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561874242583 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561874242584 2019.06.30 02:57:22)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 0a0e0c0c525d591c5f591b50080f5c0c0f0d020d0e)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561874242596 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561874242597 2019.06.30 02:57:22)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 0a0e0b0c5e5c5d1d0c0b18505e0c5f0c090c020f5c)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6103          1561874242608 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561874242609 2019.06.30 02:57:22)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 1a1e1d1d4e4d490c161f09414f1c1f1d181f4c1c1c)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__79(_arch 2 0 79(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561874242626 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561874242627 2019.06.30 02:57:22)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 292c782c257f753f7c293c72702f7d2e2c2e212f7d)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561874242639 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561874242640 2019.06.30 02:57:22)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 393c353c656f6e2e3f362b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561874242651 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561874242652 2019.06.30 02:57:22)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 494c4d4b441e195f4d4c5b13194f4d4f4d4f4c4e4b)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3202          1561874242662 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561874242663 2019.06.30 02:57:22)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 585d5e5b060f594f590c4a025f5e0b5d0e5f5d5e0d)
	(_ent
		(_time 1561874163528)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_arch(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(12))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__70(_arch 1 0 70(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 3 0 72(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 7 0 76(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 8 0 77(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 9 0 78(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 10 0 80(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__82(_arch 11 0 82(_assignment(_trgt(2))(_sens(9)(10)(12)(17)(18)(19)))))
			(line__88(_arch 12 0 88(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 2797          1561874242679 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561874242680 2019.06.30 02:57:22)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 686d6468643c6a7e6e3a70316f6f6a6e6d6e6f6e61)
	(_ent
		(_time 1561874227390)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 12003         1561874242698 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561874242699 2019.06.30 02:57:22)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 787d7479252e2f6f282a6a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1561874163575)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561874242711 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561874242712 2019.06.30 02:57:22)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 87828b89d5d1d09085d495dcd381848083818e81d1)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5367          1561874242717 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561874242718 2019.06.30 02:57:22)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 8782d68989d1d39082d2c3dddf8087808481d3818e)
	(_ent
		(_time 1561874163589)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561874242723 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561874242724 2019.06.30 02:57:22)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 8783818989d1d090878892dd82818682d181d3818e)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1141          1561874246894 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561874246895 2019.06.30 02:57:26)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code d3d1df81d687d1c5d8d5c78ad4d4d1d5d6d5d4d5da)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000043 55 901           1561874246909 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561874246910 2019.06.30 02:57:26)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code e3e0e6b0e3b5b7f5e1ecf3b9b1e4e3e5e0e4e3e5e0)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 871           1561874246920 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561874246921 2019.06.30 02:57:26)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code f2f1f4a2f9a5a1e4a7a1e3a8f0f7a4f4f7f5faf5f6)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000055 55 1517          1561874246933 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561874246934 2019.06.30 02:57:26)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 0201000405545515040310585604570401040a0754)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 6103          1561874246945 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561874246946 2019.06.30 02:57:26)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 12111615154541041e170149471417151017441414)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__79(_arch 2 0 79(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
I 000044 55 771           1561874246969 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561874246970 2019.06.30 02:57:26)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code 2123732425777d377421347a782775262426292775)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
I 000059 55 2110          1561874246982 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561874246983 2019.06.30 02:57:26)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 31333e3465676626373e236a653732363537383767)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000046 55 869           1561874246994 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561874246995 2019.06.30 02:57:26)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 40424742441710564445521a104644464446454742)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000053 55 3202          1561874247007 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561874247008 2019.06.30 02:57:27)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 50525553060751475104420a575603550657555605)
	(_ent
		(_time 1561874163528)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_arch(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(12))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__70(_arch 1 0 70(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__72(_arch 3 0 72(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__73(_arch 4 0 73(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 5 0 74(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 6 0 75(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 7 0 76(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 8 0 77(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 9 0 78(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 10 0 80(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__82(_arch 11 0 82(_assignment(_trgt(2))(_sens(9)(10)(12)(17)(18)(19)))))
			(line__88(_arch 12 0 88(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 13 -1)
)
I 000050 55 2797          1561874247027 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561874247028 2019.06.30 02:57:27)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 60626f606434627666327839676762666566676669)
	(_ent
		(_time 1561874227390)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000059 55 12003         1561874247043 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561874247044 2019.06.30 02:57:27)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 6f6d606f6c3938783f3d7d343b696c686b69666939)
	(_ent
		(_time 1561874163575)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4454          1561874247056 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561874247057 2019.06.30 02:57:27)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 7f7d707e7c2928687d2c6d242b797c787b79767929)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 5367          1561874247062 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561874247063 2019.06.30 02:57:27)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 7f7d2d7e20292b687a2a3b2527787f787c792b7976)
	(_ent
		(_time 1561874163589)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 3511          1561874247068 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561874247069 2019.06.30 02:57:27)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 7f7c7a7e202928687f706a257a797e7a29792b7976)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000050 55 1141          1561874793590 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561874793591 2019.06.30 03:06:33)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 626d3f62663660746964763b65656064676465646b)
	(_ent
		(_time 1557952252823)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
V 000043 55 901           1561874793609 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561874793610 2019.06.30 03:06:33)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 727c267373242664707d6228207572747175727471)
	(_ent
		(_time 1557892588699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
V 000054 55 871           1561874793626 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561874793627 2019.06.30 03:06:33)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 818fd68f89d6d297d4d290db8384d7878486898685)
	(_ent
		(_time 1558760956710)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
V 000055 55 1517          1561874793653 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 42))
	(_version vde)
	(_time 1561874793654 2019.06.30 03:06:33)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code a1aff1f6a5f7f6b6a7a0b3fbf5a7f4a7a2a7a9a4f7)
	(_ent
		(_time 1561864448059)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(2)))))
			(line__47(_arch 1 0 47(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__48(_arch 2 0 48(_assignment(_alias((RegWrite)(_string \"0"\)))(_trgt(4)))))
			(line__49(_arch 3 0 49(_assignment(_trgt(5)))))
			(line__50(_arch 4 0 50(_assignment(_trgt(6)))))
			(line__52(_arch 5 0 52(_prcs(_wait_for)(_trgt(0)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
V 000054 55 6103          1561874793668 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561874793669 2019.06.30 03:06:33)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code b0bee6e4b5e7e3a6bcb5a3ebe5b6b5b7b2b5e6b6b6)
	(_ent
		(_time 1558762041809)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000100000000"\))((_string \"00000000000000000000000100000001"\))((_string \"00000000000000000000000100010000"\))((_string \"00000000000000000000000100010001"\))((_string \"00000000000000000001000000000000"\))((_string \"00000000000000000001000000000001"\))((_string \"00000000000000000001000000010000"\))((_string \"00000000000000000001000000010001"\))((_string \"00000000000000000001000100000000"\))((_string \"00000000000000000001000100000001"\))((_string \"00000000000000000001000100010000"\))((_string \"00000000000000000001000100010001"\))((_string \"00000000000000010000000000000000"\))((_string \"00000000000000010000000000000001"\))((_string \"00000000000000010000000000010000"\))((_string \"00000000000000010000000000010001"\))((_string \"00000000000000010000000100000000"\))((_string \"00000000000000010000000100000001"\))((_string \"00000000000000010000000100010000"\))((_string \"00000000000000010000000100010001"\))((_string \"00000000000000010001000000000000"\))((_string \"00000000000000010001000000000001"\))((_string \"00000000000000010001000000010000"\))((_string \"00000000000000010001000000010001"\))((_string \"00000000000000000000001000000000"\))((_string \"11111111111111111111111111111111"\))((_string \"11111111111111111111111111111111"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_simple)(_trgt(7))(_sens(0)(1)(2)(5)(6))(_mon)(_read(3)(9)))))
			(line__79(_arch 2 0 79(_prcs(_simple)(_trgt(8))(_sens(0)(1)(2)(5)(6))(_mon)(_read(4)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . register_file 3 -1)
)
V 000044 55 771           1561874793686 Mux
(_unit VHDL(mux 0 28(mux 0 39))
	(_version vde)
	(_time 1561874793687 2019.06.30 03:06:33)
	(_source(\./../src/Mux.vhd\))
	(_parameters tan)
	(_code c0cfc094c5969cd695c0d59b99c694c7c5c7c8c694)
	(_ent
		(_time 1557953592185)
	)
	(_object
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 31(_ent(_in))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int mux_pc_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Mux 1 -1)
)
V 000059 55 2110          1561874793698 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 37))
	(_version vde)
	(_time 1561874793699 2019.06.30 03:06:33)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d0df8d82858687c7d6dfc28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1557951727997)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018)
		(33686019 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686274 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000046 55 869           1561874793714 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1561874793715 2019.06.30 03:06:33)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code dfd08a8d8d888fc9dbdacd858fd9dbd9dbd9dad8dd)
	(_ent
		(_time 1557954036555)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
V 000053 55 3559          1561874793727 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561874793728 2019.06.30 03:06:33)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code efe0b8bcefb8eef8edeafdb5e8e9bceab9e8eae9ba)
	(_ent
		(_time 1561874163528)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
V 000050 55 2797          1561874793746 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561874793747 2019.06.30 03:06:33)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code fef1a3aeafaafce8f8ace6a7f9f9fcf8fbf8f9f8f7)
	(_ent
		(_time 1561874227390)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
V 000059 55 12003         1561874793764 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561874793765 2019.06.30 03:06:33)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 0e0152080e5859195e5c1c555a080d090a08070858)
	(_ent
		(_time 1561874163575)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
V 000058 55 4454          1561874793777 instruction_fetch
(_unit VHDL(instruction_fetch 0 26(instruction_fetch 0 37))
	(_version vde)
	(_time 1561874793778 2019.06.30 03:06:33)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1e1142191e4849091c4d0c454a181d191a18171848)
	(_ent
		(_time 1557947756057)
	)
	(_comp
		(Adder
			(_object
				(_port(_int address_bus 1 0 43(_ent (_in))))
				(_port(_int next_instruction_address_bus 1 0 44(_ent (_out))))
			)
		)
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 49(_ent (_in))))
				(_port(_int Reset -1 0 50(_ent (_in))))
				(_port(_int instruction_bus 2 0 51(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 52(_ent (_in))))
				(_port(_int Instruction 2 0 53(_ent (_out))))
				(_port(_int next_instruction_address 2 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 59(_ent (_in))))
				(_port(_int instruction_bus 3 0 60(_ent (_out))))
			)
		)
		(Mux
			(_object
				(_port(_int PCSrc -1 0 65(_ent (_in))))
				(_port(_int branch_instruction_address 4 0 66(_ent (_in))))
				(_port(_int next_instruction_address_bus 4 0 67(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 68(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int mux_pc_bus 5 0 75(_ent (_in))))
				(_port(_int address_bus 5 0 76(_ent (_out))))
			)
		)
	)
	(_inst ADDER_IF 0 91(_comp Adder)
		(_port
			((address_bus)(address_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
		)
		(_use(_ent . Adder)
		)
	)
	(_inst IF_ID_REG_01 0 97(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 107(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst MUX_IF 0 113(_comp Mux)
		(_port
			((PCSrc)(PCSrc))
			((branch_instruction_address)(branch_instruction_address))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((mux_pc_bus)(mux_pc_bus))
		)
		(_use(_ent . Mux)
			(_port
				((PCSrc)(PCSrc))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((branch_instruction_address)(branch_instruction_address))
				((mux_pc_bus)(mux_pc_bus))
			)
		)
	)
	(_inst PC_IF 0 121(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int PCSrc -1 0 29(_ent(_in))))
		(_port(_int Reset -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 31(_ent(_in))))
		(_port(_int Instruction 0 0 32(_ent(_out))))
		(_port(_int next_instruction_address 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 66(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int address_bus 6 0 82(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 83(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 84(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 85(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 5367          1561874793784 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561874793785 2019.06.30 03:06:33)
	(_source(\./../compile/mips.vhd\))
	(_parameters tan)
	(_code 1e111f1942484a091b4b5a4446191e191d184a1817)
	(_ent
		(_time 1561874163589)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000053 55 3511          1561874793790 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561874793791 2019.06.30 03:06:33)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 2d237b29707b7a3a2d223877282b2c287b2b792b24)
	(_ent
		(_time 1557523267711)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
