// Seed: 1914261214
module module_0 (
    id_1
);
  input wire id_1;
  initial disable id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd20,
    parameter id_8 = 32'd86
) (
    input supply0 _id_0,
    input wire id_1,
    output tri1 id_2,
    output wand id_3,
    output wire id_4,
    output tri id_5,
    output tri0 id_6,
    output supply1 id_7,
    input wor _id_8,
    output uwire id_9,
    output uwire id_10
);
  wire id_12;
  assign id_2  = id_1;
  assign id_10 = id_1;
  assign id_4  = -1;
  wire [1 : id_8  ==  id_0] id_13;
  module_0 modCall_1 (id_13);
endmodule
