{"vcs1":{"timestamp_begin":1732260111.743705465, "rt":3.12, "ut":1.33, "st":0.32}}
{"vcselab":{"timestamp_begin":1732260114.942921196, "rt":1.17, "ut":0.27, "st":0.16}}
{"link":{"timestamp_begin":1732260116.193654766, "rt":0.40, "ut":0.13, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732260111.102221062}
{"VCS_COMP_START_TIME": 1732260111.102221062}
{"VCS_COMP_END_TIME": 1732260120.651369145}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343688}}
{"stitch_vcselab": {"peak_mem": 223352}}
