-series GW5AST
-device GW5AST-138
-device_version B
-package FCPBGA676A
-part_number GW5AST-LV138FPG676AES


-mod_name Gowin_PLL_DDR3
-file_name gowin_pll_ddr3
-path C:/Users/Think/OneDrive/Documents/FPGA_Project/Gowin/138K-FC676/TangMega-138KPro-example-main/ae350_customized_demo/src/gowin_pll_ddr3/
-type PLL_ADV
-file_type vlg
-ssc false
-clock_en true
-rst true
-rst_pwd false
-rst_i false
-rst_o false
-fclkin 50
-dyn_idiv_sel false
-idiv_sel 1
-clkfb_sel 0
-dyn_fbdiv_sel false
-fbdiv_sel 1
-en_lock true
-dyn_dpa_en false
-clkout0_bypass false
-dyn_odiv0_sel false
-odiv0_sel 16
-odiv0_frac_sel 0
-dyn_dt0_sel false
-clkout0_dt_dir 1
-clkout0_dt_step 0
-dyn_pe0_sel false
-clkout0_pe_coarse 0
-clkout0_pe_fine 0
-de0_en false
-dyn_dt0_sel false
-clkout0_dt_dir 1
-clkout0_dt_step 0
-en_clkout1 false
-en_clkout2 true
-clkout2_bypass false
-dyn_odiv2_sel false
-odiv2_sel 2
-dyn_dt2_sel false
-clkout2_dt_dir 1
-clkout2_dt_step 0
-dyn_pe2_sel false
-clkout2_pe_coarse 0
-clkout2_pe_fine 0
-de2_en false
-en_clkout3 false
-en_clkout4 false
-en_clkout5 false
-en_clkout6 false
-en_clkfbout false
-dyn_mdiv_sel false
-mdiv_sel 16
-mdiv_frac_sel 0