#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13c61a0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13c61a250 .scope module, "test_phase_accumulator" "test_phase_accumulator" 3 12;
 .timescale -9 -12;
v0x13c62aae0_0 .var "clk", 0 0;
v0x13c62ab80_0 .var "duty_cycle", 7 0;
v0x13c62ac30_0 .var "enable", 0 0;
v0x13c62ad00_0 .var/real "expected_freq", 0 0;
v0x13c62ad90_0 .var/real "freq_error", 0 0;
v0x13c62ae60_0 .var "frequency", 23 0;
v0x13c62aef0_0 .var/i "i", 31 0;
v0x13c62af90_0 .var/i "ones_count", 31 0;
v0x13c62b040_0 .net "phase_out", 23 0, v0x13c629c70_0;  1 drivers
v0x13c62b180_0 .var "phase_prev", 23 0;
v0x13c62b210_0 .var "rst_n", 0 0;
v0x13c62b2a0_0 .net "square_out", 7 0, L_0x13c62b570;  1 drivers
S_0x13c61a3c0 .scope module, "dut" "phase_accumulator" 3 24, 4 32 0, S_0x13c61a250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 24 "frequency";
    .port_info 4 /INPUT 8 "duty_cycle";
    .port_info 5 /OUTPUT 24 "phase_out";
    .port_info 6 /OUTPUT 8 "square_out";
v0x13c615970_0 .net *"_ivl_1", 7 0, L_0x13c62b350;  1 drivers
v0x13c6297a0_0 .net *"_ivl_2", 0 0, L_0x13c62b450;  1 drivers
L_0x140078010 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x13c629840_0 .net/2u *"_ivl_4", 7 0, L_0x140078010;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13c6298e0_0 .net/2u *"_ivl_6", 7 0, L_0x140078058;  1 drivers
v0x13c629990_0 .net "clk", 0 0, v0x13c62aae0_0;  1 drivers
v0x13c629a70_0 .net "duty_cycle", 7 0, v0x13c62ab80_0;  1 drivers
v0x13c629b20_0 .net "enable", 0 0, v0x13c62ac30_0;  1 drivers
v0x13c629bc0_0 .net "frequency", 23 0, v0x13c62ae60_0;  1 drivers
v0x13c629c70_0 .var "phase_out", 23 0;
v0x13c629d80_0 .net "rst_n", 0 0, v0x13c62b210_0;  1 drivers
v0x13c629e20_0 .net "square_out", 7 0, L_0x13c62b570;  alias, 1 drivers
E_0x13c607d60/0 .event negedge, v0x13c629d80_0;
E_0x13c607d60/1 .event posedge, v0x13c629990_0;
E_0x13c607d60 .event/or E_0x13c607d60/0, E_0x13c607d60/1;
L_0x13c62b350 .part v0x13c629c70_0, 16, 8;
L_0x13c62b450 .cmp/gt 8, v0x13c62ab80_0, L_0x13c62b350;
L_0x13c62b570 .functor MUXZ 8, L_0x140078058, L_0x140078010, L_0x13c62b450, C4<>;
S_0x13c629f40 .scope task, "test_duty_cycle" "test_duty_cycle" 3 205, 3 205 0, S_0x13c61a250;
 .timescale -9 -12;
v0x13c62a120_0 .var "description", 255 0;
v0x13c62a1e0_0 .var "duty", 7 0;
v0x13c62a290_0 .var/i "expected_percent", 31 0;
v0x13c62a350_0 .var/i "samples", 31 0;
E_0x13c607710 .event posedge, v0x13c629990_0;
TD_test_phase_accumulator.test_duty_cycle ;
    %vpi_call/w 3 211 "$display", "\012--- Test PWM: %s ---", v0x13c62a120_0 {0 0 0};
    %load/vec4 v0x13c62a1e0_0;
    %store/vec4 v0x13c62ab80_0, 0, 8;
    %pushi/vec4 10, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13c607710;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c62af90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c62a350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c62aef0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x13c62aef0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.3, 5;
    %wait E_0x13c607710;
    %load/vec4 v0x13c62b2a0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x13c62af90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c62af90_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x13c62a350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c62a350_0, 0, 32;
    %load/vec4 v0x13c62aef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c62aef0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call/w 3 229 "$display", "Duty cycle register: 0x%02X (%0d/256)", v0x13c62a1e0_0, v0x13c62a1e0_0 {0 0 0};
    %load/vec4 v0x13c62af90_0;
    %muli 100, 0, 32;
    %load/vec4 v0x13c62a350_0;
    %div/s;
    %vpi_call/w 3 230 "$display", "Output density: %0d/%0d = %0d%%", v0x13c62af90_0, v0x13c62a350_0, S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 231 "$display", "Expected: ~%0d%%", v0x13c62a290_0 {0 0 0};
    %load/vec4 v0x13c62a290_0;
    %subi 5, 0, 32;
    %load/vec4 v0x13c62af90_0;
    %muli 100, 0, 32;
    %load/vec4 v0x13c62a350_0;
    %div/s;
    %cmp/s;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_0.8, 5;
    %load/vec4 v0x13c62af90_0;
    %muli 100, 0, 32;
    %load/vec4 v0x13c62a350_0;
    %div/s;
    %load/vec4 v0x13c62a290_0;
    %addi 5, 0, 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call/w 3 236 "$display", "PASS: Within \302\2615%% tolerance" {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 238 "$display", "FAIL: Outside \302\2615%% tolerance" {0 0 0};
T_0.7 ;
    %end;
S_0x13c62a400 .scope task, "test_frequency" "test_frequency" 3 132, 3 132 0, S_0x13c61a250;
 .timescale -9 -12;
v0x13c62a5e0_0 .var/i "clock_cycles", 31 0;
v0x13c62a690_0 .var "description", 255 0;
v0x13c62a740_0 .var/real "expected_hz", 0 0;
v0x13c62a7f0_0 .var "freq_word", 23 0;
v0x13c62a8a0_0 .var/real "measured_hz", 0 0;
v0x13c62a980_0 .var "phase_prev_local", 23 0;
v0x13c62aa30_0 .var/i "phase_wraps", 31 0;
TD_test_phase_accumulator.test_frequency ;
    %vpi_call/w 3 142 "$display", "\012--- Test Frequency: %s ---", v0x13c62a690_0 {0 0 0};
    %vpi_call/w 3 143 "$display", "Frequency word: 0x%06X", v0x13c62a7f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c62ac30_0, 0, 1;
    %load/vec4 v0x13c62a7f0_0;
    %store/vec4 v0x13c62ae60_0, 0, 24;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x13c62ab80_0, 0, 8;
    %pushi/vec4 10, 0, 32;
T_1.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.10, 5;
    %jmp/1 T_1.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13c607710;
    %jmp T_1.9;
T_1.10 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c62aa30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c62a5e0_0, 0, 32;
    %load/vec4 v0x13c62b040_0;
    %store/vec4 v0x13c62a980_0, 0, 24;
T_1.11 ;
    %load/vec4 v0x13c62aa30_0;
    %cmpi/s 100, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_1.14, 5;
    %load/vec4 v0x13c62a5e0_0;
    %cmpi/s 5000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.13, 9;
    %load/vec4 v0x13c62a5e0_0;
    %cmpi/s 10000000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.13;
    %flag_set/vec4 8;
    %jmp/0xz T_1.12, 8;
    %wait E_0x13c607710;
    %load/vec4 v0x13c62a5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c62a5e0_0, 0, 32;
    %load/vec4 v0x13c62b040_0;
    %load/vec4 v0x13c62a980_0;
    %cmp/u;
    %jmp/0xz  T_1.15, 5;
    %load/vec4 v0x13c62aa30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c62aa30_0, 0, 32;
T_1.15 ;
    %load/vec4 v0x13c62b040_0;
    %store/vec4 v0x13c62a980_0, 0, 24;
    %jmp T_1.11;
T_1.12 ;
    %load/vec4 v0x13c62a5e0_0;
    %cmpi/s 10000000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.17, 5;
    %vpi_call/w 3 176 "$display", "WARNING: Timeout waiting for phase wraps" {0 0 0};
T_1.17 ;
    %load/vec4 v0x13c62aa30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.19, 4;
    %vpi_call/w 3 179 "$display", "ERROR: No phase wraparounds detected!" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x13c62aa30_0, 0, 32;
T_1.19 ;
    %load/vec4 v0x13c62aa30_0;
    %cvt/rv/s;
    %pushi/real 1600000000, 4091; load=5.00000e+07
    %mul/wr;
    %load/vec4 v0x13c62a5e0_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x13c62a8a0_0;
    %load/vec4 v0x13c62a7f0_0;
    %cvt/rv;
    %pushi/real 1600000000, 4091; load=5.00000e+07
    %mul/wr;
    %pushi/real 1073741824, 4090; load=1.67772e+07
    %div/wr;
    %store/real v0x13c62ad00_0;
    %load/real v0x13c62a8a0_0;
    %load/real v0x13c62ad00_0;
    %sub/wr;
    %load/real v0x13c62ad00_0;
    %div/wr;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %store/real v0x13c62ad90_0;
    %vpi_call/w 3 190 "$display", "Phase wraparounds: %0d", v0x13c62aa30_0 {0 0 0};
    %vpi_call/w 3 191 "$display", "Clock cycles: %0d", v0x13c62a5e0_0 {0 0 0};
    %vpi_call/w 3 192 "$display", "Expected frequency: %0.2f Hz", v0x13c62ad00_0 {0 0 0};
    %vpi_call/w 3 193 "$display", "Measured frequency: %0.2f Hz", v0x13c62a8a0_0 {0 0 0};
    %vpi_call/w 3 194 "$display", "Error: %0.3f%%", v0x13c62ad90_0 {0 0 0};
    %pushi/real 1073741824, 20450; load=-1.00000
    %load/real v0x13c62ad90_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %jmp/0 T_1.23, 5;
    %load/real v0x13c62ad90_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_1.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %vpi_call/w 3 197 "$display", "PASS: Within \302\2611%% tolerance" {0 0 0};
    %jmp T_1.22;
T_1.21 ;
    %vpi_call/w 3 199 "$display", "FAIL: Outside \302\2611%% tolerance" {0 0 0};
T_1.22 ;
    %end;
    .scope S_0x13c61a3c0;
T_2 ;
    %wait E_0x13c607d60;
    %load/vec4 v0x13c629d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x13c629c70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13c629b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x13c629c70_0;
    %load/vec4 v0x13c629bc0_0;
    %add;
    %assign/vec4 v0x13c629c70_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13c61a250;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c62aae0_0, 0, 1;
T_3.0 ;
    %delay 10000, 0;
    %load/vec4 v0x13c62aae0_0;
    %inv;
    %store/vec4 v0x13c62aae0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x13c61a250;
T_4 ;
    %vpi_call/w 3 53 "$dumpfile", "phase_accumulator.vcd" {0 0 0};
    %vpi_call/w 3 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13c61a250 {0 0 0};
    %vpi_call/w 3 56 "$display", "=== Phase Accumulator & PWM Test ===\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c62b210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c62ac30_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x13c62ae60_0, 0, 24;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x13c62ab80_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c62b210_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 70 "$display", "--- Test 1: Enable = 0 (phase should not increment) ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c62ac30_0, 0, 1;
    %pushi/vec4 1048576, 0, 24;
    %store/vec4 v0x13c62ae60_0, 0, 24;
    %load/vec4 v0x13c62b040_0;
    %store/vec4 v0x13c62b180_0, 0, 24;
    %pushi/vec4 100, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13c607710;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %load/vec4 v0x13c62b040_0;
    %load/vec4 v0x13c62b180_0;
    %cmp/e;
    %jmp/0xz  T_4.2, 4;
    %vpi_call/w 3 76 "$display", "PASS: Phase did not increment when disabled" {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %vpi_call/w 3 78 "$display", "FAIL: Phase incremented when disabled!" {0 0 0};
T_4.3 ;
    %vpi_call/w 3 82 "$display", "\012--- Test 2: Basic phase accumulation ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c62ac30_0, 0, 1;
    %pushi/vec4 256, 0, 24;
    %store/vec4 v0x13c62ae60_0, 0, 24;
    %wait E_0x13c607710;
    %load/vec4 v0x13c62b040_0;
    %store/vec4 v0x13c62b180_0, 0, 24;
    %wait E_0x13c607710;
    %load/vec4 v0x13c62b040_0;
    %load/vec4 v0x13c62b180_0;
    %load/vec4 v0x13c62ae60_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_4.4, 4;
    %vpi_call/w 3 89 "$display", "PASS: Phase increments by frequency word (0x%06X)", v0x13c62ae60_0 {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x13c62b180_0;
    %load/vec4 v0x13c62ae60_0;
    %add;
    %vpi_call/w 3 91 "$display", "FAIL: Expected 0x%06X, got 0x%06X", S<0,vec4,u24>, v0x13c62b040_0 {1 0 0};
T_4.5 ;
    %vpi_call/w 3 95 "$display", "\012--- Test 3: Phase wraparound at 2^24 ---" {0 0 0};
    %pushi/vec4 16777215, 0, 24;
    %store/vec4 v0x13c62ae60_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x13c62b180_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c62aef0_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x13c62aef0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_4.7, 5;
    %wait E_0x13c607710;
    %load/vec4 v0x13c62b040_0;
    %load/vec4 v0x13c62b180_0;
    %cmp/u;
    %jmp/0xz  T_4.8, 5;
    %vpi_call/w 3 102 "$display", "PASS: Phase wrapped around (0x%06X -> 0x%06X)", v0x13c62b180_0, v0x13c62b040_0 {0 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x13c62aef0_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x13c62b040_0;
    %store/vec4 v0x13c62b180_0, 0, 24;
    %load/vec4 v0x13c62aef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c62aef0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %load/vec4 v0x13c62b180_0;
    %load/vec4 v0x13c62b040_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_4.12, 5;
    %load/vec4 v0x13c62aef0_0;
    %pushi/vec4 101, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %vpi_call/w 3 108 "$display", "FAIL: Phase did not wrap in 100 cycles" {0 0 0};
T_4.10 ;
    %pushi/vec4 147456, 0, 24;
    %store/vec4 v0x13c62a7f0_0, 0, 24;
    %pushi/real 1845493760, 4074; load=440.000
    %store/real v0x13c62a740_0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 875835424, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1215963176, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1093935214, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1869899049, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x13c62a690_0, 0, 256;
    %fork TD_test_phase_accumulator.test_frequency, S_0x13c62a400;
    %join;
    %pushi/vec4 335544, 0, 24;
    %store/vec4 v0x13c62a7f0_0, 0, 24;
    %pushi/real 2097152000, 4075; load=1000.00
    %store/real v0x13c62a740_0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 543901818, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x13c62a690_0, 0, 256;
    %fork TD_test_phase_accumulator.test_frequency, S_0x13c62a400;
    %join;
    %pushi/vec4 1048576, 0, 24;
    %store/vec4 v0x13c62ae60_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13c62a1e0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c62a290_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 622879861, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1954095203, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2036558949, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x13c62a120_0, 0, 256;
    %fork TD_test_phase_accumulator.test_duty_cycle, S_0x13c629f40;
    %join;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x13c62a1e0_0, 0, 8;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x13c62a290_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12853, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 622879861, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1954095203, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2036558949, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x13c62a120_0, 0, 256;
    %fork TD_test_phase_accumulator.test_duty_cycle, S_0x13c629f40;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x13c62a1e0_0, 0, 8;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x13c62a290_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13616, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 622879861, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1954095203, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2036558949, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x13c62a120_0, 0, 256;
    %fork TD_test_phase_accumulator.test_duty_cycle, S_0x13c629f40;
    %join;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x13c62a1e0_0, 0, 8;
    %pushi/vec4 75, 0, 32;
    %store/vec4 v0x13c62a290_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 14133, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 622879861, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1954095203, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2036558949, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x13c62a120_0, 0, 256;
    %fork TD_test_phase_accumulator.test_duty_cycle, S_0x13c629f40;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13c62a1e0_0, 0, 8;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x13c62a290_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2117152816, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 622879861, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1954095203, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2036558949, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x13c62a120_0, 0, 256;
    %fork TD_test_phase_accumulator.test_duty_cycle, S_0x13c629f40;
    %join;
    %vpi_call/w 3 126 "$display", "\012=== All tests completed ===" {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x13c61a250;
T_5 ;
    %delay 2755359744, 11;
    %vpi_call/w 3 246 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call/w 3 247 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test/test_phase_accumulator.v";
    "src/phase_accumulator.v";
