// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AXI4Xbar(	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_awlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_arlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_awlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_arlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_rlast	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_in_awready = auto_out_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_in_wready = auto_out_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_in_bvalid = auto_out_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_in_bid = auto_out_bid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_in_bresp = auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_in_arready = auto_out_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_in_rvalid = auto_out_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_in_rid = auto_out_rid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_in_rdata = auto_out_rdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_in_rresp = auto_out_rresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_in_rlast = auto_out_rlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_awvalid = auto_in_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_awid = auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_awaddr = auto_in_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_awlen = auto_in_awlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_awsize = auto_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_awburst = auto_in_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_wvalid = auto_in_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_wdata = auto_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_wstrb = auto_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_wlast = auto_in_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_bready = auto_in_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_arvalid = auto_in_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_arid = auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_araddr = auto_in_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_arlen = auto_in_arlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_arsize = auto_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_arburst = auto_in_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_rready = auto_in_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
endmodule

// VCS coverage exclude_file
module ram_2x3(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [2:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [2:0] W0_data
);

  reg [2:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 3'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt3(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
               reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [2:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire       do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire       do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :262:24, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :264:27, :298:17, :300:14
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x3 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

module AXI4Xbar_1(	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_2_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_out_2_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_2_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_2_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_2_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_2_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_2_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_out_2_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_2_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_2_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_2_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_1_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [29:0] auto_out_1_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_1_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_1_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_0_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_0_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_0_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_0_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_0_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_rresp	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [3:0] _in_0_bT_9;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22
  wire [3:0] _in_0_rT_19;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _in_0_rT_4;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22
  wire       _portsWOI_in_0_wready_T_4;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _portsAWOI_in_0_awready_T_4;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _portsAROI_in_0_arready_T_4;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       nodeIn_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:154:45
  wire       _awIn_0_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  wire       _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  wire [2:0] _awIn_0_io_deq_bits;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  wire [5:0] _GEN = auto_in_araddr[29:24] ^ 6'h21;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire [3:0] _requestARIO_T_20 = auto_in_araddr[31:28] ^ 4'hA;	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire       requestARIO_0_0 =
    {auto_in_araddr[31],
     auto_in_araddr[29],
     ~(auto_in_araddr[28]),
     auto_in_araddr[24]} == 4'h0
    | {auto_in_araddr[31], _GEN[5:4], _GEN[0]} == 4'h0
    | {auto_in_araddr[31], ~(auto_in_araddr[29:28])} == 3'h0
    | {~(auto_in_araddr[31]),
       auto_in_araddr[29:28],
       auto_in_araddr[24]} == 4'h0
    | {_requestARIO_T_20[3], _requestARIO_T_20[1:0]} == 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire       requestARIO_0_1 =
    {auto_in_araddr[31],
     auto_in_araddr[29:28] ^ 2'h2,
     auto_in_araddr[24],
     auto_in_araddr[12]} == 5'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire       requestARIO_0_2 =
    {auto_in_araddr[31],
     auto_in_araddr[29:28],
     ~(auto_in_araddr[24])} == 4'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [5:0] _GEN_0 = auto_in_awaddr[29:24] ^ 6'h21;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire [3:0] _requestAWIO_T_20 = auto_in_awaddr[31:28] ^ 4'hA;	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire       requestAWIO_0_0 =
    {auto_in_awaddr[31],
     auto_in_awaddr[29],
     ~(auto_in_awaddr[28]),
     auto_in_awaddr[24]} == 4'h0
    | {auto_in_awaddr[31], _GEN_0[5:4], _GEN_0[0]} == 4'h0
    | {auto_in_awaddr[31], ~(auto_in_awaddr[29:28])} == 3'h0
    | {~(auto_in_awaddr[31]),
       auto_in_awaddr[29:28],
       auto_in_awaddr[24]} == 4'h0
    | {_requestAWIO_T_20[3], _requestAWIO_T_20[1:0]} == 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire       requestAWIO_0_1 =
    {auto_in_awaddr[31],
     auto_in_awaddr[29:28] ^ 2'h2,
     auto_in_awaddr[24],
     auto_in_awaddr[12]} == 5'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire       requestAWIO_0_2 =
    {auto_in_awaddr[31],
     auto_in_awaddr[29:28],
     ~(auto_in_awaddr[24])} == 4'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire       _arFIFOMap_15_T_1 = _portsAROI_in_0_arready_T_4 & auto_in_arvalid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _arFIFOMap_0_T_2 = auto_in_arid == 4'h0 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_15_T_4 = auto_in_rready & in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_0_T_6 =
    _in_0_rT_19 == 4'h0 & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_0_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_15_T_1 = nodeIn_awready & auto_in_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:154:45, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_0_T_2 = auto_in_awid == 4'h0 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_15_T_4 = auto_in_bready & in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_0_T_5 = _in_0_bT_9 == 4'h0 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_0_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_1_T_2 = auto_in_arid == 4'h1 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_1_T_6 =
    _in_0_rT_19 == 4'h1 & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_1_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_1_T_2 = auto_in_awid == 4'h1 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_1_T_5 = _in_0_bT_9 == 4'h1 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_1_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_2_T_2 = auto_in_arid == 4'h2 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_2_T_6 =
    _in_0_rT_19 == 4'h2 & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_2_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_2_T_2 = auto_in_awid == 4'h2 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_2_T_5 = _in_0_bT_9 == 4'h2 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_2_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_3_T_2 = auto_in_arid == 4'h3 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_3_T_6 =
    _in_0_rT_19 == 4'h3 & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_3_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_3_T_2 = auto_in_awid == 4'h3 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_3_T_5 = _in_0_bT_9 == 4'h3 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_3_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_4_T_2 = auto_in_arid == 4'h4 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_4_T_6 =
    _in_0_rT_19 == 4'h4 & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_4_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_4_T_2 = auto_in_awid == 4'h4 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_4_T_5 = _in_0_bT_9 == 4'h4 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_4_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_5_T_2 = auto_in_arid == 4'h5 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_5_T_6 =
    _in_0_rT_19 == 4'h5 & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_5_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_5_T_2 = auto_in_awid == 4'h5 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_5_T_5 = _in_0_bT_9 == 4'h5 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_5_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_6_T_2 = auto_in_arid == 4'h6 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_6_T_6 =
    _in_0_rT_19 == 4'h6 & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_6_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_6_T_2 = auto_in_awid == 4'h6 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_6_T_5 = _in_0_bT_9 == 4'h6 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_6_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_7_T_2 = auto_in_arid == 4'h7 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_7_T_6 =
    _in_0_rT_19 == 4'h7 & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_7_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_7_T_2 = auto_in_awid == 4'h7 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_7_T_5 = _in_0_bT_9 == 4'h7 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_7_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_8_T_2 = auto_in_arid == 4'h8 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_8_T_6 =
    _in_0_rT_19 == 4'h8 & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_8_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_8_T_2 = auto_in_awid == 4'h8 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_8_T_5 = _in_0_bT_9 == 4'h8 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_8_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_9_T_2 = auto_in_arid == 4'h9 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_9_T_6 =
    _in_0_rT_19 == 4'h9 & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_9_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_9_T_2 = auto_in_awid == 4'h9 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_9_T_5 = _in_0_bT_9 == 4'h9 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_9_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_10_T_2 = auto_in_arid == 4'hA & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_10_T_6 =
    _in_0_rT_19 == 4'hA & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_10_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_10_T_2 = auto_in_awid == 4'hA & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_10_T_5 = _in_0_bT_9 == 4'hA & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_10_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_11_T_2 = auto_in_arid == 4'hB & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_11_T_6 =
    _in_0_rT_19 == 4'hB & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_11_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_11_T_2 = auto_in_awid == 4'hB & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_11_T_5 = _in_0_bT_9 == 4'hB & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_11_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_12_T_2 = auto_in_arid == 4'hC & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_12_T_6 =
    _in_0_rT_19 == 4'hC & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_12_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_12_T_2 = auto_in_awid == 4'hC & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_12_T_5 = _in_0_bT_9 == 4'hC & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_12_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_13_T_2 = auto_in_arid == 4'hD & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_13_T_6 =
    _in_0_rT_19 == 4'hD & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_13_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_13_T_2 = auto_in_awid == 4'hD & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_13_T_5 = _in_0_bT_9 == 4'hD & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_13_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_14_T_2 = auto_in_arid == 4'hE & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_14_T_6 =
    _in_0_rT_19 == 4'hE & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_14_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_14_T_2 = auto_in_awid == 4'hE & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_14_T_5 = _in_0_bT_9 == 4'hE & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_14_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_15_T_2 = (&auto_in_arid) & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_15_T_6 =
    (&_in_0_rT_19) & _arFIFOMap_15_T_4 & _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_15_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_15_T_2 = (&auto_in_awid) & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_15_T_5 = (&_in_0_bT_9) & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_15_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg        latched;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:152:30
  wire       _nodeIn_awready_T = latched | _awIn_0_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :152:30, :153:57
  wire       in_0_awvalid = auto_in_awvalid & _nodeIn_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:153:{45,57}
  assign nodeIn_awready = _portsAWOI_in_0_awready_T_4 & _nodeIn_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:153:57, :154:45, src/main/scala/chisel3/util/Mux.scala:30:73
  wire       awIn_0_io_enq_valid = auto_in_awvalid & ~latched;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:152:30, :155:{51,54}
  wire       in_0_wvalid = auto_in_wvalid & _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :160:43
  assign _portsAROI_in_0_arready_T_4 =
    requestARIO_0_0 & auto_out_0_arready | requestARIO_0_1 & auto_out_1_arready
    | requestARIO_0_2 & auto_out_2_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _portsAWOI_in_0_awready_T_4 =
    requestAWIO_0_0 & auto_out_0_awready | requestAWIO_0_2 & auto_out_2_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _portsWOI_in_0_wready_T_4 =
    _awIn_0_io_deq_bits[0] & auto_out_0_wready | _awIn_0_io_deq_bits[2]
    & auto_out_2_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :80:73, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        idle_3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
  wire       anyValid = auto_out_0_rvalid | auto_out_1_rvalid | auto_out_2_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36
  wire [2:0] readys_valid = {auto_out_2_rvalid, auto_out_1_rvalid, auto_out_0_rvalid};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49
  reg  [2:0] readys_mask;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
  wire [2:0] _readys_filter_T_1 = readys_valid & ~readys_mask;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
  wire [3:0] _GEN_1 =
    {_readys_filter_T_1[1:0], auto_out_2_rvalid, auto_out_1_rvalid}
    | {_readys_filter_T_1, auto_out_2_rvalid};	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:24:28, rocket-chip/src/main/scala/util/package.scala:262:{43,48}
  wire [2:0] readys_readys =
    ~({readys_mask[2], _readys_filter_T_1[2] | readys_mask[1], _GEN_1[3] | readys_mask[0]}
      & (_GEN_1[2:0] | {_readys_filter_T_1[2], _GEN_1[3:2]}));	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, rocket-chip/src/main/scala/util/package.scala:262:{43,48}
  wire       prefixOR_1 = readys_readys[0] & auto_out_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  wire       winner_3_1 = readys_readys[1] & auto_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  wire       winner_3_2 = readys_readys[2] & auto_out_2_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  reg        state_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  reg        state_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  reg        state_3_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  wire       muxState_3_0 = idle_3 ? prefixOR_1 : state_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  wire       muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  wire       muxState_3_2 = idle_3 ? winner_3_2 : state_3_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  assign in_0_rvalid =
    idle_3
      ? anyValid
      : state_3_0 & auto_out_0_rvalid | state_3_1 & auto_out_1_rvalid | state_3_2
        & auto_out_2_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :280:24, :297:22, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_rT_4 = muxState_3_0 | muxState_3_1 | muxState_3_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_rT_19 =
    (muxState_3_0 ? auto_out_0_rid : 4'h0)
    | (muxState_3_1 ? auto_out_1_rid : 4'h0)
    | (muxState_3_2 ? auto_out_2_rid : 4'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        idle_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
  wire       anyValid_1 = auto_out_0_bvalid | auto_out_2_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36
  wire [2:0] readys_valid_1 = {auto_out_2_bvalid, 1'h0, auto_out_0_bvalid};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49
  reg  [2:0] readys_mask_1;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
  wire [2:0] _readys_filter_T_3 = readys_valid_1 & ~readys_mask_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
  wire [1:0] _GEN_2 = _readys_filter_T_3[1:0] | _readys_filter_T_3[2:1];	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:24:28, rocket-chip/src/main/scala/util/package.scala:262:43
  wire [2:0] readys_readys_1 =
    ~({readys_mask_1[2],
       _readys_filter_T_3[2] | readys_mask_1[1],
       _GEN_2[1] | readys_mask_1[0]}
      & ({_GEN_2[0], auto_out_2_bvalid | _readys_filter_T_3[0], auto_out_2_bvalid}
         | {_readys_filter_T_3[2], _GEN_2}));	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, rocket-chip/src/main/scala/util/package.scala:262:{43,48}
  wire       winner_4_0 = readys_readys_1[0] & auto_out_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  wire       winner_4_2 = readys_readys_1[2] & auto_out_2_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  `ifndef SYNTHESIS	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
    always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      if (~reset & ~(~_arFIFOMap_0_T_6 | arFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_0_T_2 | ~arFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_0_T_5 | awFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_0_T_2 | ~awFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_1_T_6 | arFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_1_T_2 | ~arFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_1_T_5 | awFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_1_T_2 | ~awFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_2_T_6 | arFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_2_T_2 | ~arFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_2_T_5 | awFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_2_T_2 | ~awFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_3_T_6 | arFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_3_T_2 | ~arFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_3_T_5 | awFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_3_T_2 | ~awFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_4_T_6 | arFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_4_T_2 | ~arFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_4_T_5 | awFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_4_T_2 | ~awFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_5_T_6 | arFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_5_T_2 | ~arFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_5_T_5 | awFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_5_T_2 | ~awFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_6_T_6 | arFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_6_T_2 | ~arFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_6_T_5 | awFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_6_T_2 | ~awFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_7_T_6 | arFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_7_T_2 | ~arFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_7_T_5 | awFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_7_T_2 | ~awFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_8_T_6 | arFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_8_T_2 | ~arFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_8_T_5 | awFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_8_T_2 | ~awFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_9_T_6 | arFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_9_T_2 | ~arFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_9_T_5 | awFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_9_T_2 | ~awFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_10_T_6 | arFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_10_T_2 | ~arFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_10_T_5 | awFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_10_T_2 | ~awFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_11_T_6 | arFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_11_T_2 | ~arFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_11_T_5 | awFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_11_T_2 | ~awFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_12_T_6 | arFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_12_T_2 | ~arFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_12_T_5 | awFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_12_T_2 | ~awFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_13_T_6 | arFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_13_T_2 | ~arFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_13_T_5 | awFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_13_T_2 | ~awFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_14_T_6 | arFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_14_T_2 | ~arFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_14_T_5 | awFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_14_T_2 | ~awFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_15_T_6 | arFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_15_T_2 | ~arFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_15_T_5 | awFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_15_T_2 | ~awFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset
          & ~((~prefixOR_1 | ~winner_3_1)
              & (~(prefixOR_1 | winner_3_1) | ~winner_3_2))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :274:46, :275:{11,54,57,60,75}, :277:12
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $error("Assertion failed\n    at Xbar.scala:275 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
      end
      if (~reset & ~(~anyValid | prefixOR_1 | winner_3_1 | winner_3_2)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36, :269:67, :277:{12,13,23,41}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
      end
      if (~reset & ~(~winner_4_0 | ~winner_4_2)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :275:{11,54,57,60}, :277:12
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $error("Assertion failed\n    at Xbar.scala:275 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
      end
      if (~reset & ~(~anyValid_1 | winner_4_0 | winner_4_2)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36, :269:67, :277:{12,13,23,41}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg        state_4_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  reg        state_4_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  wire       muxState_4_0 = idle_4 ? winner_4_0 : state_4_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  wire       muxState_4_2 = idle_4 ? winner_4_2 : state_4_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  assign in_0_bvalid =
    idle_4 ? anyValid_1 : state_4_0 & auto_out_0_bvalid | state_4_2 & auto_out_2_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :280:24, :297:22, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_bT_9 =
    (muxState_4_0 ? auto_out_0_bid : 4'h0)
    | (muxState_4_2 ? auto_out_2_bid : 4'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    if (reset) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      arFIFOMap_0_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_0_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_1_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_1_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_2_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_2_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_3_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_3_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_4_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_4_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_5_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_5_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_6_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_6_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_7_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_7_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_8_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_8_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_9_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_9_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_10_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_10_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_11_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_11_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_12_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_12_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_13_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_13_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_14_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_14_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_15_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_15_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      latched <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:152:30
      idle_3 <= 1'h1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
      readys_mask <= 3'h7;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
      state_3_0 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
      state_3_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
      state_3_2 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
      idle_4 <= 1'h1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
      readys_mask_1 <= 3'h7;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
      state_4_0 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
      state_4_2 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
    end
    else begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      arFIFOMap_0_count <= arFIFOMap_0_count + _arFIFOMap_0_T_2 - _arFIFOMap_0_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_0_count <= awFIFOMap_0_count + _awFIFOMap_0_T_2 - _awFIFOMap_0_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_1_count <= arFIFOMap_1_count + _arFIFOMap_1_T_2 - _arFIFOMap_1_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_1_count <= awFIFOMap_1_count + _awFIFOMap_1_T_2 - _awFIFOMap_1_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_2_count <= arFIFOMap_2_count + _arFIFOMap_2_T_2 - _arFIFOMap_2_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_2_count <= awFIFOMap_2_count + _awFIFOMap_2_T_2 - _awFIFOMap_2_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_3_count <= arFIFOMap_3_count + _arFIFOMap_3_T_2 - _arFIFOMap_3_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_3_count <= awFIFOMap_3_count + _awFIFOMap_3_T_2 - _awFIFOMap_3_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_4_count <= arFIFOMap_4_count + _arFIFOMap_4_T_2 - _arFIFOMap_4_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_4_count <= awFIFOMap_4_count + _awFIFOMap_4_T_2 - _awFIFOMap_4_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_5_count <= arFIFOMap_5_count + _arFIFOMap_5_T_2 - _arFIFOMap_5_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_5_count <= awFIFOMap_5_count + _awFIFOMap_5_T_2 - _awFIFOMap_5_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_6_count <= arFIFOMap_6_count + _arFIFOMap_6_T_2 - _arFIFOMap_6_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_6_count <= awFIFOMap_6_count + _awFIFOMap_6_T_2 - _awFIFOMap_6_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_7_count <= arFIFOMap_7_count + _arFIFOMap_7_T_2 - _arFIFOMap_7_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_7_count <= awFIFOMap_7_count + _awFIFOMap_7_T_2 - _awFIFOMap_7_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_8_count <= arFIFOMap_8_count + _arFIFOMap_8_T_2 - _arFIFOMap_8_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_8_count <= awFIFOMap_8_count + _awFIFOMap_8_T_2 - _awFIFOMap_8_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_9_count <= arFIFOMap_9_count + _arFIFOMap_9_T_2 - _arFIFOMap_9_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_9_count <= awFIFOMap_9_count + _awFIFOMap_9_T_2 - _awFIFOMap_9_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_10_count <= arFIFOMap_10_count + _arFIFOMap_10_T_2 - _arFIFOMap_10_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_10_count <= awFIFOMap_10_count + _awFIFOMap_10_T_2 - _awFIFOMap_10_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_11_count <= arFIFOMap_11_count + _arFIFOMap_11_T_2 - _arFIFOMap_11_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_11_count <= awFIFOMap_11_count + _awFIFOMap_11_T_2 - _awFIFOMap_11_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_12_count <= arFIFOMap_12_count + _arFIFOMap_12_T_2 - _arFIFOMap_12_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_12_count <= awFIFOMap_12_count + _awFIFOMap_12_T_2 - _awFIFOMap_12_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_13_count <= arFIFOMap_13_count + _arFIFOMap_13_T_2 - _arFIFOMap_13_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_13_count <= awFIFOMap_13_count + _awFIFOMap_13_T_2 - _awFIFOMap_13_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_14_count <= arFIFOMap_14_count + _arFIFOMap_14_T_2 - _arFIFOMap_14_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_14_count <= awFIFOMap_14_count + _awFIFOMap_14_T_2 - _awFIFOMap_14_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_15_count <= arFIFOMap_15_count + _arFIFOMap_15_T_2 - _arFIFOMap_15_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_15_count <= awFIFOMap_15_count + _awFIFOMap_15_T_2 - _awFIFOMap_15_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      latched <=
        ~(_portsAWOI_in_0_awready_T_4 & in_0_awvalid)
        & (_awIn_0_io_enq_ready & awIn_0_io_enq_valid | latched);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :152:30, :153:45, :155:51, :156:{36,46}, :157:{30,40}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
      idle_3 <= auto_in_rready & in_0_rvalid | ~anyValid & idle_3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :285:{21,28}, :286:{22,29}, :297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (idle_3 & (|readys_valid)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
        automatic logic [2:0] _readys_mask_T = readys_readys & readys_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
        automatic logic [2:0] _readys_mask_T_3 =
          _readys_mask_T | {_readys_mask_T[1:0], 1'h0};	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:28:29, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
        readys_mask <= _readys_mask_T_3 | {_readys_mask_T_3[0], 2'h0};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
      end
      if (idle_3) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
        state_3_0 <= prefixOR_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
        state_3_1 <= winner_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
        state_3_2 <= winner_3_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
      end
      idle_4 <= auto_in_bready & in_0_bvalid | ~anyValid_1 & idle_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :285:{21,28}, :286:{22,29}, :297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (idle_4 & (|{auto_out_2_bvalid, auto_out_0_bvalid})) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
        automatic logic [2:0] _readys_mask_T_8 = readys_readys_1 & readys_valid_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
        automatic logic [2:0] _readys_mask_T_11 =
          _readys_mask_T_8 | {_readys_mask_T_8[1:0], 1'h0};	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:28:29, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
        readys_mask_1 <= _readys_mask_T_11 | {_readys_mask_T_11[0], 2'h0};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
      end
      if (idle_4) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
        state_4_0 <= winner_4_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
        state_4_2 <= winner_4_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      automatic logic [31:0] _RANDOM[0:3];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        end	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        arFIFOMap_0_count = _RANDOM[2'h0][0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_0_count = _RANDOM[2'h0][3];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_1_count = _RANDOM[2'h0][6];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_1_count = _RANDOM[2'h0][9];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_2_count = _RANDOM[2'h0][12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_2_count = _RANDOM[2'h0][15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_3_count = _RANDOM[2'h0][18];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_3_count = _RANDOM[2'h0][21];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_4_count = _RANDOM[2'h0][24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_4_count = _RANDOM[2'h0][27];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_5_count = _RANDOM[2'h0][30];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_5_count = _RANDOM[2'h1][1];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_6_count = _RANDOM[2'h1][4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_6_count = _RANDOM[2'h1][7];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_7_count = _RANDOM[2'h1][10];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_7_count = _RANDOM[2'h1][13];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_8_count = _RANDOM[2'h1][16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_8_count = _RANDOM[2'h1][19];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_9_count = _RANDOM[2'h1][22];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_9_count = _RANDOM[2'h1][25];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_10_count = _RANDOM[2'h1][28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_10_count = _RANDOM[2'h1][31];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_11_count = _RANDOM[2'h2][2];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_11_count = _RANDOM[2'h2][5];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_12_count = _RANDOM[2'h2][8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_12_count = _RANDOM[2'h2][11];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_13_count = _RANDOM[2'h2][14];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_13_count = _RANDOM[2'h2][17];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_14_count = _RANDOM[2'h2][20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_14_count = _RANDOM[2'h2][23];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_15_count = _RANDOM[2'h2][26];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_15_count = _RANDOM[2'h2][29];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        latched = _RANDOM[2'h3][0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30
        idle_3 = _RANDOM[2'h3][13];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :261:23
        readys_mask = _RANDOM[2'h3][16:14];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
        state_3_0 = _RANDOM[2'h3][17];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
        state_3_1 = _RANDOM[2'h3][18];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
        state_3_2 = _RANDOM[2'h3][19];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
        idle_4 = _RANDOM[2'h3][20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :261:23
        readys_mask_1 = _RANDOM[2'h3][23:21];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
        state_4_0 = _RANDOM[2'h3][24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
        state_4_2 = _RANDOM[2'h3][26];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt3 awIn_0 (	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_awIn_0_io_enq_ready),
    .io_enq_valid (awIn_0_io_enq_valid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:155:51
    .io_enq_bits  ({requestAWIO_0_2, requestAWIO_0_1, requestAWIO_0_0}),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, :79:75, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    .io_deq_ready (auto_in_wvalid & auto_in_wlast & _portsWOI_in_0_wready_T_4),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:162:{50,74}, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_deq_valid (_awIn_0_io_deq_valid),
    .io_deq_bits  (_awIn_0_io_deq_bits)
  );	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  assign auto_in_awready = nodeIn_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :154:45
  assign auto_in_wready = _portsWOI_in_0_wready_T_4 & _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :70:47, :161:43, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_bvalid = in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :297:22
  assign auto_in_bid = _in_0_bT_9;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_bresp =
    (muxState_4_0 ? auto_out_0_bresp : 2'h0)
    | (muxState_4_2 ? auto_out_2_bresp : 2'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_arready = _portsAROI_in_0_arready_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_rvalid = in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :297:22
  assign auto_in_rid = _in_0_rT_19;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_rdata =
    (muxState_3_0 ? auto_out_0_rdata : 64'h0)
    | (muxState_3_1 ? auto_out_1_rdata : 64'h0)
    | (muxState_3_2 ? auto_out_2_rdata : 64'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_rresp =
    (muxState_3_0 ? auto_out_0_rresp : 2'h0)
    | (muxState_3_2 ? auto_out_2_rresp : 2'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_rlast = _in_0_rT_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_out_2_awvalid = in_0_awvalid & requestAWIO_0_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :153:45, :241:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_2_awid = auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_2_awaddr = auto_in_awaddr[27:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :171:28
  assign auto_out_2_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[2];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :70:47, :80:73, :160:43, :241:40
  assign auto_out_2_wdata = auto_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_2_wstrb = auto_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_2_bready = auto_in_bready & (idle_4 ? readys_readys_1[2] : state_4_2);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_out_2_arvalid = auto_in_arvalid & requestARIO_0_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :241:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_2_arid = auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_2_araddr = auto_in_araddr[27:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :171:28
  assign auto_out_2_rready = auto_in_rready & (idle_3 ? readys_readys[2] : state_3_2);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_out_1_awvalid = in_0_awvalid & requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :153:45, :241:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_1_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[1];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :70:47, :80:73, :160:43, :241:40
  assign auto_out_1_arvalid = auto_in_arvalid & requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :241:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_1_arid = auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_araddr = auto_in_araddr[29:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  assign auto_out_1_arsize = auto_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_rready = auto_in_rready & (idle_3 ? readys_readys[1] : state_3_1);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_out_0_awvalid = in_0_awvalid & requestAWIO_0_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :67:97, :153:45, :241:40
  assign auto_out_0_awid = auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_awaddr = auto_in_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_awsize = auto_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :70:47, :80:73, :160:43, :241:40
  assign auto_out_0_wdata = auto_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_wstrb = auto_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_bready = auto_in_bready & (idle_4 ? readys_readys_1[0] : state_4_0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_out_0_arvalid = auto_in_arvalid & requestARIO_0_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :67:97, :241:40
  assign auto_out_0_arid = auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_araddr = auto_in_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_arsize = auto_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_rready = auto_in_rready & (idle_3 ? readys_readys[0] : state_3_0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
endmodule

module APBFanout(	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  input         auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_6_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_6_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_6_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_6_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_6_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_6_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_6_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_6_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_6_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_6_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_5_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_5_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_5_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [29:0] auto_out_5_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_5_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_5_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_5_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_5_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_5_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_5_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_4_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_4_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_4_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [28:0] auto_out_4_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_4_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_4_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_4_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_4_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_4_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_4_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_3_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [28:0] auto_out_3_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_3_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_3_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_3_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_3_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_3_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_2_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_2_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_2_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_2_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_2_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [28:0] auto_out_1_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_1_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_1_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [29:0] auto_out_0_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_0_prdata	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [16:0] _GEN = auto_in_paddr[28:12] ^ 17'h10001;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire        sel_0 =
    {auto_in_paddr[31], auto_in_paddr[29], _GEN[16], auto_in_paddr[16], _GEN[1:0]} == 6'h0
    | {auto_in_paddr[31], ~(auto_in_paddr[29:28])} == 3'h0;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:44:87, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        sel_1 =
    {auto_in_paddr[31],
     auto_in_paddr[29],
     ~(auto_in_paddr[28]),
     auto_in_paddr[16],
     auto_in_paddr[13:12]} == 6'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        sel_2 = {~(auto_in_paddr[31]), auto_in_paddr[29:28]} == 3'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [16:0] _GEN_0 = auto_in_paddr[28:12] ^ 17'h10002;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire        sel_3 =
    {auto_in_paddr[31],
     auto_in_paddr[29],
     _GEN_0[16],
     auto_in_paddr[16],
     _GEN_0[1:0]} == 6'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [16:0] _GEN_1 = auto_in_paddr[28:12] ^ 17'h10011;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire        sel_4 =
    {auto_in_paddr[31], auto_in_paddr[29], _GEN_1[16], _GEN_1[4], _GEN_1[1:0]} == 6'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        sel_5 = {auto_in_paddr[31], auto_in_paddr[29:28] ^ 2'h2} == 3'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [3:0]  _sel_T_36 = auto_in_paddr[31:28] ^ 4'hA;	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire        sel_6 = {_sel_T_36[3], _sel_T_36[1:0]} == 3'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  assign auto_in_pready =
    ~(sel_0 & ~auto_out_0_pready | sel_1 & ~auto_out_1_pready | sel_2 & ~auto_out_2_pready
      | sel_3 & ~auto_out_3_pready | sel_4 & ~auto_out_4_pready | sel_5
      & ~auto_out_5_pready | sel_6 & ~auto_out_6_pready);	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :44:87, :51:{21,44}, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_pslverr =
    sel_0 & auto_out_0_pslverr | sel_1 & auto_out_1_pslverr | sel_2 & auto_out_2_pslverr
    | sel_3 & auto_out_3_pslverr | sel_4 & auto_out_4_pslverr | sel_5 & auto_out_5_pslverr
    | sel_6 & auto_out_6_pslverr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :44:87, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_prdata =
    (sel_0 ? auto_out_0_prdata : 32'h0) | (sel_1 ? auto_out_1_prdata : 32'h0)
    | (sel_2 ? auto_out_2_prdata : 32'h0) | (sel_3 ? auto_out_3_prdata : 32'h0)
    | (sel_4 ? auto_out_4_prdata : 32'h0) | (sel_5 ? auto_out_5_prdata : 32'h0)
    | (sel_6 ? auto_out_6_prdata : 32'h0);	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :44:87, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_out_6_psel = sel_6 & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :47:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_6_penable = sel_6 & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :48:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_6_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_6_paddr = auto_in_paddr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_6_pprot = auto_in_pprot;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_6_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_6_pstrb = auto_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_5_psel = sel_5 & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :47:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_5_penable = sel_5 & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :48:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_5_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_5_paddr = auto_in_paddr[29:0];	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  assign auto_out_5_pprot = auto_in_pprot;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_5_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_5_pstrb = auto_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_4_psel = sel_4 & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :47:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_4_penable = sel_4 & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :48:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_4_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_4_paddr = auto_in_paddr[28:0];	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  assign auto_out_4_pprot = auto_in_pprot;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_4_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_4_pstrb = auto_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_3_psel = sel_3 & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :47:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_3_penable = sel_3 & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :48:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_3_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_3_paddr = auto_in_paddr[28:0];	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  assign auto_out_3_pprot = auto_in_pprot;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_3_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_3_pstrb = auto_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_2_psel = sel_2 & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :47:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_2_penable = sel_2 & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :48:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_2_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_2_paddr = auto_in_paddr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_2_pprot = auto_in_pprot;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_2_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_2_pstrb = auto_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_1_psel = sel_1 & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :47:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_1_penable = sel_1 & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :48:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_1_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_1_paddr = auto_in_paddr[28:0];	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  assign auto_out_1_pprot = auto_in_pprot;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_1_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_1_pstrb = auto_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_0_psel = sel_0 & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :44:87, :47:28
  assign auto_out_0_penable = sel_0 & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :44:87, :48:28
  assign auto_out_0_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_0_paddr = auto_in_paddr[29:0];	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  assign auto_out_0_pprot = auto_in_pprot;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_0_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_0_pstrb = auto_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
endmodule

// external module ysyx_00000000

module CPU(	// src/CPU.scala:33:9
  input         clock,	// src/CPU.scala:33:9
                reset,	// src/CPU.scala:33:9
                auto_master_out_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_master_out_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_master_out_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_master_out_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_master_out_awlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_master_out_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_master_out_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_master_out_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_master_out_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_master_out_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_master_out_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_master_out_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_master_out_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_master_out_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_master_out_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_master_out_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_master_out_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_master_out_arlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_master_out_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_master_out_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_master_out_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_master_out_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_master_out_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_master_out_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_rlast	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  ysyx_23060024 cpu (	// src/CPU.scala:38:21
    .clock                   (clock),
    .reset                   (reset),
    .io_interrupt            (1'h0),	// src/CPU.scala:35:23, :36:19, :38:21
    .io_master_awready      (auto_master_out_awready),
    .io_master_awvalid      (auto_master_out_awvalid),
    .io_master_awid    (auto_master_out_awid),
    .io_master_awaddr  (auto_master_out_awaddr),
    .io_master_awlen   (auto_master_out_awlen),
    .io_master_awsize  (auto_master_out_awsize),
    .io_master_awburst (auto_master_out_awburst),
    .io_master_wready       (auto_master_out_wready),
    .io_master_wvalid       (auto_master_out_wvalid),
    .io_master_wdata   (auto_master_out_wdata),
    .io_master_wstrb   (auto_master_out_wstrb),
    .io_master_wlast   (auto_master_out_wlast),
    .io_master_bready       (auto_master_out_bready),
    .io_master_bvalid       (auto_master_out_bvalid),
    .io_master_bid     (auto_master_out_bid),
    .io_master_bresp   (auto_master_out_bresp),
    .io_master_arready      (auto_master_out_arready),
    .io_master_arvalid      (auto_master_out_arvalid),
    .io_master_arid    (auto_master_out_arid),
    .io_master_araddr  (auto_master_out_araddr),
    .io_master_arlen   (auto_master_out_arlen),
    .io_master_arsize  (auto_master_out_arsize),
    .io_master_arburst (auto_master_out_arburst),
    .io_master_rready       (auto_master_out_rready),
    .io_master_rvalid       (auto_master_out_rvalid),
    .io_master_rid     (auto_master_out_rid),
    .io_master_rdata   (auto_master_out_rdata),
    .io_master_rresp   (auto_master_out_rresp),
    .io_master_rlast   (auto_master_out_rlast),
    .io_slave_awready       (/* unused */),
    .io_slave_awvalid       (1'h0),	// src/CPU.scala:35:23, :36:19, :38:21
    .io_slave_awid     (4'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_awaddr   (32'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_awlen    (8'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_awsize   (3'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_awburst  (2'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_wready        (/* unused */),
    .io_slave_wvalid        (1'h0),	// src/CPU.scala:35:23, :36:19, :38:21
    .io_slave_wdata    (64'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_wstrb    (8'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_wlast    (1'h0),	// src/CPU.scala:35:23, :36:19, :38:21
    .io_slave_bready        (1'h0),	// src/CPU.scala:35:23, :36:19, :38:21
    .io_slave_bvalid        (/* unused */),
    .io_slave_bid      (/* unused */),
    .io_slave_bresp    (/* unused */),
    .io_slave_arready       (/* unused */),
    .io_slave_arvalid       (1'h0),	// src/CPU.scala:35:23, :36:19, :38:21
    .io_slave_arid     (4'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_araddr   (32'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_arlen    (8'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_arsize   (3'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_arburst  (2'h0),	// src/CPU.scala:36:19, :38:21
    .io_slave_rready        (1'h0),	// src/CPU.scala:35:23, :36:19, :38:21
    .io_slave_rvalid        (/* unused */),
    .io_slave_rid      (/* unused */),
    .io_slave_rdata    (/* unused */),
    .io_slave_rresp    (/* unused */),
    .io_slave_rlast    (/* unused */)
  );	// src/CPU.scala:38:21
endmodule

// external module uart_top_apb

module APBUart16550(	// src/device/Uart16550.scala:35:9
  input         clock,	// src/device/Uart16550.scala:35:9
                reset,	// src/device/Uart16550.scala:35:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [28:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         uart_rx,	// src/device/Uart16550.scala:37:18
  output        uart_tx	// src/device/Uart16550.scala:37:18
);

  uart_top_apb muart (	// src/device/Uart16550.scala:39:23
    .clock      (clock),
    .reset      (reset),
    .in_psel    (auto_in_psel),
    .in_penable (auto_in_penable),
    .in_pwrite  (auto_in_pwrite),
    .in_paddr   ({3'h0, auto_in_paddr}),	// src/device/Uart16550.scala:42:17
    .in_pprot   (auto_in_pprot),
    .in_pwdata  (auto_in_pwdata),
    .in_pstrb   (auto_in_pstrb),
    .in_pready  (auto_in_pready),
    .in_pslverr (auto_in_pslverr),
    .in_prdata  (auto_in_prdata),
    .uart_rx    (uart_rx),
    .uart_tx    (uart_tx)
  );	// src/device/Uart16550.scala:39:23
endmodule

// external module gpio_top_apb

module APBGPIO(	// src/device/GPIO.scala:42:9
  input         clock,	// src/device/GPIO.scala:42:9
                reset,	// src/device/GPIO.scala:42:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [28:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [15:0] gpio_bundle_out,	// src/device/GPIO.scala:44:25
  input  [15:0] gpio_bundle_in,	// src/device/GPIO.scala:44:25
  output [7:0]  gpio_bundle_seg_0,	// src/device/GPIO.scala:44:25
                gpio_bundle_seg_1,	// src/device/GPIO.scala:44:25
                gpio_bundle_seg_2,	// src/device/GPIO.scala:44:25
                gpio_bundle_seg_3,	// src/device/GPIO.scala:44:25
                gpio_bundle_seg_4,	// src/device/GPIO.scala:44:25
                gpio_bundle_seg_5,	// src/device/GPIO.scala:44:25
                gpio_bundle_seg_6,	// src/device/GPIO.scala:44:25
                gpio_bundle_seg_7	// src/device/GPIO.scala:44:25
);

  gpio_top_apb mgpio (	// src/device/GPIO.scala:46:23
    .clock      (clock),
    .reset      (reset),
    .in_psel    (auto_in_psel),
    .in_penable (auto_in_penable),
    .in_pwrite  (auto_in_pwrite),
    .in_paddr   ({3'h0, auto_in_paddr}),	// src/device/GPIO.scala:49:17
    .in_pprot   (auto_in_pprot),
    .in_pwdata  (auto_in_pwdata),
    .in_pstrb   (auto_in_pstrb),
    .in_pready  (auto_in_pready),
    .in_pslverr (auto_in_pslverr),
    .in_prdata  (auto_in_prdata),
    .gpio_out   (gpio_bundle_out),
    .gpio_in    (gpio_bundle_in),
    .gpio_seg_0 (gpio_bundle_seg_0),
    .gpio_seg_1 (gpio_bundle_seg_1),
    .gpio_seg_2 (gpio_bundle_seg_2),
    .gpio_seg_3 (gpio_bundle_seg_3),
    .gpio_seg_4 (gpio_bundle_seg_4),
    .gpio_seg_5 (gpio_bundle_seg_5),
    .gpio_seg_6 (gpio_bundle_seg_6),
    .gpio_seg_7 (gpio_bundle_seg_7)
  );	// src/device/GPIO.scala:46:23
endmodule

// external module ps2_top_apb

module APBKeyboard(	// src/device/Keyboard.scala:41:9
  input         clock,	// src/device/Keyboard.scala:41:9
                reset,	// src/device/Keyboard.scala:41:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [28:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         ps2_bundle_clk,	// src/device/Keyboard.scala:43:24
                ps2_bundle_data	// src/device/Keyboard.scala:43:24
);

  ps2_top_apb mps2 (	// src/device/Keyboard.scala:45:22
    .clock      (clock),
    .reset      (reset),
    .in_psel    (auto_in_psel),
    .in_penable (auto_in_penable),
    .in_pwrite  (auto_in_pwrite),
    .in_paddr   ({3'h0, auto_in_paddr}),	// src/device/Keyboard.scala:48:16
    .in_pprot   (auto_in_pprot),
    .in_pwdata  (auto_in_pwdata),
    .in_pstrb   (auto_in_pstrb),
    .in_pready  (auto_in_pready),
    .in_pslverr (auto_in_pslverr),
    .in_prdata  (auto_in_prdata),
    .ps2_clk    (ps2_bundle_clk),
    .ps2_data   (ps2_bundle_data)
  );	// src/device/Keyboard.scala:45:22
endmodule

// external module vga_top_apb

module APBVGA(	// src/device/VGA.scala:45:9
  input         clock,	// src/device/VGA.scala:45:9
                reset,	// src/device/VGA.scala:45:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [29:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  vga_bundle_r,	// src/device/VGA.scala:47:24
                vga_bundle_g,	// src/device/VGA.scala:47:24
                vga_bundle_b,	// src/device/VGA.scala:47:24
  output        vga_bundle_hsync,	// src/device/VGA.scala:47:24
                vga_bundle_vsync,	// src/device/VGA.scala:47:24
                vga_bundle_valid	// src/device/VGA.scala:47:24
);

  vga_top_apb mvga (	// src/device/VGA.scala:49:22
    .clock      (clock),
    .reset      (reset),
    .in_psel    (auto_in_psel),
    .in_penable (auto_in_penable),
    .in_pwrite  (auto_in_pwrite),
    .in_paddr   ({2'h0, auto_in_paddr}),	// src/device/VGA.scala:52:16
    .in_pprot   (auto_in_pprot),
    .in_pwdata  (auto_in_pwdata),
    .in_pstrb   (auto_in_pstrb),
    .in_pready  (auto_in_pready),
    .in_pslverr (auto_in_pslverr),
    .in_prdata  (auto_in_prdata),
    .vga_r      (vga_bundle_r),
    .vga_g      (vga_bundle_g),
    .vga_b      (vga_bundle_b),
    .vga_hsync  (vga_bundle_hsync),
    .vga_vsync  (vga_bundle_vsync),
    .vga_valid  (vga_bundle_valid)
  );	// src/device/VGA.scala:49:22
endmodule

// external module spi_top_apb

module APBSPI(	// src/device/SPI.scala:42:9
  input         clock,	// src/device/SPI.scala:42:9
                reset,	// src/device/SPI.scala:42:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [29:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        spi_bundle_sck,	// src/device/SPI.scala:44:24
  output [7:0]  spi_bundle_ss,	// src/device/SPI.scala:44:24
  output        spi_bundle_mosi,	// src/device/SPI.scala:44:24
  input         spi_bundle_miso	// src/device/SPI.scala:44:24
);

  spi_top_apb mspi (	// src/device/SPI.scala:46:22
    .clock       (clock),
    .reset       (reset),
    .in_psel     (auto_in_psel),
    .in_penable  (auto_in_penable),
    .in_pwrite   (auto_in_pwrite),
    .in_paddr    ({2'h0, auto_in_paddr}),	// src/device/SPI.scala:49:16
    .in_pprot    (auto_in_pprot),
    .in_pwdata   (auto_in_pwdata),
    .in_pstrb    (auto_in_pstrb),
    .in_pready   (auto_in_pready),
    .in_pslverr  (auto_in_pslverr),
    .in_prdata   (auto_in_prdata),
    .spi_sck     (spi_bundle_sck),
    .spi_ss      (spi_bundle_ss),
    .spi_mosi    (spi_bundle_mosi),
    .spi_miso    (spi_bundle_miso),
    .spi_irq_out (/* unused */)
  );	// src/device/SPI.scala:46:22
endmodule

// external module psram_top_apb

module APBPSRAM(	// src/device/PSRAM.scala:46:9
  input         clock,	// src/device/PSRAM.scala:46:9
                reset,	// src/device/PSRAM.scala:46:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        qspi_bundle_sck,	// src/device/PSRAM.scala:48:25
                qspi_bundle_ce_n,	// src/device/PSRAM.scala:48:25
  inout  [3:0]  qspi_bundle_dio	// src/device/PSRAM.scala:48:25
);

  psram_top_apb mpsram (	// src/device/PSRAM.scala:50:24
    .clock      (clock),
    .reset      (reset),
    .in_psel    (auto_in_psel),
    .in_penable (auto_in_penable),
    .in_pwrite  (auto_in_pwrite),
    .in_paddr   (auto_in_paddr),
    .in_pprot   (auto_in_pprot),
    .in_pwdata  (auto_in_pwdata),
    .in_pstrb   (auto_in_pstrb),
    .in_pready  (auto_in_pready),
    .in_pslverr (auto_in_pslverr),
    .in_prdata  (auto_in_prdata),
    .qspi_sck   (qspi_bundle_sck),
    .qspi_ce_n  (qspi_bundle_ce_n),
    .qspi_dio   (qspi_bundle_dio)
  );	// src/device/PSRAM.scala:50:24
endmodule

// external module MROMHelper

module AXI4MROM(	// src/device/MROM.scala:45:9
  input         clock,	// src/device/MROM.scala:45:9
                reset,	// src/device/MROM.scala:45:9
                auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [29:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_rdata	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [31:0] _mrom_rdata;	// src/device/MROM.scala:48:22
  reg         state;	// src/device/MROM.scala:51:24
  wire        _nodeIn_rid_T = ~state & auto_in_arvalid;	// src/device/MROM.scala:51:24, :52:24, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  [63:0] nodeIn_rdata_r;	// src/device/MROM.scala:61:32
  reg  [3:0]  nodeIn_rid_r;	// src/device/MROM.scala:62:30
  `ifndef SYNTHESIS	// src/device/MROM.scala:59:11
    always @(posedge clock) begin	// src/device/MROM.scala:59:11
      if (~reset & _nodeIn_rid_T & auto_in_arsize == 3'h3) begin	// src/device/MROM.scala:59:{11,25,44}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (`ASSERT_VERBOSE_COND_)	// src/device/MROM.scala:59:11
          $error("Assertion failed: do not support 8 byte transfter\n    at MROM.scala:59 assert(!(in.ar.fire && in.ar.bits.size === 3.U), \"do not support 8 byte transfter\")\n");	// src/device/MROM.scala:59:11
        if (`STOP_COND_)	// src/device/MROM.scala:59:11
          $fatal;	// src/device/MROM.scala:59:11
      end
      if (~reset & auto_in_awvalid) begin	// src/device/MROM.scala:59:11, :71:11
        if (`ASSERT_VERBOSE_COND_)	// src/device/MROM.scala:71:11
          $error("Assertion failed: do not support write operations\n    at MROM.scala:71 assert(!in.aw.valid, \"do not support write operations\")\n");	// src/device/MROM.scala:71:11
        if (`STOP_COND_)	// src/device/MROM.scala:71:11
          $fatal;	// src/device/MROM.scala:71:11
      end
      if (~reset & auto_in_wvalid) begin	// src/device/MROM.scala:59:11, :72:11
        if (`ASSERT_VERBOSE_COND_)	// src/device/MROM.scala:72:11
          $error("Assertion failed: do not support write operations\n    at MROM.scala:72 assert(!in. w.valid, \"do not support write operations\")\n");	// src/device/MROM.scala:72:11
        if (`STOP_COND_)	// src/device/MROM.scala:72:11
          $fatal;	// src/device/MROM.scala:72:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// src/device/MROM.scala:45:9
    if (reset)	// src/device/MROM.scala:45:9
      state <= 1'h0;	// src/device/MROM.scala:51:24
    else if (state)	// src/device/MROM.scala:51:24
      state <= ~(auto_in_rready & state);	// src/device/MROM.scala:51:24, :54:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
    else	// src/device/MROM.scala:51:24
      state <= _nodeIn_rid_T;	// src/device/MROM.scala:51:24, src/main/scala/chisel3/util/Decoupled.scala:51:35
    if (_nodeIn_rid_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      nodeIn_rdata_r <= {2{_mrom_rdata}};	// src/device/MROM.scala:48:22, :61:{32,37}
      nodeIn_rid_r <= auto_in_arid;	// src/device/MROM.scala:62:30
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/device/MROM.scala:45:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/device/MROM.scala:45:9
      `FIRRTL_BEFORE_INITIAL	// src/device/MROM.scala:45:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/device/MROM.scala:45:9
      automatic logic [31:0] _RANDOM[0:2];	// src/device/MROM.scala:45:9
      `ifdef INIT_RANDOM_PROLOG_	// src/device/MROM.scala:45:9
        `INIT_RANDOM_PROLOG_	// src/device/MROM.scala:45:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/device/MROM.scala:45:9
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/device/MROM.scala:45:9
        end	// src/device/MROM.scala:45:9
        state = _RANDOM[2'h0][0];	// src/device/MROM.scala:45:9, :51:24
        nodeIn_rdata_r = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2][0]};	// src/device/MROM.scala:45:9, :51:24, :61:32
        nodeIn_rid_r = _RANDOM[2'h2][4:1];	// src/device/MROM.scala:45:9, :61:32, :62:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/device/MROM.scala:45:9
      `FIRRTL_AFTER_INITIAL	// src/device/MROM.scala:45:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MROMHelper mrom (	// src/device/MROM.scala:48:22
    .raddr ({2'h0, auto_in_araddr}),	// src/device/MROM.scala:45:9, :56:19
    .ren   (_nodeIn_rid_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .rdata (_mrom_rdata)
  );	// src/device/MROM.scala:48:22
  assign auto_in_arready = ~state;	// src/device/MROM.scala:45:9, :51:24, :52:24
  assign auto_in_rvalid = state;	// src/device/MROM.scala:45:9, :51:24
  assign auto_in_rid = nodeIn_rid_r;	// src/device/MROM.scala:45:9, :62:30
  assign auto_in_rdata = nodeIn_rdata_r;	// src/device/MROM.scala:45:9, :61:32
endmodule

// VCS coverage exclude_file
module mem_1024x64(	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  input  [9:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [9:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data,
  input  [7:0]  W0_mask
);

  reg [63:0] Memory[0:1023];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _R0_en_d0;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  reg [9:0]  _R0_addr_d0;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  always @(posedge R0_clk) begin	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    _R0_en_d0 <= R0_en;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    _R0_addr_d0 <= R0_addr;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  always @(posedge W0_clk) begin	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[0])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[1])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[2])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[3])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[4])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h20 +: 8] <= W0_data[39:32];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[5])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h28 +: 8] <= W0_data[47:40];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[6])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h30 +: 8] <= W0_data[55:48];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[7])	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h38 +: 8] <= W0_data[63:56];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      reg [31:0] _RANDOM;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    `endif // RANDOMIZE_REG_INIT
    reg [63:0] _RANDOM_MEM;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    initial begin	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      `ifdef RANDOMIZE_MEM_INIT	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
        for (logic [10:0] i = 11'h0; i < 11'h400; i += 11'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
          end
          Memory[i[9:0]] = _RANDOM_MEM;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
        _RANDOM = {`RANDOM};	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
        _R0_en_d0 = _RANDOM[0];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
        _R0_addr_d0 = _RANDOM[10:1];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 64'bx;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
endmodule

module AXI4RAM(	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        nodeIn_arready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:117:31
  wire        nodeIn_awready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:92:32
  wire [63:0] _mem_ext_R0_data;	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  wire        w_sel0 = auto_in_awaddr[27:13] == 15'h7800;	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  reg         w_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:70:25
  reg  [3:0]  w_id;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:71:21
  reg         r_sel1;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:73:25
  reg         w_sel1;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:74:25
  wire        _GEN = nodeIn_awready & auto_in_awvalid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:92:32, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign nodeIn_awready = auto_in_wvalid & (auto_in_bready | ~w_full);	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:70:25, :92:{32,47,50}
  reg         r_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:99:25
  reg  [3:0]  r_id;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:100:21
  wire        ren = nodeIn_arready & auto_in_arvalid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:117:31, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg         rdata_REG;	// rocket-chip/src/main/scala/util/package.scala:100:91
  reg  [7:0]  rdata_r0;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [7:0]  rdata_r1;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [7:0]  rdata_r2;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [7:0]  rdata_r3;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [7:0]  rdata_r4;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [7:0]  rdata_r5;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [7:0]  rdata_r6;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [7:0]  rdata_r7;	// rocket-chip/src/main/scala/util/package.scala:88:63
  assign nodeIn_arready = auto_in_rready | ~r_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:99:25, :117:{31,34}
  always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
    if (reset) begin	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
      w_full <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:70:25
      r_full <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:99:25
    end
    else begin	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
      w_full <= _GEN | ~(auto_in_bready & w_full) & w_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:70:25, :76:{23,32}, :77:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:51:35
      r_full <= ren | ~(auto_in_rready & r_full) & r_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:99:25, :103:{23,32}, :104:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:51:35
    end
    if (_GEN)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      w_id <= auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:71:21
    r_sel1 <= auto_in_araddr[27:13] == 15'h7800;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:73:25, rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    w_sel1 <= w_sel0;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:74:25, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (ren)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      r_id <= auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:100:21
    rdata_REG <= ren;	// rocket-chip/src/main/scala/util/package.scala:100:91, src/main/scala/chisel3/util/Decoupled.scala:51:35
    if (rdata_REG) begin	// rocket-chip/src/main/scala/util/package.scala:100:91
      rdata_r0 <= _mem_ext_R0_data[7:0];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
      rdata_r1 <= _mem_ext_R0_data[15:8];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
      rdata_r2 <= _mem_ext_R0_data[23:16];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
      rdata_r3 <= _mem_ext_R0_data[31:24];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
      rdata_r4 <= _mem_ext_R0_data[39:32];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
      rdata_r5 <= _mem_ext_R0_data[47:40];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
      rdata_r6 <= _mem_ext_R0_data[55:48];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
      rdata_r7 <= _mem_ext_R0_data[63:56];	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:63
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
      automatic logic [31:0] _RANDOM[0:2];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
        end	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
        w_full = _RANDOM[2'h0][0];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25
        w_id = _RANDOM[2'h0][4:1];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25, :71:21
        r_sel1 = _RANDOM[2'h0][5];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25, :73:25
        w_sel1 = _RANDOM[2'h0][6];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25, :74:25
        r_full = _RANDOM[2'h0][7];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25, :99:25
        r_id = _RANDOM[2'h0][11:8];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25, :100:21
        rdata_REG = _RANDOM[2'h0][12];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25, rocket-chip/src/main/scala/util/package.scala:100:91
        rdata_r0 = _RANDOM[2'h0][20:13];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25, rocket-chip/src/main/scala/util/package.scala:88:63
        rdata_r1 = _RANDOM[2'h0][28:21];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25, rocket-chip/src/main/scala/util/package.scala:88:63
        rdata_r2 = {_RANDOM[2'h0][31:29], _RANDOM[2'h1][4:0]};	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25, rocket-chip/src/main/scala/util/package.scala:88:63
        rdata_r3 = _RANDOM[2'h1][12:5];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, rocket-chip/src/main/scala/util/package.scala:88:63
        rdata_r4 = _RANDOM[2'h1][20:13];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, rocket-chip/src/main/scala/util/package.scala:88:63
        rdata_r5 = _RANDOM[2'h1][28:21];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, rocket-chip/src/main/scala/util/package.scala:88:63
        rdata_r6 = {_RANDOM[2'h1][31:29], _RANDOM[2'h2][4:0]};	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, rocket-chip/src/main/scala/util/package.scala:88:63
        rdata_r7 = _RANDOM[2'h2][12:5];	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, rocket-chip/src/main/scala/util/package.scala:88:63
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_1024x64 mem_ext (	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
    .R0_addr (auto_in_araddr[12:3]),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:65:21
    .R0_en   (ren),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (auto_in_awaddr[12:3]),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:66:21
    .W0_en   (_GEN & w_sel0),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:86:22, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (auto_in_wdata),
    .W0_mask (auto_in_wstrb)
  );	// rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26
  assign auto_in_awready = nodeIn_awready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :92:32
  assign auto_in_wready = auto_in_awvalid & (auto_in_bready | ~w_full);	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25, :92:50, :93:{32,47}
  assign auto_in_bvalid = w_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :70:25
  assign auto_in_bid = w_id;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :71:21
  assign auto_in_bresp = w_sel1 ? 2'h0 : 2'h3;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :74:25, :96:26
  assign auto_in_arready = nodeIn_arready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :117:31
  assign auto_in_rvalid = r_full;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :99:25
  assign auto_in_rid = r_id;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :100:21
  assign auto_in_rdata =
    {rdata_REG ? _mem_ext_R0_data[63:56] : rdata_r7,
     rdata_REG ? _mem_ext_R0_data[55:48] : rdata_r6,
     rdata_REG ? _mem_ext_R0_data[47:40] : rdata_r5,
     rdata_REG ? _mem_ext_R0_data[39:32] : rdata_r4,
     rdata_REG ? _mem_ext_R0_data[31:24] : rdata_r3,
     rdata_REG ? _mem_ext_R0_data[23:16] : rdata_r2,
     rdata_REG ? _mem_ext_R0_data[15:8] : rdata_r1,
     rdata_REG ? _mem_ext_R0_data[7:0] : rdata_r0};	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :121:26, rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, rocket-chip/src/main/scala/util/package.scala:88:{42,63}, :100:91
  assign auto_in_rresp = r_sel1 ? 2'h0 : 2'h3;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:53:9, :73:25, :120:26
endmodule

// external module sdram_top_apb

module APBSDRAM(	// src/device/SDRAM.scala:92:9
  input         clock,	// src/device/SDRAM.scala:92:9
                reset,	// src/device/SDRAM.scala:92:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_pprot,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        sdram_bundle_clk,	// src/device/SDRAM.scala:94:26
                sdram_bundle_cke,	// src/device/SDRAM.scala:94:26
                sdram_bundle_cs,	// src/device/SDRAM.scala:94:26
                sdram_bundle_ras,	// src/device/SDRAM.scala:94:26
                sdram_bundle_cas,	// src/device/SDRAM.scala:94:26
                sdram_bundle_we,	// src/device/SDRAM.scala:94:26
  output [13:0] sdram_bundle_a,	// src/device/SDRAM.scala:94:26
  output [1:0]  sdram_bundle_ba,	// src/device/SDRAM.scala:94:26
  output [3:0]  sdram_bundle_dqm,	// src/device/SDRAM.scala:94:26
  inout  [31:0] sdram_bundle_dq	// src/device/SDRAM.scala:94:26
);

  sdram_top_apb msdram (	// src/device/SDRAM.scala:96:24
    .clock      (clock),
    .reset      (reset),
    .in_psel    (auto_in_psel),
    .in_penable (auto_in_penable),
    .in_pwrite  (auto_in_pwrite),
    .in_paddr   (auto_in_paddr),
    .in_pprot   (auto_in_pprot),
    .in_pwdata  (auto_in_pwdata),
    .in_pstrb   (auto_in_pstrb),
    .in_pready  (auto_in_pready),
    .in_pslverr (auto_in_pslverr),
    .in_prdata  (auto_in_prdata),
    .sdram_clk  (sdram_bundle_clk),
    .sdram_cke  (sdram_bundle_cke),
    .sdram_cs   (sdram_bundle_cs),
    .sdram_ras  (sdram_bundle_ras),
    .sdram_cas  (sdram_bundle_cas),
    .sdram_we   (sdram_bundle_we),
    .sdram_a    (sdram_bundle_a),
    .sdram_ba   (sdram_bundle_ba),
    .sdram_dqm  (sdram_bundle_dqm),
    .sdram_dq   (sdram_bundle_dq)
  );	// src/device/SDRAM.scala:96:24
endmodule

// external module apb_delayer

module AXI4ToAPB(	// src/amba/AXI4ToAPB.scala:45:25
  input         clock,	// src/amba/AXI4ToAPB.scala:45:25
                reset,	// src/amba/AXI4ToAPB.scala:45:25
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_prdata	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        nodeOut_penable;	// src/amba/AXI4ToAPB.scala:75:28
  reg  [1:0]  state;	// src/amba/AXI4ToAPB.scala:50:26
  wire        _is_write_T = state == 2'h0;	// src/amba/AXI4ToAPB.scala:50:26, :51:32
  wire        accept_read = _is_write_T & auto_in_arvalid;	// src/amba/AXI4ToAPB.scala:51:{32,44}
  wire        accept_write =
    ~accept_read & _is_write_T & auto_in_awvalid & auto_in_wvalid;	// src/amba/AXI4ToAPB.scala:51:{32,44}, :52:{26,39,61,73}
  reg         is_write_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire        is_write = _is_write_T ? accept_write : is_write_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:51:32, :52:{39,61,73}
  `ifndef SYNTHESIS	// src/amba/AXI4ToAPB.scala:64:13
    always @(posedge clock) begin	// src/amba/AXI4ToAPB.scala:64:13
      if (~reset & auto_in_arvalid & auto_in_arsize > 3'h2) begin	// src/amba/AXI4ToAPB.scala:45:25, :64:{13,25,41}
        if (`ASSERT_VERBOSE_COND_)	// src/amba/AXI4ToAPB.scala:64:13
          $error("Assertion failed\n    at AXI4ToAPB.scala:64 assert(!(ar.valid && ar.bits.size > \"b10\".U))\n");	// src/amba/AXI4ToAPB.scala:64:13
        if (`STOP_COND_)	// src/amba/AXI4ToAPB.scala:64:13
          $fatal;	// src/amba/AXI4ToAPB.scala:64:13
      end
      if (~reset & auto_in_awvalid & auto_in_awsize > 3'h2) begin	// src/amba/AXI4ToAPB.scala:45:25, :64:13, :65:{13,25,41}
        if (`ASSERT_VERBOSE_COND_)	// src/amba/AXI4ToAPB.scala:65:13
          $error("Assertion failed\n    at AXI4ToAPB.scala:65 assert(!(aw.valid && aw.bits.size > \"b10\".U))\n");	// src/amba/AXI4ToAPB.scala:65:13
        if (`STOP_COND_)	// src/amba/AXI4ToAPB.scala:65:13
          $fatal;	// src/amba/AXI4ToAPB.scala:65:13
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [3:0]  rid_reg;	// src/amba/AXI4ToAPB.scala:67:33
  reg  [3:0]  bid_reg;	// src/amba/AXI4ToAPB.scala:68:33
  reg  [31:0] araddr_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [31:0] awaddr_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire [31:0] awaddr_reg = accept_write ? auto_in_awaddr : awaddr_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:52:{39,61,73}
  reg  [63:0] wdata_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire [63:0] wdata_reg = accept_write ? auto_in_wdata : wdata_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:52:{39,61,73}
  reg  [7:0]  wstrb_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire [7:0]  wstrb_reg = accept_write ? auto_in_wstrb : wstrb_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:52:{39,61,73}
  assign nodeOut_penable = state == 2'h1;	// src/amba/AXI4ToAPB.scala:50:26, :75:28
  wire [1:0]  resp = {auto_out_pslverr, 1'h0};	// src/amba/AXI4ToAPB.scala:86:21
  reg  [1:0]  resp_hold_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire [1:0]  resp_hold = nodeOut_penable ? resp : resp_hold_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:75:28, :86:21
  wire        _nodeIn_bvalid_T_2 = state == 2'h2;	// src/amba/AXI4ToAPB.scala:50:26, :88:82
  wire        nodeIn_rvalid =
    ~is_write & (nodeOut_penable & auto_out_pready | _nodeIn_bvalid_T_2);	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:75:28, :88:{19,29,57,72,82}
  reg  [31:0] nodeIn_rdata_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire        nodeIn_bvalid =
    is_write & (nodeOut_penable & auto_out_pready | _nodeIn_bvalid_T_2);	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:75:28, :88:82, :94:{28,56,71}
  always @(posedge clock) begin	// src/amba/AXI4ToAPB.scala:45:25
    if (reset)	// src/amba/AXI4ToAPB.scala:45:25
      state <= 2'h0;	// src/amba/AXI4ToAPB.scala:50:26
    else begin	// src/amba/AXI4ToAPB.scala:45:25
      automatic logic [3:0][1:0] _GEN;	// src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43
      _GEN =
        {{state},
         {{~(auto_in_rready & nodeIn_rvalid | auto_in_bready & nodeIn_bvalid), 1'h0}},
         {auto_out_pready
            ? {~(auto_in_rready & nodeIn_rvalid | auto_in_bready & nodeIn_bvalid),
               1'h0}
            : 2'h1},
         {{1'h0, auto_in_arvalid | auto_in_awvalid & auto_in_wvalid}}};	// src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:{33,39,49,62}, :56:{33,39,55,63}, :57:{43,49,57}, :88:29, :94:28, src/main/scala/chisel3/util/Decoupled.scala:51:35
      state <= _GEN[state];	// src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43
    end
    if (_is_write_T)	// src/amba/AXI4ToAPB.scala:51:32
      is_write_r <= accept_write;	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:52:{39,61,73}
    if (accept_read) begin	// src/amba/AXI4ToAPB.scala:51:44
      rid_reg <= auto_in_arid;	// src/amba/AXI4ToAPB.scala:67:33
      araddr_reg_r <= auto_in_araddr;	// rocket-chip/src/main/scala/util/package.scala:88:63
    end
    if (accept_write) begin	// src/amba/AXI4ToAPB.scala:52:{39,61,73}
      bid_reg <= auto_in_awid;	// src/amba/AXI4ToAPB.scala:68:33
      awaddr_reg_r <= auto_in_awaddr;	// rocket-chip/src/main/scala/util/package.scala:88:63
      wdata_reg_r <= auto_in_wdata;	// rocket-chip/src/main/scala/util/package.scala:88:63
      wstrb_reg_r <= auto_in_wstrb;	// rocket-chip/src/main/scala/util/package.scala:88:63
    end
    if (nodeOut_penable) begin	// src/amba/AXI4ToAPB.scala:75:28
      resp_hold_r <= resp;	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:86:21
      nodeIn_rdata_r <= auto_out_prdata;	// rocket-chip/src/main/scala/util/package.scala:88:63
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/amba/AXI4ToAPB.scala:45:25
    `ifdef FIRRTL_BEFORE_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
      `FIRRTL_BEFORE_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/amba/AXI4ToAPB.scala:45:25
      automatic logic [31:0] _RANDOM[0:5];	// src/amba/AXI4ToAPB.scala:45:25
      `ifdef INIT_RANDOM_PROLOG_	// src/amba/AXI4ToAPB.scala:45:25
        `INIT_RANDOM_PROLOG_	// src/amba/AXI4ToAPB.scala:45:25
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/amba/AXI4ToAPB.scala:45:25
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/amba/AXI4ToAPB.scala:45:25
        end	// src/amba/AXI4ToAPB.scala:45:25
        state = _RANDOM[3'h0][1:0];	// src/amba/AXI4ToAPB.scala:45:25, :50:26
        is_write_r = _RANDOM[3'h0][2];	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25, :50:26
        rid_reg = _RANDOM[3'h0][6:3];	// src/amba/AXI4ToAPB.scala:45:25, :50:26, :67:33
        bid_reg = _RANDOM[3'h0][10:7];	// src/amba/AXI4ToAPB.scala:45:25, :50:26, :68:33
        araddr_reg_r = {_RANDOM[3'h0][31:11], _RANDOM[3'h1][10:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25, :50:26
        awaddr_reg_r = {_RANDOM[3'h1][31:11], _RANDOM[3'h2][10:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        wdata_reg_r = {_RANDOM[3'h2][31:11], _RANDOM[3'h3], _RANDOM[3'h4][10:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        wstrb_reg_r = _RANDOM[3'h4][18:11];	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        resp_hold_r = _RANDOM[3'h4][20:19];	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        nodeIn_rdata_r = {_RANDOM[3'h4][31:21], _RANDOM[3'h5][20:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
      `FIRRTL_AFTER_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign auto_in_awready = accept_write;	// src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}
  assign auto_in_wready = accept_write;	// src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}
  assign auto_in_bvalid = nodeIn_bvalid;	// src/amba/AXI4ToAPB.scala:45:25, :94:28
  assign auto_in_bid = bid_reg;	// src/amba/AXI4ToAPB.scala:45:25, :68:33
  assign auto_in_bresp = resp_hold;	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:45:25
  assign auto_in_arready = accept_read;	// src/amba/AXI4ToAPB.scala:45:25, :51:44
  assign auto_in_rvalid = nodeIn_rvalid;	// src/amba/AXI4ToAPB.scala:45:25, :88:29
  assign auto_in_rid = rid_reg;	// src/amba/AXI4ToAPB.scala:45:25, :67:33
  assign auto_in_rdata =
    {2{nodeOut_penable ? auto_out_prdata : nodeIn_rdata_r}};	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:45:25, :75:28, :89:26
  assign auto_in_rresp = resp_hold;	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:45:25
  assign auto_out_psel = accept_read | accept_write | nodeOut_penable;	// src/amba/AXI4ToAPB.scala:45:25, :51:44, :52:{39,61,73}, :74:{35,52}, :75:28
  assign auto_out_penable = nodeOut_penable;	// src/amba/AXI4ToAPB.scala:45:25, :75:28
  assign auto_out_pwrite = is_write;	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:45:25
  assign auto_out_paddr =
    is_write ? awaddr_reg : accept_read ? auto_in_araddr : araddr_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:45:25, :51:44, :77:25
  assign auto_out_pwdata = awaddr_reg[2] ? wdata_reg[63:32] : wdata_reg[31:0];	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:45:25, :79:{25,36,50,68}
  assign auto_out_pstrb =
    is_write ? (awaddr_reg[2] ? wstrb_reg[7:4] : wstrb_reg[3:0]) : 4'h0;	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:45:25, :79:36, :80:{25,39,64,80}
endmodule

module Queue1_BundleMap(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
         reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_enq_bits_real_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_bits_real_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg ram_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_real_last <= io_enq_bits_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram_real_last = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_real_last = ram_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module AXI4UserYanker(	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awecho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_becho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arecho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_recho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_rlast	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _Queue1_BundleMap_31_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_31_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_31_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_30_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_30_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_30_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_29_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_29_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_29_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_28_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_28_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_28_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_27_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_27_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_27_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_26_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_26_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_26_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_25_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_25_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_25_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_24_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_24_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_24_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_23_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_23_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_23_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_22_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_22_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_22_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_21_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_21_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_21_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_20_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_20_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_20_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_19_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_19_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_19_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_18_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_18_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_18_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_17_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_17_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_17_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_16_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_16_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_16_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_15_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_15_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_15_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_14_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_14_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_14_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_13_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_13_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_13_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_12_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_12_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_12_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_11_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_11_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_11_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_10_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_10_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_10_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_9_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_9_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_9_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_8_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_8_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_8_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_7_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_7_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_7_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_6_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_6_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_6_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_5_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_5_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_5_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_4_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_4_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_4_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_3_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_3_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_3_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_2_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_2_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_2_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_1_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_1_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_1_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [15:0] _GEN =
    {{_Queue1_BundleMap_15_io_enq_ready},
     {_Queue1_BundleMap_14_io_enq_ready},
     {_Queue1_BundleMap_13_io_enq_ready},
     {_Queue1_BundleMap_12_io_enq_ready},
     {_Queue1_BundleMap_11_io_enq_ready},
     {_Queue1_BundleMap_10_io_enq_ready},
     {_Queue1_BundleMap_9_io_enq_ready},
     {_Queue1_BundleMap_8_io_enq_ready},
     {_Queue1_BundleMap_7_io_enq_ready},
     {_Queue1_BundleMap_6_io_enq_ready},
     {_Queue1_BundleMap_5_io_enq_ready},
     {_Queue1_BundleMap_4_io_enq_ready},
     {_Queue1_BundleMap_3_io_enq_ready},
     {_Queue1_BundleMap_2_io_enq_ready},
     {_Queue1_BundleMap_1_io_enq_ready},
     {_Queue1_BundleMap_io_enq_ready}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
  wire [15:0] _GEN_0 =
    {{_Queue1_BundleMap_15_io_deq_bits_real_last},
     {_Queue1_BundleMap_14_io_deq_bits_real_last},
     {_Queue1_BundleMap_13_io_deq_bits_real_last},
     {_Queue1_BundleMap_12_io_deq_bits_real_last},
     {_Queue1_BundleMap_11_io_deq_bits_real_last},
     {_Queue1_BundleMap_10_io_deq_bits_real_last},
     {_Queue1_BundleMap_9_io_deq_bits_real_last},
     {_Queue1_BundleMap_8_io_deq_bits_real_last},
     {_Queue1_BundleMap_7_io_deq_bits_real_last},
     {_Queue1_BundleMap_6_io_deq_bits_real_last},
     {_Queue1_BundleMap_5_io_deq_bits_real_last},
     {_Queue1_BundleMap_4_io_deq_bits_real_last},
     {_Queue1_BundleMap_3_io_deq_bits_real_last},
     {_Queue1_BundleMap_2_io_deq_bits_real_last},
     {_Queue1_BundleMap_1_io_deq_bits_real_last},
     {_Queue1_BundleMap_io_deq_bits_real_last}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
  wire        _GEN_1 = auto_out_rvalid & auto_in_rready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:37
  wire        _GEN_2 = auto_in_arvalid & auto_out_arready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:78:37
  wire [15:0] _GEN_3 =
    {{_Queue1_BundleMap_31_io_enq_ready},
     {_Queue1_BundleMap_30_io_enq_ready},
     {_Queue1_BundleMap_29_io_enq_ready},
     {_Queue1_BundleMap_28_io_enq_ready},
     {_Queue1_BundleMap_27_io_enq_ready},
     {_Queue1_BundleMap_26_io_enq_ready},
     {_Queue1_BundleMap_25_io_enq_ready},
     {_Queue1_BundleMap_24_io_enq_ready},
     {_Queue1_BundleMap_23_io_enq_ready},
     {_Queue1_BundleMap_22_io_enq_ready},
     {_Queue1_BundleMap_21_io_enq_ready},
     {_Queue1_BundleMap_20_io_enq_ready},
     {_Queue1_BundleMap_19_io_enq_ready},
     {_Queue1_BundleMap_18_io_enq_ready},
     {_Queue1_BundleMap_17_io_enq_ready},
     {_Queue1_BundleMap_16_io_enq_ready}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
  `ifndef SYNTHESIS	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
    always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
      automatic logic [15:0] _GEN_4 =
        {{_Queue1_BundleMap_15_io_deq_valid},
         {_Queue1_BundleMap_14_io_deq_valid},
         {_Queue1_BundleMap_13_io_deq_valid},
         {_Queue1_BundleMap_12_io_deq_valid},
         {_Queue1_BundleMap_11_io_deq_valid},
         {_Queue1_BundleMap_10_io_deq_valid},
         {_Queue1_BundleMap_9_io_deq_valid},
         {_Queue1_BundleMap_8_io_deq_valid},
         {_Queue1_BundleMap_7_io_deq_valid},
         {_Queue1_BundleMap_6_io_deq_valid},
         {_Queue1_BundleMap_5_io_deq_valid},
         {_Queue1_BundleMap_4_io_deq_valid},
         {_Queue1_BundleMap_3_io_deq_valid},
         {_Queue1_BundleMap_2_io_deq_valid},
         {_Queue1_BundleMap_1_io_deq_valid},
         {_Queue1_BundleMap_io_deq_valid}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      automatic logic [15:0] _GEN_5 =
        {{_Queue1_BundleMap_31_io_deq_valid},
         {_Queue1_BundleMap_30_io_deq_valid},
         {_Queue1_BundleMap_29_io_deq_valid},
         {_Queue1_BundleMap_28_io_deq_valid},
         {_Queue1_BundleMap_27_io_deq_valid},
         {_Queue1_BundleMap_26_io_deq_valid},
         {_Queue1_BundleMap_25_io_deq_valid},
         {_Queue1_BundleMap_24_io_deq_valid},
         {_Queue1_BundleMap_23_io_deq_valid},
         {_Queue1_BundleMap_22_io_deq_valid},
         {_Queue1_BundleMap_21_io_deq_valid},
         {_Queue1_BundleMap_20_io_deq_valid},
         {_Queue1_BundleMap_19_io_deq_valid},
         {_Queue1_BundleMap_18_io_deq_valid},
         {_Queue1_BundleMap_17_io_deq_valid},
         {_Queue1_BundleMap_16_io_deq_valid}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      if (~reset & ~(~auto_out_rvalid | _GEN_4[auto_out_rid])) begin	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:{14,15,28}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
          $error("Assertion failed\n    at UserYanker.scala:66 assert (!out.r.valid || r_valid) // Q must be ready faster than the response\n");	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
      end
      if (~reset & ~(~auto_out_bvalid | _GEN_5[auto_out_bid])) begin	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14, :95:{14,15,28}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:95:14
          $error("Assertion failed\n    at UserYanker.scala:95 assert (!out.b.valid || b_valid) // Q must be ready faster than the response\n");	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:95:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:95:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:95:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [15:0] _GEN_6 =
    {{_Queue1_BundleMap_31_io_deq_bits_real_last},
     {_Queue1_BundleMap_30_io_deq_bits_real_last},
     {_Queue1_BundleMap_29_io_deq_bits_real_last},
     {_Queue1_BundleMap_28_io_deq_bits_real_last},
     {_Queue1_BundleMap_27_io_deq_bits_real_last},
     {_Queue1_BundleMap_26_io_deq_bits_real_last},
     {_Queue1_BundleMap_25_io_deq_bits_real_last},
     {_Queue1_BundleMap_24_io_deq_bits_real_last},
     {_Queue1_BundleMap_23_io_deq_bits_real_last},
     {_Queue1_BundleMap_22_io_deq_bits_real_last},
     {_Queue1_BundleMap_21_io_deq_bits_real_last},
     {_Queue1_BundleMap_20_io_deq_bits_real_last},
     {_Queue1_BundleMap_19_io_deq_bits_real_last},
     {_Queue1_BundleMap_18_io_deq_bits_real_last},
     {_Queue1_BundleMap_17_io_deq_bits_real_last},
     {_Queue1_BundleMap_16_io_deq_bits_real_last}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
  wire        _GEN_7 = auto_out_bvalid & auto_in_bready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:37
  wire        _GEN_8 = auto_in_awvalid & auto_out_awready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:107:37
  Queue1_BundleMap Queue1_BundleMap (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h0),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h0 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_1 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_1_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h1),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h1 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_1_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_1_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_2 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_2_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h2),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h2 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_2_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_2_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_3 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_3_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h3),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h3 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_3_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_3_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_4 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_4_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h4),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h4 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_4_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_4_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_5 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_5_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h5),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h5 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_5_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_5_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_6 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_6_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h6),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h6 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_6_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_6_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_7 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_7_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h7),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h7 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_7_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_7_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_8 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_8_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h8),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h8 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_8_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_8_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_9 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_9_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h9),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h9 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_9_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_9_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_10 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_10_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hA),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hA & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_10_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_10_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_11 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_11_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hB),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hB & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_11_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_11_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_12 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_12_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hC),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hC & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_12_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_12_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_13 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_13_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hD),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hD & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_13_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_13_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_14 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_14_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hE),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hE & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_14_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_14_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_15 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_15_io_enq_ready),
    .io_enq_valid          (_GEN_2 & (&auto_in_arid)),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & (&auto_out_rid) & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_15_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_15_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_16 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_16_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h0),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h0),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_16_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_16_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_17 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_17_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h1),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h1),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_17_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_17_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_18 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_18_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h2),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h2),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_18_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_18_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_19 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_19_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h3),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h3),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_19_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_19_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_20 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_20_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h4),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h4),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_20_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_20_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_21 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_21_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h5),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h5),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_21_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_21_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_22 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_22_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h6),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h6),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_22_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_22_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_23 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_23_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h7),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h7),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_23_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_23_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_24 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_24_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h8),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h8),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_24_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_24_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_25 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_25_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h9),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h9),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_25_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_25_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_26 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_26_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hA),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hA),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_26_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_26_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_27 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_27_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hB),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hB),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_27_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_27_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_28 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_28_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hC),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hC),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_28_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_28_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_29 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_29_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hD),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hD),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_29_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_29_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_30 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_30_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hE),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hE),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_30_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_30_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_31 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_31_io_enq_ready),
    .io_enq_valid          (_GEN_8 & (&auto_in_awid)),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & (&auto_out_bid)),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_31_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_31_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  assign auto_in_awready = auto_out_awready & _GEN_3[auto_in_awid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :86:36
  assign auto_in_wready = auto_out_wready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_bvalid = auto_out_bvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_bid = auto_out_bid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_bresp = auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_becho_real_last = _GEN_6[auto_out_bid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :99:22
  assign auto_in_arready = auto_out_arready & _GEN[auto_in_arid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :57:36
  assign auto_in_rvalid = auto_out_rvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_rid = auto_out_rid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_rdata = auto_out_rdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_rresp = auto_out_rresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_recho_real_last = _GEN_0[auto_out_rid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :70:22
  assign auto_in_rlast = auto_out_rlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_awvalid = auto_in_awvalid & _GEN_3[auto_in_awid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :86:36, :87:36
  assign auto_out_awid = auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_awaddr = auto_in_awaddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_awsize = auto_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_wvalid = auto_in_wvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_wdata = auto_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_wstrb = auto_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_wlast = auto_in_wlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_bready = auto_in_bready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_arvalid = auto_in_arvalid & _GEN[auto_in_arid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :57:36, :58:36
  assign auto_out_arid = auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_araddr = auto_in_araddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_arsize = auto_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_rready = auto_in_rready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
endmodule

module Queue1_AXI4BundleAR(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [48:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
      ram <=
        {io_enq_bits_burst,
         io_enq_bits_size,
         io_enq_bits_len,
         io_enq_bits_addr,
         io_enq_bits_id};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][17:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits_id = full ? ram[3:0] : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_addr = full ? ram[35:4] : io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_len = full ? ram[43:36] : io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_size = full ? ram[46:44] : io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_burst = full ? ram[48:47] : io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
endmodule

module Queue1_AXI4BundleAW(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [48:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
      ram <=
        {io_enq_bits_burst,
         io_enq_bits_size,
         io_enq_bits_len,
         io_enq_bits_addr,
         io_enq_bits_id};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][17:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits_id = full ? ram[3:0] : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_addr = full ? ram[35:4] : io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_len = full ? ram[43:36] : io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_size = full ? ram[46:44] : io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_burst = full ? ram[48:47] : io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
endmodule

module Queue1_AXI4BundleW(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [72:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
      ram <= {io_enq_bits_last, io_enq_bits_strb, io_enq_bits_data};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2][9:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[2'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits_data = full ? ram[63:0] : io_enq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_strb = full ? ram[71:64] : io_enq_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_last = full ? ram[72] : io_enq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
endmodule

module AXI4Fragmenter(	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_awlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_arlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_awecho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_becho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_arecho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_recho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_rlast	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire             nodeOut_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:33
  wire             w_idle;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:173:30
  wire             in_awready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:164:35
  wire             _in_wdeq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _in_wdeq_q_io_deq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _deq_q_1_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _deq_q_1_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]       _deq_q_1_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [2:0]       _deq_q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [1:0]       _deq_q_1_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]       _deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [2:0]       _deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [1:0]       _deq_q_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg              busy;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [31:0]      r_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]       r_len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]       len = busy ? r_len : _deq_q_io_deq_bits_len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      addr = busy ? r_addr : _deq_q_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _out_bits_addr_T = ~addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [9:0]       _out_bits_addr_T_2 = 10'h7 << _deq_q_io_deq_bits_size;	// rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg              busy_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [31:0]      r_addr_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]       r_len_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]       len_1 = busy_1 ? r_len_1 : _deq_q_1_io_deq_bits_len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      addr_1 = busy_1 ? r_addr_1 : _deq_q_1_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _out_bits_addr_T_7 = ~addr_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [9:0]       _out_bits_addr_T_9 = 10'h7 << _deq_q_1_io_deq_bits_size;	// rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg              wbeats_latched;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:156:35
  wire             _in_awready_T = w_idle | wbeats_latched;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:156:35, :163:52, :173:30
  wire             nodeOut_awvalid = _deq_q_1_io_deq_valid & _in_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:163:{35,52}, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign in_awready = auto_out_awready & _in_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:163:52, :164:35
  wire             wbeats_valid = _deq_q_1_io_deq_valid & ~wbeats_latched;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:156:35, :165:{35,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg  [8:0]       w_counter;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:172:30
  assign w_idle = w_counter == 9'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:172:30, :173:30
  wire [8:0]       w_todo = w_idle ? {8'h0, wbeats_valid} : w_counter;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:165:35, :172:30, :173:30, :174:{23,35}
  wire             w_last = w_todo == 9'h1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:174:23, :175:27
  wire             _wcounter_T = auto_out_wready & nodeOut_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign nodeOut_wvalid = _in_wdeq_q_io_deq_valid & (~w_idle | wbeats_valid);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:165:35, :173:30, :181:{33,37,51}, src/main/scala/chisel3/util/Decoupled.scala:362:21
  `ifndef SYNTHESIS	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
    always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
      if (~reset & ~(~_wcounter_T | (|w_todo))) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:174:23, :177:{14,15,27,37}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
          $error("Assertion failed\n    at Fragmenter.scala:177 assert (!out.w.fire || w_todo =/= 0.U) // underflow impossible\n");	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
      end
      if (~reset & ~(~nodeOut_wvalid | ~_in_wdeq_q_io_deq_bits_last | w_last)) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:175:27, :177:14, :181:33, :186:{14,15,28,31,47}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:186:14
          $error("Assertion failed\n    at Fragmenter.scala:186 assert (!out.w.valid || !in_w.bits.last || w_last)\n");	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:186:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:186:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:186:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire             nodeOut_bready = auto_in_bready | ~auto_out_becho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:204:{33,36}
  reg  [1:0]       error_0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_2;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_3;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_4;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_5;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_6;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_7;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_8;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_9;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_10;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_11;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_12;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_13;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_14;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_15;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  wire [15:0][1:0] _GEN =
    {{error_15},
     {error_14},
     {error_13},
     {error_12},
     {error_11},
     {error_10},
     {error_9},
     {error_8},
     {error_7},
     {error_6},
     {error_5},
     {error_4},
     {error_3},
     {error_2},
     {error_1},
     {error_0}};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
  always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
    automatic logic _GEN_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    automatic logic _GEN_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    _GEN_0 = auto_out_arready & _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21
    _GEN_1 = in_awready & _deq_q_1_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:164:35, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21
    if (reset) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      busy <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29
      busy_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29
      wbeats_latched <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:156:35
      w_counter <= 9'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:172:30
      error_0 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_1 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_2 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_3 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_4 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_5 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_6 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_7 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_8 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_9 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_10 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_11 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_12 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_13 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_14 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_15 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
    end
    else begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      automatic logic _GEN_2 = nodeOut_bready & auto_out_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:204:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        busy <= |len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :68:23, :114:27
      if (_GEN_1)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        busy_1 <= |len_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :68:23, :114:27
      wbeats_latched <=
        ~(auto_out_awready & nodeOut_awvalid)
        & (wbeats_valid & w_idle | wbeats_latched);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:156:35, :159:{26,43,60}, :160:{26,43}, :163:35, :165:35, :173:30, src/main/scala/chisel3/util/Decoupled.scala:51:35
      w_counter <= w_todo - {8'h0, _wcounter_T};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:172:30, :174:23, :176:27, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (auto_out_bid == 4'h0 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_0 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_0 <= error_0 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h1 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_1 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_1 <= error_1 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h2 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_2 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_2 <= error_2 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h3 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_3 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_3 <= error_3 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h4 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_4 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_4 <= error_4 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h5 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_5 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_5 <= error_5 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h6 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_6 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_6 <= error_6 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h7 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_7 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_7 <= error_7 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h8 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_8 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_8 <= error_8 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h9 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_9 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_9 <= error_9 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'hA & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_10 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_10 <= error_10 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'hB & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_11 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_11 <= error_11 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'hC & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_12 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_12 <= error_12 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'hD & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_13 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_13 <= error_13 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'hE & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_14 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_14 <= error_14 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if ((&auto_out_bid) & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_15 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_15 <= error_15 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
    end
    if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_deq_q_io_deq_bits_burst == 2'h0)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :96:34, src/main/scala/chisel3/util/Decoupled.scala:362:21
        r_addr <= _deq_q_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, src/main/scala/chisel3/util/Decoupled.scala:362:21
      else begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:96:34
        automatic logic [31:0] _inc_addr_T_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:104:29
        _inc_addr_T_1 = addr + {16'h0, 16'h1 << _deq_q_io_deq_bits_size};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        if (_deq_q_io_deq_bits_burst == 2'h2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :107:28, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [22:0] _wrapMask_T_1 =
            {7'h0, _deq_q_io_deq_bits_len, 8'hFF} << _deq_q_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [31:0] _mux_addr_T_1 = ~_deq_q_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:362:21
          r_addr <=
            {17'h0, _inc_addr_T_1[14:0] & _wrapMask_T_1[22:8]}
            | ~{_mux_addr_T_1[31:15], _mux_addr_T_1[14:0] | _wrapMask_T_1[22:8]};	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29, :108:{33,45,47,49,62}
        end
        else	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:107:28
          r_addr <= _inc_addr_T_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29
      end
      r_len <= len - 8'h1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25
    end
    if (_GEN_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_deq_q_1_io_deq_bits_burst == 2'h0)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :96:34, src/main/scala/chisel3/util/Decoupled.scala:362:21
        r_addr_1 <= _deq_q_1_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, src/main/scala/chisel3/util/Decoupled.scala:362:21
      else begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:96:34
        automatic logic [31:0] _inc_addr_T_3;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:104:29
        _inc_addr_T_3 = addr_1 + {16'h0, 16'h1 << _deq_q_1_io_deq_bits_size};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        if (_deq_q_1_io_deq_bits_burst == 2'h2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :107:28, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [22:0] _wrapMask_T_3 =
            {7'h0, _deq_q_1_io_deq_bits_len, 8'hFF} << _deq_q_1_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [31:0] _mux_addr_T_6 = ~_deq_q_1_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:362:21
          r_addr_1 <=
            {17'h0, _inc_addr_T_3[14:0] & _wrapMask_T_3[22:8]}
            | ~{_mux_addr_T_6[31:15], _mux_addr_T_6[14:0] | _wrapMask_T_3[22:8]};	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29, :108:{33,45,47,49,62}
        end
        else	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:107:28
          r_addr_1 <= _inc_addr_T_3;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29
      end
      r_len_1 <= len_1 - 8'h1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      automatic logic [31:0] _RANDOM[0:3];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
        end	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
        busy = _RANDOM[2'h0][0];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :64:29
        r_addr = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :64:29, :65:25
        r_len = _RANDOM[2'h1][8:1];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :66:25
        busy_1 = _RANDOM[2'h1][9];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :64:29, :65:25
        r_addr_1 = {_RANDOM[2'h1][31:10], _RANDOM[2'h2][9:0]};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25
        r_len_1 = _RANDOM[2'h2][17:10];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :66:25
        wbeats_latched = _RANDOM[2'h2][18];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :156:35
        w_counter = _RANDOM[2'h2][27:19];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :172:30
        error_0 = _RANDOM[2'h2][29:28];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :207:26
        error_1 = _RANDOM[2'h2][31:30];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :207:26
        error_2 = _RANDOM[2'h3][1:0];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_3 = _RANDOM[2'h3][3:2];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_4 = _RANDOM[2'h3][5:4];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_5 = _RANDOM[2'h3][7:6];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_6 = _RANDOM[2'h3][9:8];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_7 = _RANDOM[2'h3][11:10];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_8 = _RANDOM[2'h3][13:12];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_9 = _RANDOM[2'h3][15:14];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_10 = _RANDOM[2'h3][17:16];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_11 = _RANDOM[2'h3][19:18];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_12 = _RANDOM[2'h3][21:20];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_13 = _RANDOM[2'h3][23:22];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_14 = _RANDOM[2'h3][25:24];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_15 = _RANDOM[2'h3][27:26];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_AXI4BundleAR deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_arready),
    .io_enq_valid      (auto_in_arvalid),
    .io_enq_bits_id    (auto_in_arid),
    .io_enq_bits_addr  (auto_in_araddr),
    .io_enq_bits_len   (auto_in_arlen),
    .io_enq_bits_size  (auto_in_arsize),
    .io_enq_bits_burst (auto_in_arburst),
    .io_deq_ready      (auto_out_arready & ~(|len)),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27, :115:30
    .io_deq_valid      (_deq_q_io_deq_valid),
    .io_deq_bits_id    (auto_out_arid),
    .io_deq_bits_addr  (_deq_q_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_io_deq_bits_burst)
  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  Queue1_AXI4BundleAW deq_q_1 (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_awready),
    .io_enq_valid      (auto_in_awvalid),
    .io_enq_bits_id    (auto_in_awid),
    .io_enq_bits_addr  (auto_in_awaddr),
    .io_enq_bits_len   (auto_in_awlen),
    .io_enq_bits_size  (auto_in_awsize),
    .io_enq_bits_burst (auto_in_awburst),
    .io_deq_ready      (in_awready & ~(|len_1)),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27, :115:30, :164:35
    .io_deq_valid      (_deq_q_1_io_deq_valid),
    .io_deq_bits_id    (auto_out_awid),
    .io_deq_bits_addr  (_deq_q_1_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_1_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_1_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_1_io_deq_bits_burst)
  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  Queue1_AXI4BundleW in_wdeq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_in_wready),
    .io_enq_valid     (auto_in_wvalid),
    .io_enq_bits_data (auto_in_wdata),
    .io_enq_bits_strb (auto_in_wstrb),
    .io_enq_bits_last (auto_in_wlast),
    .io_deq_ready     (auto_out_wready & (~w_idle | wbeats_valid)),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:165:35, :173:30, :181:37, :182:{33,51}
    .io_deq_valid     (_in_wdeq_q_io_deq_valid),
    .io_deq_bits_data (auto_out_wdata),
    .io_deq_bits_strb (auto_out_wstrb),
    .io_deq_bits_last (_in_wdeq_q_io_deq_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_in_bvalid = auto_out_bvalid & auto_out_becho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :203:33
  assign auto_in_bid = auto_out_bid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  assign auto_in_bresp = auto_out_bresp | _GEN[auto_out_bid];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :208:41
  assign auto_in_rvalid = auto_out_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  assign auto_in_rid = auto_out_rid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  assign auto_in_rdata = auto_out_rdata;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  assign auto_in_rresp = auto_out_rresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  assign auto_in_rlast = auto_out_rlast & auto_out_recho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :194:41
  assign auto_out_awvalid = nodeOut_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :163:35
  assign auto_out_awaddr =
    ~{_out_bits_addr_T_7[31:3], _out_bits_addr_T_7[2:0] | ~(_out_bits_addr_T_9[2:0])};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :126:{26,28,34}, rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}
  assign auto_out_awsize = _deq_q_1_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_out_awecho_real_last = ~(|len_1);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :68:23, :114:27
  assign auto_out_wvalid = nodeOut_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :181:33
  assign auto_out_wlast = w_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :175:27
  assign auto_out_bready = nodeOut_bready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :204:33
  assign auto_out_arvalid = _deq_q_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_out_araddr =
    ~{_out_bits_addr_T[31:3], _out_bits_addr_T[2:0] | ~(_out_bits_addr_T_2[2:0])};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :126:{26,28,34}, rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}
  assign auto_out_arsize = _deq_q_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_out_arecho_real_last = ~(|len);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :68:23, :114:27
  assign auto_out_rready = auto_in_rready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
endmodule

module NonSyncResetSynchronizerPrimitiveShiftReg_d10(	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
  input  clock,	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
         io_d,	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
);

  reg sync_0;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_1;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_2;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_3;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_4;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_5;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_6;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_7;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_8;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_9;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  always @(posedge clock) begin	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    sync_0 <= sync_1;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_1 <= sync_2;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_2 <= sync_3;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_3 <= sync_4;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_4 <= sync_5;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_5 <= sync_6;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_6 <= sync_7;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_7 <= sync_8;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_8 <= sync_9;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_9 <= io_d;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      automatic logic [31:0] _RANDOM[0:0];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
        sync_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_4 = _RANDOM[/*Zero width*/ 1'b0][4];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_5 = _RANDOM[/*Zero width*/ 1'b0][5];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_6 = _RANDOM[/*Zero width*/ 1'b0][6];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_7 = _RANDOM[/*Zero width*/ 1'b0][7];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_8 = _RANDOM[/*Zero width*/ 1'b0][8];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_9 = _RANDOM[/*Zero width*/ 1'b0][9];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_q = sync_0;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
endmodule

module SynchronizerShiftReg_w1_d10(	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:169:7
  input  clock,	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:169:7
         io_d,	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
);

  NonSyncResetSynchronizerPrimitiveShiftReg_d10 output_chain (	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .io_d  (io_d),
    .io_q  (io_q)
  );	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
endmodule

module ysyxSoCASIC(	// src/SoC.scala:59:9
  input         clock,	// src/SoC.scala:59:9
                reset,	// src/SoC.scala:59:9
  output        spi_sck,	// src/SoC.scala:86:17
  output [7:0]  spi_ss,	// src/SoC.scala:86:17
  output        spi_mosi,	// src/SoC.scala:86:17
  input         spi_miso,	// src/SoC.scala:86:17
                uart_rx,	// src/SoC.scala:87:18
  output        uart_tx,	// src/SoC.scala:87:18
                psram_sck,	// src/SoC.scala:88:19
                psram_ce_n,	// src/SoC.scala:88:19
  inout  [3:0]  psram_dio,	// src/SoC.scala:88:19
  output        sdram_clk,	// src/SoC.scala:89:19
                sdram_cke,	// src/SoC.scala:89:19
                sdram_cs,	// src/SoC.scala:89:19
                sdram_ras,	// src/SoC.scala:89:19
                sdram_cas,	// src/SoC.scala:89:19
                sdram_we,	// src/SoC.scala:89:19
  output [13:0] sdram_a,	// src/SoC.scala:89:19
  output [1:0]  sdram_ba,	// src/SoC.scala:89:19
  output [3:0]  sdram_dqm,	// src/SoC.scala:89:19
  inout  [31:0] sdram_dq,	// src/SoC.scala:89:19
  output [15:0] gpio_out,	// src/SoC.scala:90:18
  input  [15:0] gpio_in,	// src/SoC.scala:90:18
  output [7:0]  gpio_seg_0,	// src/SoC.scala:90:18
                gpio_seg_1,	// src/SoC.scala:90:18
                gpio_seg_2,	// src/SoC.scala:90:18
                gpio_seg_3,	// src/SoC.scala:90:18
                gpio_seg_4,	// src/SoC.scala:90:18
                gpio_seg_5,	// src/SoC.scala:90:18
                gpio_seg_6,	// src/SoC.scala:90:18
                gpio_seg_7,	// src/SoC.scala:90:18
  input         ps2_clk,	// src/SoC.scala:91:17
                ps2_data,	// src/SoC.scala:91:17
  output [7:0]  vga_r,	// src/SoC.scala:92:17
                vga_g,	// src/SoC.scala:92:17
                vga_b,	// src/SoC.scala:92:17
  output        vga_hsync,	// src/SoC.scala:92:17
                vga_vsync,	// src/SoC.scala:92:17
                vga_valid	// src/SoC.scala:92:17
);

  wire        _cpu_reset_chain_io_q;	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
  wire        _axi4frag_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [63:0] _axi4frag_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_awid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_out_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [2:0]  _axi4frag_auto_out_awsize;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_awecho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [63:0] _axi4frag_auto_out_wdata;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [7:0]  _axi4frag_auto_out_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_wlast;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_bready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_arid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_out_araddr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [2:0]  _axi4frag_auto_out_arsize;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_arecho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_rready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4yank_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_becho_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [63:0] _axi4yank_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_recho_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_awvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_out_awid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [31:0] _axi4yank_auto_out_awaddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_awsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_wvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [63:0] _axi4yank_auto_out_wdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [7:0]  _axi4yank_auto_out_wstrb;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_wlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_bready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_arvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_out_arid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [31:0] _axi4yank_auto_out_araddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_arsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_rready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi42apb_auto_in_awready;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_wready;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_bvalid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [3:0]  _axi42apb_auto_in_bid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [1:0]  _axi42apb_auto_in_bresp;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_arready;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_rvalid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [3:0]  _axi42apb_auto_in_rid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [63:0] _axi42apb_auto_in_rdata;	// src/amba/AXI4ToAPB.scala:103:30
  wire [1:0]  _axi42apb_auto_in_rresp;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_out_psel;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_out_penable;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_out_pwrite;	// src/amba/AXI4ToAPB.scala:103:30
  wire [31:0] _axi42apb_auto_out_paddr;	// src/amba/AXI4ToAPB.scala:103:30
  wire [31:0] _axi42apb_auto_out_pwdata;	// src/amba/AXI4ToAPB.scala:103:30
  wire [3:0]  _axi42apb_auto_out_pstrb;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _apbdelay_delayer_in_pready;	// src/amba/APBDelayer.scala:34:27
  wire        _apbdelay_delayer_in_pslverr;	// src/amba/APBDelayer.scala:34:27
  wire [31:0] _apbdelay_delayer_in_prdata;	// src/amba/APBDelayer.scala:34:27
  wire        _apbdelay_delayer_out_psel;	// src/amba/APBDelayer.scala:34:27
  wire        _apbdelay_delayer_out_penable;	// src/amba/APBDelayer.scala:34:27
  wire        _apbdelay_delayer_out_pwrite;	// src/amba/APBDelayer.scala:34:27
  wire [31:0] _apbdelay_delayer_out_paddr;	// src/amba/APBDelayer.scala:34:27
  wire [2:0]  _apbdelay_delayer_out_pprot;	// src/amba/APBDelayer.scala:34:27
  wire [31:0] _apbdelay_delayer_out_pwdata;	// src/amba/APBDelayer.scala:34:27
  wire [3:0]  _apbdelay_delayer_out_pstrb;	// src/amba/APBDelayer.scala:34:27
  wire        _lsdram_apb_auto_in_pready;	// src/SoC.scala:47:60
  wire        _lsdram_apb_auto_in_pslverr;	// src/SoC.scala:47:60
  wire [31:0] _lsdram_apb_auto_in_prdata;	// src/SoC.scala:47:60
  wire        _axi4ram_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
  wire        _axi4ram_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
  wire        _axi4ram_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
  wire [3:0]  _axi4ram_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
  wire [1:0]  _axi4ram_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
  wire        _axi4ram_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
  wire        _axi4ram_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
  wire [3:0]  _axi4ram_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
  wire [63:0] _axi4ram_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
  wire [1:0]  _axi4ram_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
  wire        _lmrom_auto_in_arready;	// src/SoC.scala:43:25
  wire        _lmrom_auto_in_rvalid;	// src/SoC.scala:43:25
  wire [3:0]  _lmrom_auto_in_rid;	// src/SoC.scala:43:25
  wire [63:0] _lmrom_auto_in_rdata;	// src/SoC.scala:43:25
  wire        _lpsram_auto_in_pready;	// src/SoC.scala:42:26
  wire        _lpsram_auto_in_pslverr;	// src/SoC.scala:42:26
  wire [31:0] _lpsram_auto_in_prdata;	// src/SoC.scala:42:26
  wire        _lspi_auto_in_pready;	// src/SoC.scala:38:25
  wire        _lspi_auto_in_pslverr;	// src/SoC.scala:38:25
  wire [31:0] _lspi_auto_in_prdata;	// src/SoC.scala:38:25
  wire        _lvga_auto_in_pready;	// src/SoC.scala:37:24
  wire        _lvga_auto_in_pslverr;	// src/SoC.scala:37:24
  wire [31:0] _lvga_auto_in_prdata;	// src/SoC.scala:37:24
  wire        _lkeyboard_auto_in_pready;	// src/SoC.scala:36:29
  wire        _lkeyboard_auto_in_pslverr;	// src/SoC.scala:36:29
  wire [31:0] _lkeyboard_auto_in_prdata;	// src/SoC.scala:36:29
  wire        _lgpio_auto_in_pready;	// src/SoC.scala:35:25
  wire        _lgpio_auto_in_pslverr;	// src/SoC.scala:35:25
  wire [31:0] _lgpio_auto_in_prdata;	// src/SoC.scala:35:25
  wire        _luart_auto_in_pready;	// src/SoC.scala:34:25
  wire        _luart_auto_in_pslverr;	// src/SoC.scala:34:25
  wire [31:0] _luart_auto_in_prdata;	// src/SoC.scala:34:25
  wire        _cpu_auto_master_out_awvalid;	// src/SoC.scala:30:23
  wire [3:0]  _cpu_auto_master_out_awid;	// src/SoC.scala:30:23
  wire [31:0] _cpu_auto_master_out_awaddr;	// src/SoC.scala:30:23
  wire [7:0]  _cpu_auto_master_out_awlen;	// src/SoC.scala:30:23
  wire [2:0]  _cpu_auto_master_out_awsize;	// src/SoC.scala:30:23
  wire [1:0]  _cpu_auto_master_out_awburst;	// src/SoC.scala:30:23
  wire        _cpu_auto_master_out_wvalid;	// src/SoC.scala:30:23
  wire [63:0] _cpu_auto_master_out_wdata;	// src/SoC.scala:30:23
  wire [7:0]  _cpu_auto_master_out_wstrb;	// src/SoC.scala:30:23
  wire        _cpu_auto_master_out_wlast;	// src/SoC.scala:30:23
  wire        _cpu_auto_master_out_bready;	// src/SoC.scala:30:23
  wire        _cpu_auto_master_out_arvalid;	// src/SoC.scala:30:23
  wire [3:0]  _cpu_auto_master_out_arid;	// src/SoC.scala:30:23
  wire [31:0] _cpu_auto_master_out_araddr;	// src/SoC.scala:30:23
  wire [7:0]  _cpu_auto_master_out_arlen;	// src/SoC.scala:30:23
  wire [2:0]  _cpu_auto_master_out_arsize;	// src/SoC.scala:30:23
  wire [1:0]  _cpu_auto_master_out_arburst;	// src/SoC.scala:30:23
  wire        _cpu_auto_master_out_rready;	// src/SoC.scala:30:23
  wire        _apbxbar_auto_in_pready;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_in_pslverr;	// src/SoC.scala:29:27
  wire [31:0] _apbxbar_auto_in_prdata;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_6_psel;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_6_penable;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_6_pwrite;	// src/SoC.scala:29:27
  wire [31:0] _apbxbar_auto_out_6_paddr;	// src/SoC.scala:29:27
  wire [2:0]  _apbxbar_auto_out_6_pprot;	// src/SoC.scala:29:27
  wire [31:0] _apbxbar_auto_out_6_pwdata;	// src/SoC.scala:29:27
  wire [3:0]  _apbxbar_auto_out_6_pstrb;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_5_psel;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_5_penable;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_5_pwrite;	// src/SoC.scala:29:27
  wire [29:0] _apbxbar_auto_out_5_paddr;	// src/SoC.scala:29:27
  wire [2:0]  _apbxbar_auto_out_5_pprot;	// src/SoC.scala:29:27
  wire [31:0] _apbxbar_auto_out_5_pwdata;	// src/SoC.scala:29:27
  wire [3:0]  _apbxbar_auto_out_5_pstrb;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_4_psel;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_4_penable;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_4_pwrite;	// src/SoC.scala:29:27
  wire [28:0] _apbxbar_auto_out_4_paddr;	// src/SoC.scala:29:27
  wire [2:0]  _apbxbar_auto_out_4_pprot;	// src/SoC.scala:29:27
  wire [31:0] _apbxbar_auto_out_4_pwdata;	// src/SoC.scala:29:27
  wire [3:0]  _apbxbar_auto_out_4_pstrb;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_3_psel;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_3_penable;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_3_pwrite;	// src/SoC.scala:29:27
  wire [28:0] _apbxbar_auto_out_3_paddr;	// src/SoC.scala:29:27
  wire [2:0]  _apbxbar_auto_out_3_pprot;	// src/SoC.scala:29:27
  wire [31:0] _apbxbar_auto_out_3_pwdata;	// src/SoC.scala:29:27
  wire [3:0]  _apbxbar_auto_out_3_pstrb;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_2_psel;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_2_penable;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_2_pwrite;	// src/SoC.scala:29:27
  wire [31:0] _apbxbar_auto_out_2_paddr;	// src/SoC.scala:29:27
  wire [2:0]  _apbxbar_auto_out_2_pprot;	// src/SoC.scala:29:27
  wire [31:0] _apbxbar_auto_out_2_pwdata;	// src/SoC.scala:29:27
  wire [3:0]  _apbxbar_auto_out_2_pstrb;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_1_psel;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_1_penable;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_1_pwrite;	// src/SoC.scala:29:27
  wire [28:0] _apbxbar_auto_out_1_paddr;	// src/SoC.scala:29:27
  wire [2:0]  _apbxbar_auto_out_1_pprot;	// src/SoC.scala:29:27
  wire [31:0] _apbxbar_auto_out_1_pwdata;	// src/SoC.scala:29:27
  wire [3:0]  _apbxbar_auto_out_1_pstrb;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_0_psel;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_0_penable;	// src/SoC.scala:29:27
  wire        _apbxbar_auto_out_0_pwrite;	// src/SoC.scala:29:27
  wire [29:0] _apbxbar_auto_out_0_paddr;	// src/SoC.scala:29:27
  wire [2:0]  _apbxbar_auto_out_0_pprot;	// src/SoC.scala:29:27
  wire [31:0] _apbxbar_auto_out_0_pwdata;	// src/SoC.scala:29:27
  wire [3:0]  _apbxbar_auto_out_0_pstrb;	// src/SoC.scala:29:27
  wire        _axi4xbar_1_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_1_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [63:0] _axi4xbar_1_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_1_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_2_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_out_2_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [27:0] _axi4xbar_1_auto_out_2_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_2_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [63:0] _axi4xbar_1_auto_out_2_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_1_auto_out_2_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_2_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_2_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_out_2_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [27:0] _axi4xbar_1_auto_out_2_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_2_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_1_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_1_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_1_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_out_1_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [29:0] _axi4xbar_1_auto_out_1_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_1_auto_out_1_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_1_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_0_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_out_0_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_1_auto_out_0_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_1_auto_out_0_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_0_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [63:0] _axi4xbar_1_auto_out_0_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_1_auto_out_0_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_0_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_0_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_out_0_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_1_auto_out_0_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_1_auto_out_0_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_0_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [63:0] _axi4xbar_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_auto_out_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_awlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_auto_out_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_out_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [63:0] _axi4xbar_auto_out_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_auto_out_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_arlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_auto_out_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_out_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  AXI4Xbar axi4xbar (	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .clock                  (clock),
    .reset                  (reset),
    .auto_in_awready       (_axi4xbar_auto_in_awready),
    .auto_in_awvalid       (_cpu_auto_master_out_awvalid),	// src/SoC.scala:30:23
    .auto_in_awid     (_cpu_auto_master_out_awid),	// src/SoC.scala:30:23
    .auto_in_awaddr   (_cpu_auto_master_out_awaddr),	// src/SoC.scala:30:23
    .auto_in_awlen    (_cpu_auto_master_out_awlen),	// src/SoC.scala:30:23
    .auto_in_awsize   (_cpu_auto_master_out_awsize),	// src/SoC.scala:30:23
    .auto_in_awburst  (_cpu_auto_master_out_awburst),	// src/SoC.scala:30:23
    .auto_in_wready        (_axi4xbar_auto_in_wready),
    .auto_in_wvalid        (_cpu_auto_master_out_wvalid),	// src/SoC.scala:30:23
    .auto_in_wdata    (_cpu_auto_master_out_wdata),	// src/SoC.scala:30:23
    .auto_in_wstrb    (_cpu_auto_master_out_wstrb),	// src/SoC.scala:30:23
    .auto_in_wlast    (_cpu_auto_master_out_wlast),	// src/SoC.scala:30:23
    .auto_in_bready        (_cpu_auto_master_out_bready),	// src/SoC.scala:30:23
    .auto_in_bvalid        (_axi4xbar_auto_in_bvalid),
    .auto_in_bid      (_axi4xbar_auto_in_bid),
    .auto_in_bresp    (_axi4xbar_auto_in_bresp),
    .auto_in_arready       (_axi4xbar_auto_in_arready),
    .auto_in_arvalid       (_cpu_auto_master_out_arvalid),	// src/SoC.scala:30:23
    .auto_in_arid     (_cpu_auto_master_out_arid),	// src/SoC.scala:30:23
    .auto_in_araddr   (_cpu_auto_master_out_araddr),	// src/SoC.scala:30:23
    .auto_in_arlen    (_cpu_auto_master_out_arlen),	// src/SoC.scala:30:23
    .auto_in_arsize   (_cpu_auto_master_out_arsize),	// src/SoC.scala:30:23
    .auto_in_arburst  (_cpu_auto_master_out_arburst),	// src/SoC.scala:30:23
    .auto_in_rready        (_cpu_auto_master_out_rready),	// src/SoC.scala:30:23
    .auto_in_rvalid        (_axi4xbar_auto_in_rvalid),
    .auto_in_rid      (_axi4xbar_auto_in_rid),
    .auto_in_rdata    (_axi4xbar_auto_in_rdata),
    .auto_in_rresp    (_axi4xbar_auto_in_rresp),
    .auto_in_rlast    (_axi4xbar_auto_in_rlast),
    .auto_out_awready      (_axi4frag_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_awvalid      (_axi4xbar_auto_out_awvalid),
    .auto_out_awid    (_axi4xbar_auto_out_awid),
    .auto_out_awaddr  (_axi4xbar_auto_out_awaddr),
    .auto_out_awlen   (_axi4xbar_auto_out_awlen),
    .auto_out_awsize  (_axi4xbar_auto_out_awsize),
    .auto_out_awburst (_axi4xbar_auto_out_awburst),
    .auto_out_wready       (_axi4frag_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_wvalid       (_axi4xbar_auto_out_wvalid),
    .auto_out_wdata   (_axi4xbar_auto_out_wdata),
    .auto_out_wstrb   (_axi4xbar_auto_out_wstrb),
    .auto_out_wlast   (_axi4xbar_auto_out_wlast),
    .auto_out_bready       (_axi4xbar_auto_out_bready),
    .auto_out_bvalid       (_axi4frag_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_bid     (_axi4frag_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_bresp   (_axi4frag_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_arready      (_axi4frag_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_arvalid      (_axi4xbar_auto_out_arvalid),
    .auto_out_arid    (_axi4xbar_auto_out_arid),
    .auto_out_araddr  (_axi4xbar_auto_out_araddr),
    .auto_out_arlen   (_axi4xbar_auto_out_arlen),
    .auto_out_arsize  (_axi4xbar_auto_out_arsize),
    .auto_out_arburst (_axi4xbar_auto_out_arburst),
    .auto_out_rready       (_axi4xbar_auto_out_rready),
    .auto_out_rvalid       (_axi4frag_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_rid     (_axi4frag_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_rdata   (_axi4frag_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_rresp   (_axi4frag_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_rlast   (_axi4frag_auto_in_rlast)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  );	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  AXI4Xbar_1 axi4xbar_1 (	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_awready        (_axi4xbar_1_auto_in_awready),
    .auto_in_awvalid        (_axi4yank_auto_out_awvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_awid      (_axi4yank_auto_out_awid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_awaddr    (_axi4yank_auto_out_awaddr),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_awsize    (_axi4yank_auto_out_awsize),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_wready         (_axi4xbar_1_auto_in_wready),
    .auto_in_wvalid         (_axi4yank_auto_out_wvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_wdata     (_axi4yank_auto_out_wdata),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_wstrb     (_axi4yank_auto_out_wstrb),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_wlast     (_axi4yank_auto_out_wlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_bready         (_axi4yank_auto_out_bready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_bvalid         (_axi4xbar_1_auto_in_bvalid),
    .auto_in_bid       (_axi4xbar_1_auto_in_bid),
    .auto_in_bresp     (_axi4xbar_1_auto_in_bresp),
    .auto_in_arready        (_axi4xbar_1_auto_in_arready),
    .auto_in_arvalid        (_axi4yank_auto_out_arvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_arid      (_axi4yank_auto_out_arid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_araddr    (_axi4yank_auto_out_araddr),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_arsize    (_axi4yank_auto_out_arsize),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_rready         (_axi4yank_auto_out_rready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_rvalid         (_axi4xbar_1_auto_in_rvalid),
    .auto_in_rid       (_axi4xbar_1_auto_in_rid),
    .auto_in_rdata     (_axi4xbar_1_auto_in_rdata),
    .auto_in_rresp     (_axi4xbar_1_auto_in_rresp),
    .auto_in_rlast     (_axi4xbar_1_auto_in_rlast),
    .auto_out_2_awready     (_axi4ram_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
    .auto_out_2_awvalid     (_axi4xbar_1_auto_out_2_awvalid),
    .auto_out_2_awid   (_axi4xbar_1_auto_out_2_awid),
    .auto_out_2_awaddr (_axi4xbar_1_auto_out_2_awaddr),
    .auto_out_2_wready      (_axi4ram_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
    .auto_out_2_wvalid      (_axi4xbar_1_auto_out_2_wvalid),
    .auto_out_2_wdata  (_axi4xbar_1_auto_out_2_wdata),
    .auto_out_2_wstrb  (_axi4xbar_1_auto_out_2_wstrb),
    .auto_out_2_bready      (_axi4xbar_1_auto_out_2_bready),
    .auto_out_2_bvalid      (_axi4ram_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
    .auto_out_2_bid    (_axi4ram_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
    .auto_out_2_bresp  (_axi4ram_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
    .auto_out_2_arready     (_axi4ram_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
    .auto_out_2_arvalid     (_axi4xbar_1_auto_out_2_arvalid),
    .auto_out_2_arid   (_axi4xbar_1_auto_out_2_arid),
    .auto_out_2_araddr (_axi4xbar_1_auto_out_2_araddr),
    .auto_out_2_rready      (_axi4xbar_1_auto_out_2_rready),
    .auto_out_2_rvalid      (_axi4ram_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
    .auto_out_2_rid    (_axi4ram_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
    .auto_out_2_rdata  (_axi4ram_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
    .auto_out_2_rresp  (_axi4ram_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
    .auto_out_1_awvalid     (_axi4xbar_1_auto_out_1_awvalid),
    .auto_out_1_wvalid      (_axi4xbar_1_auto_out_1_wvalid),
    .auto_out_1_arready     (_lmrom_auto_in_arready),	// src/SoC.scala:43:25
    .auto_out_1_arvalid     (_axi4xbar_1_auto_out_1_arvalid),
    .auto_out_1_arid   (_axi4xbar_1_auto_out_1_arid),
    .auto_out_1_araddr (_axi4xbar_1_auto_out_1_araddr),
    .auto_out_1_arsize (_axi4xbar_1_auto_out_1_arsize),
    .auto_out_1_rready      (_axi4xbar_1_auto_out_1_rready),
    .auto_out_1_rvalid      (_lmrom_auto_in_rvalid),	// src/SoC.scala:43:25
    .auto_out_1_rid    (_lmrom_auto_in_rid),	// src/SoC.scala:43:25
    .auto_out_1_rdata  (_lmrom_auto_in_rdata),	// src/SoC.scala:43:25
    .auto_out_0_awready     (_axi42apb_auto_in_awready),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_awvalid     (_axi4xbar_1_auto_out_0_awvalid),
    .auto_out_0_awid   (_axi4xbar_1_auto_out_0_awid),
    .auto_out_0_awaddr (_axi4xbar_1_auto_out_0_awaddr),
    .auto_out_0_awsize (_axi4xbar_1_auto_out_0_awsize),
    .auto_out_0_wready      (_axi42apb_auto_in_wready),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_wvalid      (_axi4xbar_1_auto_out_0_wvalid),
    .auto_out_0_wdata  (_axi4xbar_1_auto_out_0_wdata),
    .auto_out_0_wstrb  (_axi4xbar_1_auto_out_0_wstrb),
    .auto_out_0_bready      (_axi4xbar_1_auto_out_0_bready),
    .auto_out_0_bvalid      (_axi42apb_auto_in_bvalid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_bid    (_axi42apb_auto_in_bid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_bresp  (_axi42apb_auto_in_bresp),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_arready     (_axi42apb_auto_in_arready),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_arvalid     (_axi4xbar_1_auto_out_0_arvalid),
    .auto_out_0_arid   (_axi4xbar_1_auto_out_0_arid),
    .auto_out_0_araddr (_axi4xbar_1_auto_out_0_araddr),
    .auto_out_0_arsize (_axi4xbar_1_auto_out_0_arsize),
    .auto_out_0_rready      (_axi4xbar_1_auto_out_0_rready),
    .auto_out_0_rvalid      (_axi42apb_auto_in_rvalid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_rid    (_axi42apb_auto_in_rid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_rdata  (_axi42apb_auto_in_rdata),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_rresp  (_axi42apb_auto_in_rresp)	// src/amba/AXI4ToAPB.scala:103:30
  );	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  APBFanout apbxbar (	// src/SoC.scala:29:27
    .auto_in_psel       (_apbdelay_delayer_out_psel),	// src/amba/APBDelayer.scala:34:27
    .auto_in_penable    (_apbdelay_delayer_out_penable),	// src/amba/APBDelayer.scala:34:27
    .auto_in_pwrite     (_apbdelay_delayer_out_pwrite),	// src/amba/APBDelayer.scala:34:27
    .auto_in_paddr      (_apbdelay_delayer_out_paddr),	// src/amba/APBDelayer.scala:34:27
    .auto_in_pprot      (_apbdelay_delayer_out_pprot),	// src/amba/APBDelayer.scala:34:27
    .auto_in_pwdata     (_apbdelay_delayer_out_pwdata),	// src/amba/APBDelayer.scala:34:27
    .auto_in_pstrb      (_apbdelay_delayer_out_pstrb),	// src/amba/APBDelayer.scala:34:27
    .auto_in_pready     (_apbxbar_auto_in_pready),
    .auto_in_pslverr    (_apbxbar_auto_in_pslverr),
    .auto_in_prdata     (_apbxbar_auto_in_prdata),
    .auto_out_6_psel    (_apbxbar_auto_out_6_psel),
    .auto_out_6_penable (_apbxbar_auto_out_6_penable),
    .auto_out_6_pwrite  (_apbxbar_auto_out_6_pwrite),
    .auto_out_6_paddr   (_apbxbar_auto_out_6_paddr),
    .auto_out_6_pprot   (_apbxbar_auto_out_6_pprot),
    .auto_out_6_pwdata  (_apbxbar_auto_out_6_pwdata),
    .auto_out_6_pstrb   (_apbxbar_auto_out_6_pstrb),
    .auto_out_6_pready  (_lsdram_apb_auto_in_pready),	// src/SoC.scala:47:60
    .auto_out_6_pslverr (_lsdram_apb_auto_in_pslverr),	// src/SoC.scala:47:60
    .auto_out_6_prdata  (_lsdram_apb_auto_in_prdata),	// src/SoC.scala:47:60
    .auto_out_5_psel    (_apbxbar_auto_out_5_psel),
    .auto_out_5_penable (_apbxbar_auto_out_5_penable),
    .auto_out_5_pwrite  (_apbxbar_auto_out_5_pwrite),
    .auto_out_5_paddr   (_apbxbar_auto_out_5_paddr),
    .auto_out_5_pprot   (_apbxbar_auto_out_5_pprot),
    .auto_out_5_pwdata  (_apbxbar_auto_out_5_pwdata),
    .auto_out_5_pstrb   (_apbxbar_auto_out_5_pstrb),
    .auto_out_5_pready  (_lvga_auto_in_pready),	// src/SoC.scala:37:24
    .auto_out_5_pslverr (_lvga_auto_in_pslverr),	// src/SoC.scala:37:24
    .auto_out_5_prdata  (_lvga_auto_in_prdata),	// src/SoC.scala:37:24
    .auto_out_4_psel    (_apbxbar_auto_out_4_psel),
    .auto_out_4_penable (_apbxbar_auto_out_4_penable),
    .auto_out_4_pwrite  (_apbxbar_auto_out_4_pwrite),
    .auto_out_4_paddr   (_apbxbar_auto_out_4_paddr),
    .auto_out_4_pprot   (_apbxbar_auto_out_4_pprot),
    .auto_out_4_pwdata  (_apbxbar_auto_out_4_pwdata),
    .auto_out_4_pstrb   (_apbxbar_auto_out_4_pstrb),
    .auto_out_4_pready  (_lkeyboard_auto_in_pready),	// src/SoC.scala:36:29
    .auto_out_4_pslverr (_lkeyboard_auto_in_pslverr),	// src/SoC.scala:36:29
    .auto_out_4_prdata  (_lkeyboard_auto_in_prdata),	// src/SoC.scala:36:29
    .auto_out_3_psel    (_apbxbar_auto_out_3_psel),
    .auto_out_3_penable (_apbxbar_auto_out_3_penable),
    .auto_out_3_pwrite  (_apbxbar_auto_out_3_pwrite),
    .auto_out_3_paddr   (_apbxbar_auto_out_3_paddr),
    .auto_out_3_pprot   (_apbxbar_auto_out_3_pprot),
    .auto_out_3_pwdata  (_apbxbar_auto_out_3_pwdata),
    .auto_out_3_pstrb   (_apbxbar_auto_out_3_pstrb),
    .auto_out_3_pready  (_lgpio_auto_in_pready),	// src/SoC.scala:35:25
    .auto_out_3_pslverr (_lgpio_auto_in_pslverr),	// src/SoC.scala:35:25
    .auto_out_3_prdata  (_lgpio_auto_in_prdata),	// src/SoC.scala:35:25
    .auto_out_2_psel    (_apbxbar_auto_out_2_psel),
    .auto_out_2_penable (_apbxbar_auto_out_2_penable),
    .auto_out_2_pwrite  (_apbxbar_auto_out_2_pwrite),
    .auto_out_2_paddr   (_apbxbar_auto_out_2_paddr),
    .auto_out_2_pprot   (_apbxbar_auto_out_2_pprot),
    .auto_out_2_pwdata  (_apbxbar_auto_out_2_pwdata),
    .auto_out_2_pstrb   (_apbxbar_auto_out_2_pstrb),
    .auto_out_2_pready  (_lpsram_auto_in_pready),	// src/SoC.scala:42:26
    .auto_out_2_pslverr (_lpsram_auto_in_pslverr),	// src/SoC.scala:42:26
    .auto_out_2_prdata  (_lpsram_auto_in_prdata),	// src/SoC.scala:42:26
    .auto_out_1_psel    (_apbxbar_auto_out_1_psel),
    .auto_out_1_penable (_apbxbar_auto_out_1_penable),
    .auto_out_1_pwrite  (_apbxbar_auto_out_1_pwrite),
    .auto_out_1_paddr   (_apbxbar_auto_out_1_paddr),
    .auto_out_1_pprot   (_apbxbar_auto_out_1_pprot),
    .auto_out_1_pwdata  (_apbxbar_auto_out_1_pwdata),
    .auto_out_1_pstrb   (_apbxbar_auto_out_1_pstrb),
    .auto_out_1_pready  (_luart_auto_in_pready),	// src/SoC.scala:34:25
    .auto_out_1_pslverr (_luart_auto_in_pslverr),	// src/SoC.scala:34:25
    .auto_out_1_prdata  (_luart_auto_in_prdata),	// src/SoC.scala:34:25
    .auto_out_0_psel    (_apbxbar_auto_out_0_psel),
    .auto_out_0_penable (_apbxbar_auto_out_0_penable),
    .auto_out_0_pwrite  (_apbxbar_auto_out_0_pwrite),
    .auto_out_0_paddr   (_apbxbar_auto_out_0_paddr),
    .auto_out_0_pprot   (_apbxbar_auto_out_0_pprot),
    .auto_out_0_pwdata  (_apbxbar_auto_out_0_pwdata),
    .auto_out_0_pstrb   (_apbxbar_auto_out_0_pstrb),
    .auto_out_0_pready  (_lspi_auto_in_pready),	// src/SoC.scala:38:25
    .auto_out_0_pslverr (_lspi_auto_in_pslverr),	// src/SoC.scala:38:25
    .auto_out_0_prdata  (_lspi_auto_in_prdata)	// src/SoC.scala:38:25
  );	// src/SoC.scala:29:27
  CPU cpu (	// src/SoC.scala:30:23
    .clock                         (clock),
    .reset                         (_cpu_reset_chain_io_q | reset),	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23, src/SoC.scala:62:64
    .auto_master_out_awready      (_axi4xbar_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_awvalid      (_cpu_auto_master_out_awvalid),
    .auto_master_out_awid    (_cpu_auto_master_out_awid),
    .auto_master_out_awaddr  (_cpu_auto_master_out_awaddr),
    .auto_master_out_awlen   (_cpu_auto_master_out_awlen),
    .auto_master_out_awsize  (_cpu_auto_master_out_awsize),
    .auto_master_out_awburst (_cpu_auto_master_out_awburst),
    .auto_master_out_wready       (_axi4xbar_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_wvalid       (_cpu_auto_master_out_wvalid),
    .auto_master_out_wdata   (_cpu_auto_master_out_wdata),
    .auto_master_out_wstrb   (_cpu_auto_master_out_wstrb),
    .auto_master_out_wlast   (_cpu_auto_master_out_wlast),
    .auto_master_out_bready       (_cpu_auto_master_out_bready),
    .auto_master_out_bvalid       (_axi4xbar_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_bid     (_axi4xbar_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_bresp   (_axi4xbar_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_arready      (_axi4xbar_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_arvalid      (_cpu_auto_master_out_arvalid),
    .auto_master_out_arid    (_cpu_auto_master_out_arid),
    .auto_master_out_araddr  (_cpu_auto_master_out_araddr),
    .auto_master_out_arlen   (_cpu_auto_master_out_arlen),
    .auto_master_out_arsize  (_cpu_auto_master_out_arsize),
    .auto_master_out_arburst (_cpu_auto_master_out_arburst),
    .auto_master_out_rready       (_cpu_auto_master_out_rready),
    .auto_master_out_rvalid       (_axi4xbar_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_rid     (_axi4xbar_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_rdata   (_axi4xbar_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_rresp   (_axi4xbar_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_rlast   (_axi4xbar_auto_in_rlast)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  );	// src/SoC.scala:30:23
  APBUart16550 luart (	// src/SoC.scala:34:25
    .clock           (clock),
    .reset           (reset),
    .auto_in_psel    (_apbxbar_auto_out_1_psel),	// src/SoC.scala:29:27
    .auto_in_penable (_apbxbar_auto_out_1_penable),	// src/SoC.scala:29:27
    .auto_in_pwrite  (_apbxbar_auto_out_1_pwrite),	// src/SoC.scala:29:27
    .auto_in_paddr   (_apbxbar_auto_out_1_paddr),	// src/SoC.scala:29:27
    .auto_in_pprot   (_apbxbar_auto_out_1_pprot),	// src/SoC.scala:29:27
    .auto_in_pwdata  (_apbxbar_auto_out_1_pwdata),	// src/SoC.scala:29:27
    .auto_in_pstrb   (_apbxbar_auto_out_1_pstrb),	// src/SoC.scala:29:27
    .auto_in_pready  (_luart_auto_in_pready),
    .auto_in_pslverr (_luart_auto_in_pslverr),
    .auto_in_prdata  (_luart_auto_in_prdata),
    .uart_rx         (uart_rx),
    .uart_tx         (uart_tx)
  );	// src/SoC.scala:34:25
  APBGPIO lgpio (	// src/SoC.scala:35:25
    .clock             (clock),
    .reset             (reset),
    .auto_in_psel      (_apbxbar_auto_out_3_psel),	// src/SoC.scala:29:27
    .auto_in_penable   (_apbxbar_auto_out_3_penable),	// src/SoC.scala:29:27
    .auto_in_pwrite    (_apbxbar_auto_out_3_pwrite),	// src/SoC.scala:29:27
    .auto_in_paddr     (_apbxbar_auto_out_3_paddr),	// src/SoC.scala:29:27
    .auto_in_pprot     (_apbxbar_auto_out_3_pprot),	// src/SoC.scala:29:27
    .auto_in_pwdata    (_apbxbar_auto_out_3_pwdata),	// src/SoC.scala:29:27
    .auto_in_pstrb     (_apbxbar_auto_out_3_pstrb),	// src/SoC.scala:29:27
    .auto_in_pready    (_lgpio_auto_in_pready),
    .auto_in_pslverr   (_lgpio_auto_in_pslverr),
    .auto_in_prdata    (_lgpio_auto_in_prdata),
    .gpio_bundle_out   (gpio_out),
    .gpio_bundle_in    (gpio_in),
    .gpio_bundle_seg_0 (gpio_seg_0),
    .gpio_bundle_seg_1 (gpio_seg_1),
    .gpio_bundle_seg_2 (gpio_seg_2),
    .gpio_bundle_seg_3 (gpio_seg_3),
    .gpio_bundle_seg_4 (gpio_seg_4),
    .gpio_bundle_seg_5 (gpio_seg_5),
    .gpio_bundle_seg_6 (gpio_seg_6),
    .gpio_bundle_seg_7 (gpio_seg_7)
  );	// src/SoC.scala:35:25
  APBKeyboard lkeyboard (	// src/SoC.scala:36:29
    .clock           (clock),
    .reset           (reset),
    .auto_in_psel    (_apbxbar_auto_out_4_psel),	// src/SoC.scala:29:27
    .auto_in_penable (_apbxbar_auto_out_4_penable),	// src/SoC.scala:29:27
    .auto_in_pwrite  (_apbxbar_auto_out_4_pwrite),	// src/SoC.scala:29:27
    .auto_in_paddr   (_apbxbar_auto_out_4_paddr),	// src/SoC.scala:29:27
    .auto_in_pprot   (_apbxbar_auto_out_4_pprot),	// src/SoC.scala:29:27
    .auto_in_pwdata  (_apbxbar_auto_out_4_pwdata),	// src/SoC.scala:29:27
    .auto_in_pstrb   (_apbxbar_auto_out_4_pstrb),	// src/SoC.scala:29:27
    .auto_in_pready  (_lkeyboard_auto_in_pready),
    .auto_in_pslverr (_lkeyboard_auto_in_pslverr),
    .auto_in_prdata  (_lkeyboard_auto_in_prdata),
    .ps2_bundle_clk  (ps2_clk),
    .ps2_bundle_data (ps2_data)
  );	// src/SoC.scala:36:29
  APBVGA lvga (	// src/SoC.scala:37:24
    .clock            (clock),
    .reset            (reset),
    .auto_in_psel     (_apbxbar_auto_out_5_psel),	// src/SoC.scala:29:27
    .auto_in_penable  (_apbxbar_auto_out_5_penable),	// src/SoC.scala:29:27
    .auto_in_pwrite   (_apbxbar_auto_out_5_pwrite),	// src/SoC.scala:29:27
    .auto_in_paddr    (_apbxbar_auto_out_5_paddr),	// src/SoC.scala:29:27
    .auto_in_pprot    (_apbxbar_auto_out_5_pprot),	// src/SoC.scala:29:27
    .auto_in_pwdata   (_apbxbar_auto_out_5_pwdata),	// src/SoC.scala:29:27
    .auto_in_pstrb    (_apbxbar_auto_out_5_pstrb),	// src/SoC.scala:29:27
    .auto_in_pready   (_lvga_auto_in_pready),
    .auto_in_pslverr  (_lvga_auto_in_pslverr),
    .auto_in_prdata   (_lvga_auto_in_prdata),
    .vga_bundle_r     (vga_r),
    .vga_bundle_g     (vga_g),
    .vga_bundle_b     (vga_b),
    .vga_bundle_hsync (vga_hsync),
    .vga_bundle_vsync (vga_vsync),
    .vga_bundle_valid (vga_valid)
  );	// src/SoC.scala:37:24
  APBSPI lspi (	// src/SoC.scala:38:25
    .clock           (clock),
    .reset           (reset),
    .auto_in_psel    (_apbxbar_auto_out_0_psel),	// src/SoC.scala:29:27
    .auto_in_penable (_apbxbar_auto_out_0_penable),	// src/SoC.scala:29:27
    .auto_in_pwrite  (_apbxbar_auto_out_0_pwrite),	// src/SoC.scala:29:27
    .auto_in_paddr   (_apbxbar_auto_out_0_paddr),	// src/SoC.scala:29:27
    .auto_in_pprot   (_apbxbar_auto_out_0_pprot),	// src/SoC.scala:29:27
    .auto_in_pwdata  (_apbxbar_auto_out_0_pwdata),	// src/SoC.scala:29:27
    .auto_in_pstrb   (_apbxbar_auto_out_0_pstrb),	// src/SoC.scala:29:27
    .auto_in_pready  (_lspi_auto_in_pready),
    .auto_in_pslverr (_lspi_auto_in_pslverr),
    .auto_in_prdata  (_lspi_auto_in_prdata),
    .spi_bundle_sck  (spi_sck),
    .spi_bundle_ss   (spi_ss),
    .spi_bundle_mosi (spi_mosi),
    .spi_bundle_miso (spi_miso)
  );	// src/SoC.scala:38:25
  APBPSRAM lpsram (	// src/SoC.scala:42:26
    .clock            (clock),
    .reset            (reset),
    .auto_in_psel     (_apbxbar_auto_out_2_psel),	// src/SoC.scala:29:27
    .auto_in_penable  (_apbxbar_auto_out_2_penable),	// src/SoC.scala:29:27
    .auto_in_pwrite   (_apbxbar_auto_out_2_pwrite),	// src/SoC.scala:29:27
    .auto_in_paddr    (_apbxbar_auto_out_2_paddr),	// src/SoC.scala:29:27
    .auto_in_pprot    (_apbxbar_auto_out_2_pprot),	// src/SoC.scala:29:27
    .auto_in_pwdata   (_apbxbar_auto_out_2_pwdata),	// src/SoC.scala:29:27
    .auto_in_pstrb    (_apbxbar_auto_out_2_pstrb),	// src/SoC.scala:29:27
    .auto_in_pready   (_lpsram_auto_in_pready),
    .auto_in_pslverr  (_lpsram_auto_in_pslverr),
    .auto_in_prdata   (_lpsram_auto_in_prdata),
    .qspi_bundle_sck  (psram_sck),
    .qspi_bundle_ce_n (psram_ce_n),
    .qspi_bundle_dio  (psram_dio)
  );	// src/SoC.scala:42:26
  AXI4MROM lmrom (	// src/SoC.scala:43:25
    .clock                (clock),
    .reset                (reset),
    .auto_in_awvalid     (_axi4xbar_1_auto_out_1_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wvalid      (_axi4xbar_1_auto_out_1_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arready     (_lmrom_auto_in_arready),
    .auto_in_arvalid     (_axi4xbar_1_auto_out_1_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arid   (_axi4xbar_1_auto_out_1_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_araddr (_axi4xbar_1_auto_out_1_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arsize (_axi4xbar_1_auto_out_1_arsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rready      (_axi4xbar_1_auto_out_1_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rvalid      (_lmrom_auto_in_rvalid),
    .auto_in_rid    (_lmrom_auto_in_rid),
    .auto_in_rdata  (_lmrom_auto_in_rdata)
  );	// src/SoC.scala:43:25
  AXI4RAM axi4ram (	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
    .clock                (clock),
    .reset                (reset),
    .auto_in_awready     (_axi4ram_auto_in_awready),
    .auto_in_awvalid     (_axi4xbar_1_auto_out_2_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awid   (_axi4xbar_1_auto_out_2_awid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awaddr (_axi4xbar_1_auto_out_2_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wready      (_axi4ram_auto_in_wready),
    .auto_in_wvalid      (_axi4xbar_1_auto_out_2_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wdata  (_axi4xbar_1_auto_out_2_wdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wstrb  (_axi4xbar_1_auto_out_2_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bready      (_axi4xbar_1_auto_out_2_bready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bvalid      (_axi4ram_auto_in_bvalid),
    .auto_in_bid    (_axi4ram_auto_in_bid),
    .auto_in_bresp  (_axi4ram_auto_in_bresp),
    .auto_in_arready     (_axi4ram_auto_in_arready),
    .auto_in_arvalid     (_axi4xbar_1_auto_out_2_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arid   (_axi4xbar_1_auto_out_2_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_araddr (_axi4xbar_1_auto_out_2_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rready      (_axi4xbar_1_auto_out_2_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rvalid      (_axi4ram_auto_in_rvalid),
    .auto_in_rid    (_axi4ram_auto_in_rid),
    .auto_in_rdata  (_axi4ram_auto_in_rdata),
    .auto_in_rresp  (_axi4ram_auto_in_rresp)
  );	// rocket-chip/src/main/scala/amba/axi4/SRAM.scala:139:29
  APBSDRAM lsdram_apb (	// src/SoC.scala:47:60
    .clock            (clock),
    .reset            (reset),
    .auto_in_psel     (_apbxbar_auto_out_6_psel),	// src/SoC.scala:29:27
    .auto_in_penable  (_apbxbar_auto_out_6_penable),	// src/SoC.scala:29:27
    .auto_in_pwrite   (_apbxbar_auto_out_6_pwrite),	// src/SoC.scala:29:27
    .auto_in_paddr    (_apbxbar_auto_out_6_paddr),	// src/SoC.scala:29:27
    .auto_in_pprot    (_apbxbar_auto_out_6_pprot),	// src/SoC.scala:29:27
    .auto_in_pwdata   (_apbxbar_auto_out_6_pwdata),	// src/SoC.scala:29:27
    .auto_in_pstrb    (_apbxbar_auto_out_6_pstrb),	// src/SoC.scala:29:27
    .auto_in_pready   (_lsdram_apb_auto_in_pready),
    .auto_in_pslverr  (_lsdram_apb_auto_in_pslverr),
    .auto_in_prdata   (_lsdram_apb_auto_in_prdata),
    .sdram_bundle_clk (sdram_clk),
    .sdram_bundle_cke (sdram_cke),
    .sdram_bundle_cs  (sdram_cs),
    .sdram_bundle_ras (sdram_ras),
    .sdram_bundle_cas (sdram_cas),
    .sdram_bundle_we  (sdram_we),
    .sdram_bundle_a   (sdram_a),
    .sdram_bundle_ba  (sdram_ba),
    .sdram_bundle_dqm (sdram_dqm),
    .sdram_bundle_dq  (sdram_dq)
  );	// src/SoC.scala:47:60
  apb_delayer apbdelay_delayer (	// src/amba/APBDelayer.scala:34:27
    .clock       (clock),
    .reset       (reset),
    .in_psel     (_axi42apb_auto_out_psel),	// src/amba/AXI4ToAPB.scala:103:30
    .in_penable  (_axi42apb_auto_out_penable),	// src/amba/AXI4ToAPB.scala:103:30
    .in_pwrite   (_axi42apb_auto_out_pwrite),	// src/amba/AXI4ToAPB.scala:103:30
    .in_paddr    (_axi42apb_auto_out_paddr),	// src/amba/AXI4ToAPB.scala:103:30
    .in_pprot    (3'h1),	// src/amba/APBDelayer.scala:34:27, src/amba/AXI4ToAPB.scala:103:30
    .in_pwdata   (_axi42apb_auto_out_pwdata),	// src/amba/AXI4ToAPB.scala:103:30
    .in_pstrb    (_axi42apb_auto_out_pstrb),	// src/amba/AXI4ToAPB.scala:103:30
    .in_pready   (_apbdelay_delayer_in_pready),
    .in_pslverr  (_apbdelay_delayer_in_pslverr),
    .in_prdata   (_apbdelay_delayer_in_prdata),
    .out_psel    (_apbdelay_delayer_out_psel),
    .out_penable (_apbdelay_delayer_out_penable),
    .out_pwrite  (_apbdelay_delayer_out_pwrite),
    .out_paddr   (_apbdelay_delayer_out_paddr),
    .out_pprot   (_apbdelay_delayer_out_pprot),
    .out_pwdata  (_apbdelay_delayer_out_pwdata),
    .out_pstrb   (_apbdelay_delayer_out_pstrb),
    .out_pready  (_apbxbar_auto_in_pready),	// src/SoC.scala:29:27
    .out_pslverr (_apbxbar_auto_in_pslverr),	// src/SoC.scala:29:27
    .out_prdata  (_apbxbar_auto_in_prdata)	// src/SoC.scala:29:27
  );	// src/amba/APBDelayer.scala:34:27
  AXI4ToAPB axi42apb (	// src/amba/AXI4ToAPB.scala:103:30
    .clock                (clock),
    .reset                (reset),
    .auto_in_awready     (_axi42apb_auto_in_awready),
    .auto_in_awvalid     (_axi4xbar_1_auto_out_0_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awid   (_axi4xbar_1_auto_out_0_awid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awaddr (_axi4xbar_1_auto_out_0_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awsize (_axi4xbar_1_auto_out_0_awsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wready      (_axi42apb_auto_in_wready),
    .auto_in_wvalid      (_axi4xbar_1_auto_out_0_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wdata  (_axi4xbar_1_auto_out_0_wdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wstrb  (_axi4xbar_1_auto_out_0_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bready      (_axi4xbar_1_auto_out_0_bready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bvalid      (_axi42apb_auto_in_bvalid),
    .auto_in_bid    (_axi42apb_auto_in_bid),
    .auto_in_bresp  (_axi42apb_auto_in_bresp),
    .auto_in_arready     (_axi42apb_auto_in_arready),
    .auto_in_arvalid     (_axi4xbar_1_auto_out_0_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arid   (_axi4xbar_1_auto_out_0_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_araddr (_axi4xbar_1_auto_out_0_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arsize (_axi4xbar_1_auto_out_0_arsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rready      (_axi4xbar_1_auto_out_0_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rvalid      (_axi42apb_auto_in_rvalid),
    .auto_in_rid    (_axi42apb_auto_in_rid),
    .auto_in_rdata  (_axi42apb_auto_in_rdata),
    .auto_in_rresp  (_axi42apb_auto_in_rresp),
    .auto_out_psel        (_axi42apb_auto_out_psel),
    .auto_out_penable     (_axi42apb_auto_out_penable),
    .auto_out_pwrite      (_axi42apb_auto_out_pwrite),
    .auto_out_paddr       (_axi42apb_auto_out_paddr),
    .auto_out_pwdata      (_axi42apb_auto_out_pwdata),
    .auto_out_pstrb       (_axi42apb_auto_out_pstrb),
    .auto_out_pready      (_apbdelay_delayer_in_pready),	// src/amba/APBDelayer.scala:34:27
    .auto_out_pslverr     (_apbdelay_delayer_in_pslverr),	// src/amba/APBDelayer.scala:34:27
    .auto_out_prdata      (_apbdelay_delayer_in_prdata)	// src/amba/APBDelayer.scala:34:27
  );	// src/amba/AXI4ToAPB.scala:103:30
  AXI4UserYanker axi4yank (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .clock                          (clock),
    .reset                          (reset),
    .auto_in_awready               (_axi4yank_auto_in_awready),
    .auto_in_awvalid               (_axi4frag_auto_out_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_awid             (_axi4frag_auto_out_awid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_awaddr           (_axi4frag_auto_out_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_awsize           (_axi4frag_auto_out_awsize),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_awecho_real_last (_axi4frag_auto_out_awecho_real_last),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_wready                (_axi4yank_auto_in_wready),
    .auto_in_wvalid                (_axi4frag_auto_out_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_wdata            (_axi4frag_auto_out_wdata),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_wstrb            (_axi4frag_auto_out_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_wlast            (_axi4frag_auto_out_wlast),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_bready                (_axi4frag_auto_out_bready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_bvalid                (_axi4yank_auto_in_bvalid),
    .auto_in_bid              (_axi4yank_auto_in_bid),
    .auto_in_bresp            (_axi4yank_auto_in_bresp),
    .auto_in_becho_real_last  (_axi4yank_auto_in_becho_real_last),
    .auto_in_arready               (_axi4yank_auto_in_arready),
    .auto_in_arvalid               (_axi4frag_auto_out_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_arid             (_axi4frag_auto_out_arid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_araddr           (_axi4frag_auto_out_araddr),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_arsize           (_axi4frag_auto_out_arsize),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_arecho_real_last (_axi4frag_auto_out_arecho_real_last),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_rready                (_axi4frag_auto_out_rready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_rvalid                (_axi4yank_auto_in_rvalid),
    .auto_in_rid              (_axi4yank_auto_in_rid),
    .auto_in_rdata            (_axi4yank_auto_in_rdata),
    .auto_in_rresp            (_axi4yank_auto_in_rresp),
    .auto_in_recho_real_last  (_axi4yank_auto_in_recho_real_last),
    .auto_in_rlast            (_axi4yank_auto_in_rlast),
    .auto_out_awready              (_axi4xbar_1_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_awvalid              (_axi4yank_auto_out_awvalid),
    .auto_out_awid            (_axi4yank_auto_out_awid),
    .auto_out_awaddr          (_axi4yank_auto_out_awaddr),
    .auto_out_awsize          (_axi4yank_auto_out_awsize),
    .auto_out_wready               (_axi4xbar_1_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_wvalid               (_axi4yank_auto_out_wvalid),
    .auto_out_wdata           (_axi4yank_auto_out_wdata),
    .auto_out_wstrb           (_axi4yank_auto_out_wstrb),
    .auto_out_wlast           (_axi4yank_auto_out_wlast),
    .auto_out_bready               (_axi4yank_auto_out_bready),
    .auto_out_bvalid               (_axi4xbar_1_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_bid             (_axi4xbar_1_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_bresp           (_axi4xbar_1_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_arready              (_axi4xbar_1_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_arvalid              (_axi4yank_auto_out_arvalid),
    .auto_out_arid            (_axi4yank_auto_out_arid),
    .auto_out_araddr          (_axi4yank_auto_out_araddr),
    .auto_out_arsize          (_axi4yank_auto_out_arsize),
    .auto_out_rready               (_axi4yank_auto_out_rready),
    .auto_out_rvalid               (_axi4xbar_1_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_rid             (_axi4xbar_1_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_rdata           (_axi4xbar_1_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_rresp           (_axi4xbar_1_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_rlast           (_axi4xbar_1_auto_in_rlast)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  AXI4Fragmenter axi4frag (	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_awready                (_axi4frag_auto_in_awready),
    .auto_in_awvalid                (_axi4xbar_auto_out_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awid              (_axi4xbar_auto_out_awid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awaddr            (_axi4xbar_auto_out_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awlen             (_axi4xbar_auto_out_awlen),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awsize            (_axi4xbar_auto_out_awsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awburst           (_axi4xbar_auto_out_awburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wready                 (_axi4frag_auto_in_wready),
    .auto_in_wvalid                 (_axi4xbar_auto_out_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wdata             (_axi4xbar_auto_out_wdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wstrb             (_axi4xbar_auto_out_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wlast             (_axi4xbar_auto_out_wlast),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bready                 (_axi4xbar_auto_out_bready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bvalid                 (_axi4frag_auto_in_bvalid),
    .auto_in_bid               (_axi4frag_auto_in_bid),
    .auto_in_bresp             (_axi4frag_auto_in_bresp),
    .auto_in_arready                (_axi4frag_auto_in_arready),
    .auto_in_arvalid                (_axi4xbar_auto_out_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arid              (_axi4xbar_auto_out_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_araddr            (_axi4xbar_auto_out_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arlen             (_axi4xbar_auto_out_arlen),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arsize            (_axi4xbar_auto_out_arsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arburst           (_axi4xbar_auto_out_arburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rready                 (_axi4xbar_auto_out_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rvalid                 (_axi4frag_auto_in_rvalid),
    .auto_in_rid               (_axi4frag_auto_in_rid),
    .auto_in_rdata             (_axi4frag_auto_in_rdata),
    .auto_in_rresp             (_axi4frag_auto_in_rresp),
    .auto_in_rlast             (_axi4frag_auto_in_rlast),
    .auto_out_awready               (_axi4yank_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_awvalid               (_axi4frag_auto_out_awvalid),
    .auto_out_awid             (_axi4frag_auto_out_awid),
    .auto_out_awaddr           (_axi4frag_auto_out_awaddr),
    .auto_out_awsize           (_axi4frag_auto_out_awsize),
    .auto_out_awecho_real_last (_axi4frag_auto_out_awecho_real_last),
    .auto_out_wready                (_axi4yank_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_wvalid                (_axi4frag_auto_out_wvalid),
    .auto_out_wdata            (_axi4frag_auto_out_wdata),
    .auto_out_wstrb            (_axi4frag_auto_out_wstrb),
    .auto_out_wlast            (_axi4frag_auto_out_wlast),
    .auto_out_bready                (_axi4frag_auto_out_bready),
    .auto_out_bvalid                (_axi4yank_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_bid              (_axi4yank_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_bresp            (_axi4yank_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_becho_real_last  (_axi4yank_auto_in_becho_real_last),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_arready               (_axi4yank_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_arvalid               (_axi4frag_auto_out_arvalid),
    .auto_out_arid             (_axi4frag_auto_out_arid),
    .auto_out_araddr           (_axi4frag_auto_out_araddr),
    .auto_out_arsize           (_axi4frag_auto_out_arsize),
    .auto_out_arecho_real_last (_axi4frag_auto_out_arecho_real_last),
    .auto_out_rready                (_axi4frag_auto_out_rready),
    .auto_out_rvalid                (_axi4yank_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_rid              (_axi4yank_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_rdata            (_axi4yank_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_rresp            (_axi4yank_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_recho_real_last  (_axi4yank_auto_in_recho_real_last),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_rlast            (_axi4yank_auto_in_rlast)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  );	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  SynchronizerShiftReg_w1_d10 cpu_reset_chain (	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .io_d  (reset),
    .io_q  (_cpu_reset_chain_io_q)
  );	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
endmodule

// external module flash

// external module bitrev

// external module psram

// external module sdram

module ysyxSoCFull(	// src/SoC.scala:111:9
  input         clock,	// src/SoC.scala:111:9
                reset,	// src/SoC.scala:111:9
  output [15:0] externalPins_gpio_out,	// src/SoC.scala:148:26
  input  [15:0] externalPins_gpio_in,	// src/SoC.scala:148:26
  output [7:0]  externalPins_gpio_seg_0,	// src/SoC.scala:148:26
                externalPins_gpio_seg_1,	// src/SoC.scala:148:26
                externalPins_gpio_seg_2,	// src/SoC.scala:148:26
                externalPins_gpio_seg_3,	// src/SoC.scala:148:26
                externalPins_gpio_seg_4,	// src/SoC.scala:148:26
                externalPins_gpio_seg_5,	// src/SoC.scala:148:26
                externalPins_gpio_seg_6,	// src/SoC.scala:148:26
                externalPins_gpio_seg_7,	// src/SoC.scala:148:26
  input         externalPins_ps2_clk,	// src/SoC.scala:148:26
                externalPins_ps2_data,	// src/SoC.scala:148:26
  output [7:0]  externalPins_vga_r,	// src/SoC.scala:148:26
                externalPins_vga_g,	// src/SoC.scala:148:26
                externalPins_vga_b,	// src/SoC.scala:148:26
  output        externalPins_vga_hsync,	// src/SoC.scala:148:26
                externalPins_vga_vsync,	// src/SoC.scala:148:26
                externalPins_vga_valid,	// src/SoC.scala:148:26
  input         externalPins_uart_rx,	// src/SoC.scala:148:26
  output        externalPins_uart_tx	// src/SoC.scala:148:26
);

  wire        _bitrev_miso;	// src/SoC.scala:138:24
  wire        _flash_miso;	// src/SoC.scala:135:23
  wire        _asic_spi_sck;	// src/SoC.scala:107:24
  wire [7:0]  _asic_spi_ss;	// src/SoC.scala:107:24
  wire        _asic_spi_mosi;	// src/SoC.scala:107:24
  wire        _asic_psram_sck;	// src/SoC.scala:107:24
  wire        _asic_psram_ce_n;	// src/SoC.scala:107:24
  wire        _asic_sdram_clk;	// src/SoC.scala:107:24
  wire        _asic_sdram_cke;	// src/SoC.scala:107:24
  wire        _asic_sdram_cs;	// src/SoC.scala:107:24
  wire        _asic_sdram_ras;	// src/SoC.scala:107:24
  wire        _asic_sdram_cas;	// src/SoC.scala:107:24
  wire        _asic_sdram_we;	// src/SoC.scala:107:24
  wire [13:0] _asic_sdram_a;	// src/SoC.scala:107:24
  wire [1:0]  _asic_sdram_ba;	// src/SoC.scala:107:24
  wire [3:0]  _asic_sdram_dqm;	// src/SoC.scala:107:24
  wire [3:0]  _dio_wire;	// src/SoC.scala:143:23
  wire [31:0] _dq_wire;	// src/SoC.scala:145:23
  ysyxSoCASIC asic (	// src/SoC.scala:107:24
    .clock      (clock),
    .reset      (reset),
    .spi_sck    (_asic_spi_sck),
    .spi_ss     (_asic_spi_ss),
    .spi_mosi   (_asic_spi_mosi),
    .spi_miso   (_bitrev_miso & _flash_miso),	// src/SoC.scala:135:23, :138:24, :141:69
    .uart_rx    (externalPins_uart_rx),
    .uart_tx    (externalPins_uart_tx),
    .psram_sck  (_asic_psram_sck),
    .psram_ce_n (_asic_psram_ce_n),
    .psram_dio  (_dio_wire),
    .sdram_clk  (_asic_sdram_clk),
    .sdram_cke  (_asic_sdram_cke),
    .sdram_cs   (_asic_sdram_cs),
    .sdram_ras  (_asic_sdram_ras),
    .sdram_cas  (_asic_sdram_cas),
    .sdram_we   (_asic_sdram_we),
    .sdram_a    (_asic_sdram_a),
    .sdram_ba   (_asic_sdram_ba),
    .sdram_dqm  (_asic_sdram_dqm),
    .sdram_dq   (_dq_wire),
    .gpio_out   (externalPins_gpio_out),
    .gpio_in    (externalPins_gpio_in),
    .gpio_seg_0 (externalPins_gpio_seg_0),
    .gpio_seg_1 (externalPins_gpio_seg_1),
    .gpio_seg_2 (externalPins_gpio_seg_2),
    .gpio_seg_3 (externalPins_gpio_seg_3),
    .gpio_seg_4 (externalPins_gpio_seg_4),
    .gpio_seg_5 (externalPins_gpio_seg_5),
    .gpio_seg_6 (externalPins_gpio_seg_6),
    .gpio_seg_7 (externalPins_gpio_seg_7),
    .ps2_clk    (externalPins_ps2_clk),
    .ps2_data   (externalPins_ps2_data),
    .vga_r      (externalPins_vga_r),
    .vga_g      (externalPins_vga_g),
    .vga_b      (externalPins_vga_b),
    .vga_hsync  (externalPins_vga_hsync),
    .vga_vsync  (externalPins_vga_vsync),
    .vga_valid  (externalPins_vga_valid)
  );	// src/SoC.scala:107:24
  flash flash (	// src/SoC.scala:135:23
    .sck  (_asic_spi_sck),	// src/SoC.scala:107:24
    .ss   (_asic_spi_ss[0]),	// src/SoC.scala:107:24, :137:32
    .mosi (_asic_spi_mosi),	// src/SoC.scala:107:24
    .miso (_flash_miso)
  );	// src/SoC.scala:135:23
  bitrev bitrev (	// src/SoC.scala:138:24
    .sck  (_asic_spi_sck),	// src/SoC.scala:107:24
    .ss   (_asic_spi_ss[7]),	// src/SoC.scala:107:24, :140:33
    .mosi (_asic_spi_mosi),	// src/SoC.scala:107:24
    .miso (_bitrev_miso)
  );	// src/SoC.scala:138:24
  psram psram (	// src/SoC.scala:143:23
    .sck  (_asic_psram_sck),	// src/SoC.scala:107:24
    .ce_n (_asic_psram_ce_n),	// src/SoC.scala:107:24
    .dio  (_dio_wire)
  );	// src/SoC.scala:143:23
  sdram sdram1 (	// @[src/main/scala/ysyxSoC/SoC.scala:138:23]
    .clk (_asic_sdram_clk),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .sel (2'b01),
    .selword(_asic_sdram_a[13]),
    .cke (_asic_sdram_cke),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .cs  (_asic_sdram_cs),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ras (_asic_sdram_ras),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .cas (_asic_sdram_cas),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .we  (_asic_sdram_we),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .a   (_asic_sdram_a),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ba  (_asic_sdram_ba),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .dqm (_asic_sdram_dqm[1:0]),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .dq  (_dq_wire[15:0])
  );
  sdram sdram2 (	// @[src/main/scala/ysyxSoC/SoC.scala:138:23]
    .clk (_asic_sdram_clk),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .sel (2'b10),
    .selword(_asic_sdram_a[13]),
    .cke (_asic_sdram_cke),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .cs  (_asic_sdram_cs),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ras (_asic_sdram_ras),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .cas (_asic_sdram_cas),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .we  (_asic_sdram_we),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .a   (_asic_sdram_a),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ba  (_asic_sdram_ba),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .dqm (_asic_sdram_dqm[3:2]),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .dq  (_dq_wire[31:16])
  );
  sdram sdram3 (	// @[src/main/scala/ysyxSoC/SoC.scala:138:23]
    .clk (_asic_sdram_clk),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .sel (2'b01),
    .selword(_asic_sdram_a[13]),
    .cke (_asic_sdram_cke),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .cs  (_asic_sdram_cs),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ras (_asic_sdram_ras),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .cas (_asic_sdram_cas),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .we  (_asic_sdram_we),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .a   (_asic_sdram_a),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ba  (_asic_sdram_ba),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .dqm (_asic_sdram_dqm[1:0]),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .dq  (_dq_wire[15:0])
  );
  sdram sdram4 (	// @[src/main/scala/ysyxSoC/SoC.scala:138:23]
    .clk (_asic_sdram_clk),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .sel (2'b10),
    .selword(_asic_sdram_a[13]),
    .cke (_asic_sdram_cke),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .cs  (_asic_sdram_cs),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ras (_asic_sdram_ras),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .cas (_asic_sdram_cas),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .we  (_asic_sdram_we),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .a   (_asic_sdram_a),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .ba  (_asic_sdram_ba),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .dqm (_asic_sdram_dqm[3:2]),	// @[src/main/scala/ysyxSoC/SoC.scala:100:24]
    .dq  (_dq_wire[31:16])
  );
endmodule

module ysyxSoCTop(	// src/Top.scala:13:7
  input clock,	// src/Top.scala:13:7
        reset	// src/Top.scala:13:7
);

  ysyxSoCFull dut (	// src/Top.scala:18:20
    .clock                   (clock),
    .reset                   (reset),
    .externalPins_gpio_out   (/* unused */),
    .externalPins_gpio_in    (16'h0),
    .externalPins_gpio_seg_0 (/* unused */),
    .externalPins_gpio_seg_1 (/* unused */),
    .externalPins_gpio_seg_2 (/* unused */),
    .externalPins_gpio_seg_3 (/* unused */),
    .externalPins_gpio_seg_4 (/* unused */),
    .externalPins_gpio_seg_5 (/* unused */),
    .externalPins_gpio_seg_6 (/* unused */),
    .externalPins_gpio_seg_7 (/* unused */),
    .externalPins_ps2_clk    (1'h0),
    .externalPins_ps2_data   (1'h0),
    .externalPins_vga_r      (/* unused */),
    .externalPins_vga_g      (/* unused */),
    .externalPins_vga_b      (/* unused */),
    .externalPins_vga_hsync  (/* unused */),
    .externalPins_vga_vsync  (/* unused */),
    .externalPins_vga_valid  (/* unused */),
    .externalPins_uart_rx    (1'h0),
    .externalPins_uart_tx    (/* unused */)
  );	// src/Top.scala:18:20
endmodule


// ----- 8< ----- FILE "./MROMHelper.v" ----- 8< -----

module MROMHelper(
  input [31:0] raddr,
  input ren,
  output reg [31:0] rdata
);
import "DPI-C" function void mrom_read(input int raddr, output int rdata);
always @(*) begin
  if (ren) mrom_read(raddr, rdata);
  else rdata = 0;
end
endmodule
    

