
scope.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a960  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  0800aa6c  0800aa6c  0001aa6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab28  0800ab28  00020180  2**0
                  CONTENTS
  4 .ARM          00000000  0800ab28  0800ab28  00020180  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ab28  0800ab28  00020180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab28  0800ab28  0001ab28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab2c  0800ab2c  0001ab2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000180  20000000  0800ab30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000038e8  20000180  20000180  00020180  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003a68  20003a68  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015c3f  00000000  00000000  000201a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a85  00000000  00000000  00035de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001388  00000000  00000000  00039870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c0  00000000  00000000  0003abf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7c4  00000000  00000000  0003bdb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017299  00000000  00000000  0005657c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092a67  00000000  00000000  0006d815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010027c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fd0  00000000  00000000  001002cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000180 	.word	0x20000180
 8000128:	00000000 	.word	0x00000000
 800012c:	0800aa54 	.word	0x0800aa54

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000184 	.word	0x20000184
 8000148:	0800aa54 	.word	0x0800aa54

0800014c <cmd_init>:


/*
 *inicializa las estructuras de datos
 */
void cmd_init(_usrtick *ut, _hb *h, _pcomm *p, _control *c){
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
 8000158:	603b      	str	r3, [r7, #0]
	usrtick = ut;
 800015a:	4a08      	ldr	r2, [pc, #32]	; (800017c <cmd_init+0x30>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]
	hb = h;
 8000160:	4a07      	ldr	r2, [pc, #28]	; (8000180 <cmd_init+0x34>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	cdc = p;
 8000166:	4a07      	ldr	r2, [pc, #28]	; (8000184 <cmd_init+0x38>)
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	6013      	str	r3, [r2, #0]
	control = c;
 800016c:	4a06      	ldr	r2, [pc, #24]	; (8000188 <cmd_init+0x3c>)
 800016e:	683b      	ldr	r3, [r7, #0]
 8000170:	6013      	str	r3, [r2, #0]
}
 8000172:	bf00      	nop
 8000174:	3714      	adds	r7, #20
 8000176:	46bd      	mov	sp, r7
 8000178:	bc80      	pop	{r7}
 800017a:	4770      	bx	lr
 800017c:	200001a0 	.word	0x200001a0
 8000180:	200001a4 	.word	0x200001a4
 8000184:	2000019c 	.word	0x2000019c
 8000188:	200001a8 	.word	0x200001a8

0800018c <cmd_exec>:
 *
 *
 * 	Respuesta Err: Comando desconocodo
 *
 */
void cmd_exec(_pcomm *p){
 800018c:	b580      	push	{r7, lr}
 800018e:	b084      	sub	sp, #16
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
	switch(p->rx.buff[p->rx.datastart]){
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	691b      	ldr	r3, [r3, #16]
 8000198:	687a      	ldr	r2, [r7, #4]
 800019a:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800019c:	4413      	add	r3, r2
 800019e:	781b      	ldrb	r3, [r3, #0]
 80001a0:	2ba1      	cmp	r3, #161	; 0xa1
 80001a2:	d039      	beq.n	8000218 <cmd_exec+0x8c>
 80001a4:	2ba1      	cmp	r3, #161	; 0xa1
 80001a6:	dc4b      	bgt.n	8000240 <cmd_exec+0xb4>
 80001a8:	2ba0      	cmp	r3, #160	; 0xa0
 80001aa:	d02a      	beq.n	8000202 <cmd_exec+0x76>
 80001ac:	2ba0      	cmp	r3, #160	; 0xa0
 80001ae:	dc47      	bgt.n	8000240 <cmd_exec+0xb4>
 80001b0:	2b01      	cmp	r3, #1
 80001b2:	d002      	beq.n	80001ba <cmd_exec+0x2e>
 80001b4:	2b03      	cmp	r3, #3
 80001b6:	d012      	beq.n	80001de <cmd_exec+0x52>
 80001b8:	e042      	b.n	8000240 <cmd_exec+0xb4>
	// Firmware version
	case _CMD_START_ADC_ON_CH1:{
		pcomm_tx_put_cmd_frame(p, _CMD_START_ADC_ON_CH1, (uint8_t *)(&(control->bf_adc_ch1[control->bf_adc_ch1_ir])), 1);
 80001ba:	4b29      	ldr	r3, [pc, #164]	; (8000260 <cmd_exec+0xd4>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	681a      	ldr	r2, [r3, #0]
 80001c0:	4b27      	ldr	r3, [pc, #156]	; (8000260 <cmd_exec+0xd4>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	89db      	ldrh	r3, [r3, #14]
 80001c6:	005b      	lsls	r3, r3, #1
 80001c8:	441a      	add	r2, r3
 80001ca:	2301      	movs	r3, #1
 80001cc:	2101      	movs	r1, #1
 80001ce:	6878      	ldr	r0, [r7, #4]
 80001d0:	f000 fda7 	bl	8000d22 <pcomm_tx_put_cmd_frame>
		control->bf_adc_ch1_iw = 0;
 80001d4:	4b22      	ldr	r3, [pc, #136]	; (8000260 <cmd_exec+0xd4>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	2200      	movs	r2, #0
 80001da:	819a      	strh	r2, [r3, #12]
		break;
 80001dc:	e038      	b.n	8000250 <cmd_exec+0xc4>
	}
	case _CMD_START_ADC_ON_CH2:{
		pcomm_tx_put_cmd_frame(p, _CMD_START_ADC_ON_CH2, (uint8_t *)(&(control->bf_adc_ch2[control->bf_adc_ch2_ir])), 1);
 80001de:	4b20      	ldr	r3, [pc, #128]	; (8000260 <cmd_exec+0xd4>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	685a      	ldr	r2, [r3, #4]
 80001e4:	4b1e      	ldr	r3, [pc, #120]	; (8000260 <cmd_exec+0xd4>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	8a5b      	ldrh	r3, [r3, #18]
 80001ea:	005b      	lsls	r3, r3, #1
 80001ec:	441a      	add	r2, r3
 80001ee:	2301      	movs	r3, #1
 80001f0:	2103      	movs	r1, #3
 80001f2:	6878      	ldr	r0, [r7, #4]
 80001f4:	f000 fd95 	bl	8000d22 <pcomm_tx_put_cmd_frame>
		control->bf_adc_ch2_iw = 0;
 80001f8:	4b19      	ldr	r3, [pc, #100]	; (8000260 <cmd_exec+0xd4>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	2200      	movs	r2, #0
 80001fe:	821a      	strh	r2, [r3, #16]
		break;
 8000200:	e026      	b.n	8000250 <cmd_exec+0xc4>
	/*   ·····································································*/
	/*   ·······················   REPORTES DE INFO   ······················· */
	/*   ·····································································*/
	// Keep alive
	case _CMD_KEEP_ALIVE:{
		pcomm_tx_put_data_frame(p, &p->rx.buff[p->rx.datastart], 1);
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	691b      	ldr	r3, [r3, #16]
 8000206:	687a      	ldr	r2, [r7, #4]
 8000208:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800020a:	4413      	add	r3, r2
 800020c:	2201      	movs	r2, #1
 800020e:	4619      	mov	r1, r3
 8000210:	6878      	ldr	r0, [r7, #4]
 8000212:	f000 fd49 	bl	8000ca8 <pcomm_tx_put_data_frame>
		break;
 8000216:	e01b      	b.n	8000250 <cmd_exec+0xc4>
	}
	// Firmware version
	case _CMD_FIRMWARE_VERSION:{
		uint8_t firmware_version_size = 0;
 8000218:	2300      	movs	r3, #0
 800021a:	73fb      	strb	r3, [r7, #15]
		while(firmware_version[firmware_version_size++]);
 800021c:	bf00      	nop
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	1c5a      	adds	r2, r3, #1
 8000222:	73fa      	strb	r2, [r7, #15]
 8000224:	461a      	mov	r2, r3
 8000226:	4b0f      	ldr	r3, [pc, #60]	; (8000264 <cmd_exec+0xd8>)
 8000228:	5c9b      	ldrb	r3, [r3, r2]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d1f7      	bne.n	800021e <cmd_exec+0x92>
		pcomm_tx_put_cmd_frame(p, _CMD_FIRMWARE_VERSION, (uint8_t *)firmware_version, firmware_version_size-1);
 800022e:	7bfb      	ldrb	r3, [r7, #15]
 8000230:	3b01      	subs	r3, #1
 8000232:	b2db      	uxtb	r3, r3
 8000234:	4a0b      	ldr	r2, [pc, #44]	; (8000264 <cmd_exec+0xd8>)
 8000236:	21a1      	movs	r1, #161	; 0xa1
 8000238:	6878      	ldr	r0, [r7, #4]
 800023a:	f000 fd72 	bl	8000d22 <pcomm_tx_put_cmd_frame>
		break;
 800023e:	e007      	b.n	8000250 <cmd_exec+0xc4>
	}

	// Comando desconocido
	default:{
		pcomm_tx_put_data_frame(p, (uint8_t *)cmd_error, 3);
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <cmd_exec+0xdc>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	2203      	movs	r2, #3
 8000246:	4619      	mov	r1, r3
 8000248:	6878      	ldr	r0, [r7, #4]
 800024a:	f000 fd2d 	bl	8000ca8 <pcomm_tx_put_data_frame>
		break;
 800024e:	bf00      	nop
	}
	}
	pcomm_rx_data_flush(p);
 8000250:	6878      	ldr	r0, [r7, #4]
 8000252:	f000 fc67 	bl	8000b24 <pcomm_rx_data_flush>
}
 8000256:	bf00      	nop
 8000258:	3710      	adds	r7, #16
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
 800025e:	bf00      	nop
 8000260:	200001a8 	.word	0x200001a8
 8000264:	200001ac 	.word	0x200001ac
 8000268:	20000000 	.word	0x20000000

0800026c <local_init_control>:
 *      Author: psilva
 */

#include "local.h"

void local_init_control(_control *c, uint16_t *ch1_bf, uint16_t ch1_bf_size, uint16_t *ch2_bf, uint16_t ch2_bf_size){
 800026c:	b480      	push	{r7}
 800026e:	b085      	sub	sp, #20
 8000270:	af00      	add	r7, sp, #0
 8000272:	60f8      	str	r0, [r7, #12]
 8000274:	60b9      	str	r1, [r7, #8]
 8000276:	603b      	str	r3, [r7, #0]
 8000278:	4613      	mov	r3, r2
 800027a:	80fb      	strh	r3, [r7, #6]
	c->bf_adc_ch1 = ch1_bf;
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	68ba      	ldr	r2, [r7, #8]
 8000280:	601a      	str	r2, [r3, #0]
	c->bf_adc_ch1_size = ch1_bf_size;
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	88fa      	ldrh	r2, [r7, #6]
 8000286:	811a      	strh	r2, [r3, #8]
	c->bf_adc_ch2 = ch2_bf;
 8000288:	68fb      	ldr	r3, [r7, #12]
 800028a:	683a      	ldr	r2, [r7, #0]
 800028c:	605a      	str	r2, [r3, #4]
	c->bf_adc_ch2_size = ch2_bf_size;
 800028e:	68fb      	ldr	r3, [r7, #12]
 8000290:	8b3a      	ldrh	r2, [r7, #24]
 8000292:	815a      	strh	r2, [r3, #10]
	c->bf_adc_ch1_iw = 0;
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	2200      	movs	r2, #0
 8000298:	819a      	strh	r2, [r3, #12]
	c->bf_adc_ch1_ir = 0;
 800029a:	68fb      	ldr	r3, [r7, #12]
 800029c:	2200      	movs	r2, #0
 800029e:	81da      	strh	r2, [r3, #14]
	c->bf_adc_ch2_iw = 0;
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	2200      	movs	r2, #0
 80002a4:	821a      	strh	r2, [r3, #16]
	c->bf_adc_ch2_ir = 0;
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	2200      	movs	r2, #0
 80002aa:	825a      	strh	r2, [r3, #18]
	c->adc_sps = 0;
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	2200      	movs	r2, #0
 80002b0:	615a      	str	r2, [r3, #20]
	c->adc_trigger = 0;
 80002b2:	68fb      	ldr	r3, [r7, #12]
 80002b4:	2200      	movs	r2, #0
 80002b6:	761a      	strb	r2, [r3, #24]
	c->adc_ch1_active = 0;
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	2200      	movs	r2, #0
 80002bc:	765a      	strb	r2, [r3, #25]
	c->adc_ch1_trigger = 0;
 80002be:	68fb      	ldr	r3, [r7, #12]
 80002c0:	2200      	movs	r2, #0
 80002c2:	835a      	strh	r2, [r3, #26]
	c->adc_ch2_active = 0;
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	2200      	movs	r2, #0
 80002c8:	771a      	strb	r2, [r3, #28]
	c->adc_ch2_trigger = 0;
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	2200      	movs	r2, #0
 80002ce:	83da      	strh	r2, [r3, #30]
	c->pwm_active = 0;
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	2200      	movs	r2, #0
 80002d4:	f883 2020 	strb.w	r2, [r3, #32]
	c->pwm_period_high_ns = 0;
 80002d8:	68fb      	ldr	r3, [r7, #12]
 80002da:	2200      	movs	r2, #0
 80002dc:	625a      	str	r2, [r3, #36]	; 0x24
	c->pwm_period_low_ns = 0;
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	2200      	movs	r2, #0
 80002e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80002e4:	bf00      	nop
 80002e6:	3714      	adds	r7, #20
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bc80      	pop	{r7}
 80002ec:	4770      	bx	lr
	...

080002f0 <HAL_ADC_ConvCpltCallback>:
 * --------------  REDEFINICION DE MANEJO DE INTERRUPCIONES   ---------------------------
 */
/*
 * ISR ADC - Conversion complete
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80002f0:	b590      	push	{r4, r7, lr}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
	if(control.bf_adc_ch1_iw < _ADC_BUFF_SIZE)
 80002f8:	4b16      	ldr	r3, [pc, #88]	; (8000354 <HAL_ADC_ConvCpltCallback+0x64>)
 80002fa:	899b      	ldrh	r3, [r3, #12]
 80002fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000300:	d20f      	bcs.n	8000322 <HAL_ADC_ConvCpltCallback+0x32>
		control.bf_adc_ch1[control.bf_adc_ch1_iw++] = HAL_ADC_GetValue(&hadc1);
 8000302:	4815      	ldr	r0, [pc, #84]	; (8000358 <HAL_ADC_ConvCpltCallback+0x68>)
 8000304:	f001 fd6c 	bl	8001de0 <HAL_ADC_GetValue>
 8000308:	4604      	mov	r4, r0
 800030a:	4b12      	ldr	r3, [pc, #72]	; (8000354 <HAL_ADC_ConvCpltCallback+0x64>)
 800030c:	681a      	ldr	r2, [r3, #0]
 800030e:	4b11      	ldr	r3, [pc, #68]	; (8000354 <HAL_ADC_ConvCpltCallback+0x64>)
 8000310:	899b      	ldrh	r3, [r3, #12]
 8000312:	1c59      	adds	r1, r3, #1
 8000314:	b288      	uxth	r0, r1
 8000316:	490f      	ldr	r1, [pc, #60]	; (8000354 <HAL_ADC_ConvCpltCallback+0x64>)
 8000318:	8188      	strh	r0, [r1, #12]
 800031a:	005b      	lsls	r3, r3, #1
 800031c:	4413      	add	r3, r2
 800031e:	b2a2      	uxth	r2, r4
 8000320:	801a      	strh	r2, [r3, #0]
	if(control.bf_adc_ch2_iw < _ADC_BUFF_SIZE)
 8000322:	4b0c      	ldr	r3, [pc, #48]	; (8000354 <HAL_ADC_ConvCpltCallback+0x64>)
 8000324:	8a1b      	ldrh	r3, [r3, #16]
 8000326:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800032a:	d20f      	bcs.n	800034c <HAL_ADC_ConvCpltCallback+0x5c>
		control.bf_adc_ch2[control.bf_adc_ch2_iw++] = HAL_ADC_GetValue(&hadc2);
 800032c:	480b      	ldr	r0, [pc, #44]	; (800035c <HAL_ADC_ConvCpltCallback+0x6c>)
 800032e:	f001 fd57 	bl	8001de0 <HAL_ADC_GetValue>
 8000332:	4604      	mov	r4, r0
 8000334:	4b07      	ldr	r3, [pc, #28]	; (8000354 <HAL_ADC_ConvCpltCallback+0x64>)
 8000336:	685a      	ldr	r2, [r3, #4]
 8000338:	4b06      	ldr	r3, [pc, #24]	; (8000354 <HAL_ADC_ConvCpltCallback+0x64>)
 800033a:	8a1b      	ldrh	r3, [r3, #16]
 800033c:	1c59      	adds	r1, r3, #1
 800033e:	b288      	uxth	r0, r1
 8000340:	4904      	ldr	r1, [pc, #16]	; (8000354 <HAL_ADC_ConvCpltCallback+0x64>)
 8000342:	8208      	strh	r0, [r1, #16]
 8000344:	005b      	lsls	r3, r3, #1
 8000346:	4413      	add	r3, r2
 8000348:	b2a2      	uxth	r2, r4
 800034a:	801a      	strh	r2, [r3, #0]
}
 800034c:	bf00      	nop
 800034e:	370c      	adds	r7, #12
 8000350:	46bd      	mov	sp, r7
 8000352:	bd90      	pop	{r4, r7, pc}
 8000354:	20002860 	.word	0x20002860
 8000358:	200001d8 	.word	0x200001d8
 800035c:	20000208 	.word	0x20000208

08000360 <heartbeat_gpio_callback>:
 */

/*
 * Al hearbeat
 */
void heartbeat_gpio_callback(uint8_t state){
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin, state);
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	461a      	mov	r2, r3
 800036e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000372:	4803      	ldr	r0, [pc, #12]	; (8000380 <heartbeat_gpio_callback+0x20>)
 8000374:	f002 fb3a 	bl	80029ec <HAL_GPIO_WritePin>
}
 8000378:	bf00      	nop
 800037a:	3708      	adds	r7, #8
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}
 8000380:	40011000 	.word	0x40011000

08000384 <cdc_receive>:

/*
 * al modulo CDC para la carga de datos recibidos por USB CDC
 */
void cdc_receive(uint8_t *Buf, uint32_t *Len){
 8000384:	b580      	push	{r7, lr}
 8000386:	b082      	sub	sp, #8
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
 800038c:	6039      	str	r1, [r7, #0]
	pcomm_rx_receive_array(&cdc, Buf, *Len);
 800038e:	683b      	ldr	r3, [r7, #0]
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	461a      	mov	r2, r3
 8000394:	6879      	ldr	r1, [r7, #4]
 8000396:	4803      	ldr	r0, [pc, #12]	; (80003a4 <cdc_receive+0x20>)
 8000398:	f000 fb7d 	bl	8000a96 <pcomm_rx_receive_array>
}
 800039c:	bf00      	nop
 800039e:	3708      	adds	r7, #8
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	20002820 	.word	0x20002820

080003a8 <tasks_1ms>:
}

/*
 * Al planificador usrtick
 */
void tasks_1ms(){
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
	// Envio datos disponibles en pcomm CDC
	if(pcomm_tx_data_ready(&cdc)){
 80003ac:	4810      	ldr	r0, [pc, #64]	; (80003f0 <tasks_1ms+0x48>)
 80003ae:	f000 fd14 	bl	8000dda <pcomm_tx_data_ready>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d00f      	beq.n	80003d8 <tasks_1ms+0x30>
		if(CDC_Transmit_FS_Status() == USBD_OK){
 80003b8:	f009 ff56 	bl	800a268 <CDC_Transmit_FS_Status>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d10a      	bne.n	80003d8 <tasks_1ms+0x30>
			CDC_Transmit_FS(cdc.tx.buff, cdc.tx.iw);
 80003c2:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <tasks_1ms+0x48>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	4a0a      	ldr	r2, [pc, #40]	; (80003f0 <tasks_1ms+0x48>)
 80003c8:	88d2      	ldrh	r2, [r2, #6]
 80003ca:	4611      	mov	r1, r2
 80003cc:	4618      	mov	r0, r3
 80003ce:	f009 ff17 	bl	800a200 <CDC_Transmit_FS>
			pcomm_tx_data_flush(&cdc);
 80003d2:	4807      	ldr	r0, [pc, #28]	; (80003f0 <tasks_1ms+0x48>)
 80003d4:	f000 fd0c 	bl	8000df0 <pcomm_tx_data_flush>
		}
	}

	// Ejecucion de comandos
	if(pcomm_rx_data_ready(&cdc)){
 80003d8:	4805      	ldr	r0, [pc, #20]	; (80003f0 <tasks_1ms+0x48>)
 80003da:	f000 fb8b 	bl	8000af4 <pcomm_rx_data_ready>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d002      	beq.n	80003ea <tasks_1ms+0x42>
		cmd_exec(&cdc);
 80003e4:	4802      	ldr	r0, [pc, #8]	; (80003f0 <tasks_1ms+0x48>)
 80003e6:	f7ff fed1 	bl	800018c <cmd_exec>
	}
}
 80003ea:	bf00      	nop
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	20002820 	.word	0x20002820

080003f4 <tasks_10ms>:

void tasks_10ms(){}
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bc80      	pop	{r7}
 80003fe:	4770      	bx	lr

08000400 <tasks_100ms>:

void tasks_100ms(){
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
	heartbeat(&hb);
 8000404:	4802      	ldr	r0, [pc, #8]	; (8000410 <tasks_100ms+0x10>)
 8000406:	f001 f8ed 	bl	80015e4 <heartbeat>
}
 800040a:	bf00      	nop
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	20002814 	.word	0x20002814

08000414 <tasks_1s>:

void tasks_1s(){}
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
 8000418:	bf00      	nop
 800041a:	46bd      	mov	sp, r7
 800041c:	bc80      	pop	{r7}
 800041e:	4770      	bx	lr

08000420 <tasks_10s>:

void tasks_10s(){}
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
 8000424:	bf00      	nop
 8000426:	46bd      	mov	sp, r7
 8000428:	bc80      	pop	{r7}
 800042a:	4770      	bx	lr

0800042c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b084      	sub	sp, #16
 8000430:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000432:	f001 fae5 	bl	8001a00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000436:	f000 f8b3 	bl	80005a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800043a:	f000 fa5d 	bl	80008f8 <MX_GPIO_Init>
  MX_ADC1_Init();
 800043e:	f000 f90d 	bl	800065c <MX_ADC1_Init>
  MX_ADC2_Init();
 8000442:	f000 f959 	bl	80006f8 <MX_ADC2_Init>
  MX_TIM4_Init();
 8000446:	f000 f9e1 	bl	800080c <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 800044a:	f009 fe15 	bl	800a078 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 800044e:	f000 f991 	bl	8000774 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // Establezco la cadena firmware_version si no esta definida como macro o via MakeFile
  #ifndef _FIRMWARE_VERSION_
  get_firmware_version(_FIRMWARE_VERSION_PREFIX_, _FIRMWARE_VERSION_SUFFIX_, firmware_version);
 8000452:	4a3d      	ldr	r2, [pc, #244]	; (8000548 <main+0x11c>)
 8000454:	493d      	ldr	r1, [pc, #244]	; (800054c <main+0x120>)
 8000456:	483e      	ldr	r0, [pc, #248]	; (8000550 <main+0x124>)
 8000458:	f001 f8f4 	bl	8001644 <get_firmware_version>
  #endif


  // Inicializacion del planificador usertick
  usrtick_init(&usrtick, 1000);
 800045c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000460:	483c      	ldr	r0, [pc, #240]	; (8000554 <main+0x128>)
 8000462:	f000 ff99 	bl	8001398 <usrtick_init>
  usrtick_attach(&usrtick, tasks_1ms, 1);
 8000466:	2201      	movs	r2, #1
 8000468:	493b      	ldr	r1, [pc, #236]	; (8000558 <main+0x12c>)
 800046a:	483a      	ldr	r0, [pc, #232]	; (8000554 <main+0x128>)
 800046c:	f000 ffad 	bl	80013ca <usrtick_attach>
  usrtick_attach(&usrtick, tasks_10ms, 10);
 8000470:	220a      	movs	r2, #10
 8000472:	493a      	ldr	r1, [pc, #232]	; (800055c <main+0x130>)
 8000474:	4837      	ldr	r0, [pc, #220]	; (8000554 <main+0x128>)
 8000476:	f000 ffa8 	bl	80013ca <usrtick_attach>
  usrtick_attach(&usrtick, tasks_100ms, 100);
 800047a:	2264      	movs	r2, #100	; 0x64
 800047c:	4938      	ldr	r1, [pc, #224]	; (8000560 <main+0x134>)
 800047e:	4835      	ldr	r0, [pc, #212]	; (8000554 <main+0x128>)
 8000480:	f000 ffa3 	bl	80013ca <usrtick_attach>
  usrtick_attach(&usrtick, tasks_1s, 1000);
 8000484:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000488:	4936      	ldr	r1, [pc, #216]	; (8000564 <main+0x138>)
 800048a:	4832      	ldr	r0, [pc, #200]	; (8000554 <main+0x128>)
 800048c:	f000 ff9d 	bl	80013ca <usrtick_attach>
  usrtick_attach(&usrtick, tasks_10s, 10000);
 8000490:	f242 7210 	movw	r2, #10000	; 0x2710
 8000494:	4934      	ldr	r1, [pc, #208]	; (8000568 <main+0x13c>)
 8000496:	482f      	ldr	r0, [pc, #188]	; (8000554 <main+0x128>)
 8000498:	f000 ff97 	bl	80013ca <usrtick_attach>

  // Inicializacion de heartbeat
  heartbeat_init(&hb);
 800049c:	4833      	ldr	r0, [pc, #204]	; (800056c <main+0x140>)
 800049e:	f001 f88d 	bl	80015bc <heartbeat_init>
  heartbeat_attach(&hb, heartbeat_gpio_callback);
 80004a2:	4933      	ldr	r1, [pc, #204]	; (8000570 <main+0x144>)
 80004a4:	4831      	ldr	r0, [pc, #196]	; (800056c <main+0x140>)
 80004a6:	f001 f8c0 	bl	800162a <heartbeat_attach>

  // Inicializo protocolo de comunicación
  pcomm_init(&cdc, _PCOMM_TX_MODE_BATCH, __rx_bf_cdc, _PCOMM_RX_BUFF_SIZE, __tx_bf_cdc, _PCOMM_TX_BUFF_SIZE, 100);
 80004aa:	2364      	movs	r3, #100	; 0x64
 80004ac:	9302      	str	r3, [sp, #8]
 80004ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	4b2f      	ldr	r3, [pc, #188]	; (8000574 <main+0x148>)
 80004b6:	9300      	str	r3, [sp, #0]
 80004b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004bc:	4a2e      	ldr	r2, [pc, #184]	; (8000578 <main+0x14c>)
 80004be:	2101      	movs	r1, #1
 80004c0:	482e      	ldr	r0, [pc, #184]	; (800057c <main+0x150>)
 80004c2:	f000 fa8a 	bl	80009da <pcomm_init>

  // Inicializo recepcion de comandos
  cmd_init(&usrtick, &hb, &cdc, &control);
 80004c6:	4b2e      	ldr	r3, [pc, #184]	; (8000580 <main+0x154>)
 80004c8:	4a2c      	ldr	r2, [pc, #176]	; (800057c <main+0x150>)
 80004ca:	4928      	ldr	r1, [pc, #160]	; (800056c <main+0x140>)
 80004cc:	4821      	ldr	r0, [pc, #132]	; (8000554 <main+0x128>)
 80004ce:	f7ff fe3d 	bl	800014c <cmd_init>

  // Inicializo control
  local_init_control(&control, __bf_adc_ch1, _ADC_BUFF_SIZE, __bf_adc_ch2, _ADC_BUFF_SIZE);
 80004d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80004d6:	9300      	str	r3, [sp, #0]
 80004d8:	4b2a      	ldr	r3, [pc, #168]	; (8000584 <main+0x158>)
 80004da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80004de:	492a      	ldr	r1, [pc, #168]	; (8000588 <main+0x15c>)
 80004e0:	4827      	ldr	r0, [pc, #156]	; (8000580 <main+0x154>)
 80004e2:	f7ff fec3 	bl	800026c <local_init_control>

  // Establezco la funcion callback para la recepcion sobre USB CDC
  CDC_Attach_Receive_FS(cdc_receive);
 80004e6:	4829      	ldr	r0, [pc, #164]	; (800058c <main+0x160>)
 80004e8:	f009 feb0 	bl	800a24c <CDC_Attach_Receive_FS>

  //  Inicio los Timers
  HAL_TIM_Base_Start_IT(&htim3);
 80004ec:	4828      	ldr	r0, [pc, #160]	; (8000590 <main+0x164>)
 80004ee:	f004 fd6f 	bl	8004fd0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim4);
 80004f2:	4828      	ldr	r0, [pc, #160]	; (8000594 <main+0x168>)
 80004f4:	f004 fd22 	bl	8004f3c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80004f8:	2108      	movs	r1, #8
 80004fa:	4826      	ldr	r0, [pc, #152]	; (8000594 <main+0x168>)
 80004fc:	f004 fe12 	bl	8005124 <HAL_TIM_PWM_Start>

  // calibrate ADC for better accuracy and start it w/ interrupt
  if(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK)
 8000500:	4825      	ldr	r0, [pc, #148]	; (8000598 <main+0x16c>)
 8000502:	f001 fed9 	bl	80022b8 <HAL_ADCEx_Calibration_Start>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <main+0xe4>
	  Error_Handler();
 800050c:	f000 fa60 	bl	80009d0 <Error_Handler>
  if(HAL_ADCEx_Calibration_Start(&hadc2) != HAL_OK)
 8000510:	4822      	ldr	r0, [pc, #136]	; (800059c <main+0x170>)
 8000512:	f001 fed1 	bl	80022b8 <HAL_ADCEx_Calibration_Start>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d001      	beq.n	8000520 <main+0xf4>
  	  Error_Handler();
 800051c:	f000 fa58 	bl	80009d0 <Error_Handler>

  if(HAL_ADC_Start_IT(&hadc1) != HAL_OK)
 8000520:	481d      	ldr	r0, [pc, #116]	; (8000598 <main+0x16c>)
 8000522:	f001 fba7 	bl	8001c74 <HAL_ADC_Start_IT>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	d001      	beq.n	8000530 <main+0x104>
	  Error_Handler();
 800052c:	f000 fa50 	bl	80009d0 <Error_Handler>

  if(HAL_ADC_Start_IT(&hadc2) != HAL_OK)
 8000530:	481a      	ldr	r0, [pc, #104]	; (800059c <main+0x170>)
 8000532:	f001 fb9f 	bl	8001c74 <HAL_ADC_Start_IT>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d001      	beq.n	8000540 <main+0x114>
	  Error_Handler();
 800053c:	f000 fa48 	bl	80009d0 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	usrtick_work(&usrtick);
 8000540:	4804      	ldr	r0, [pc, #16]	; (8000554 <main+0x128>)
 8000542:	f000 ff79 	bl	8001438 <usrtick_work>
 8000546:	e7fb      	b.n	8000540 <main+0x114>
 8000548:	200001ac 	.word	0x200001ac
 800054c:	0800aa70 	.word	0x0800aa70
 8000550:	0800aa78 	.word	0x0800aa78
 8000554:	200027c8 	.word	0x200027c8
 8000558:	080003a9 	.word	0x080003a9
 800055c:	080003f5 	.word	0x080003f5
 8000560:	08000401 	.word	0x08000401
 8000564:	08000415 	.word	0x08000415
 8000568:	08000421 	.word	0x08000421
 800056c:	20002814 	.word	0x20002814
 8000570:	08000361 	.word	0x08000361
 8000574:	200003c8 	.word	0x200003c8
 8000578:	200002c8 	.word	0x200002c8
 800057c:	20002820 	.word	0x20002820
 8000580:	20002860 	.word	0x20002860
 8000584:	200017c8 	.word	0x200017c8
 8000588:	200007c8 	.word	0x200007c8
 800058c:	08000385 	.word	0x08000385
 8000590:	20000238 	.word	0x20000238
 8000594:	20000280 	.word	0x20000280
 8000598:	200001d8 	.word	0x200001d8
 800059c:	20000208 	.word	0x20000208

080005a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b094      	sub	sp, #80	; 0x50
 80005a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005aa:	2228      	movs	r2, #40	; 0x28
 80005ac:	2100      	movs	r1, #0
 80005ae:	4618      	mov	r0, r3
 80005b0:	f00a fa48 	bl	800aa44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b4:	f107 0314 	add.w	r3, r7, #20
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005d0:	2301      	movs	r3, #1
 80005d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80005da:	2300      	movs	r3, #0
 80005dc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005de:	2301      	movs	r3, #1
 80005e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005e2:	2302      	movs	r3, #2
 80005e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80005ec:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80005f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005f6:	4618      	mov	r0, r3
 80005f8:	f003 fed4 	bl	80043a4 <HAL_RCC_OscConfig>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000602:	f000 f9e5 	bl	80009d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000606:	230f      	movs	r3, #15
 8000608:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800060a:	2302      	movs	r3, #2
 800060c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060e:	2300      	movs	r3, #0
 8000610:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000612:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000616:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000618:	2300      	movs	r3, #0
 800061a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800061c:	f107 0314 	add.w	r3, r7, #20
 8000620:	2102      	movs	r1, #2
 8000622:	4618      	mov	r0, r3
 8000624:	f004 f940 	bl	80048a8 <HAL_RCC_ClockConfig>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800062e:	f000 f9cf 	bl	80009d0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8000632:	2312      	movs	r3, #18
 8000634:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000636:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800063a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800063c:	2300      	movs	r3, #0
 800063e:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000640:	1d3b      	adds	r3, r7, #4
 8000642:	4618      	mov	r0, r3
 8000644:	f004 fab4 	bl	8004bb0 <HAL_RCCEx_PeriphCLKConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800064e:	f000 f9bf 	bl	80009d0 <Error_Handler>
  }
}
 8000652:	bf00      	nop
 8000654:	3750      	adds	r7, #80	; 0x50
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
	...

0800065c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000666:	463b      	mov	r3, r7
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000670:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <MX_ADC1_Init+0x94>)
 8000672:	4a20      	ldr	r2, [pc, #128]	; (80006f4 <MX_ADC1_Init+0x98>)
 8000674:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000676:	4b1e      	ldr	r3, [pc, #120]	; (80006f0 <MX_ADC1_Init+0x94>)
 8000678:	2200      	movs	r2, #0
 800067a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800067c:	4b1c      	ldr	r3, [pc, #112]	; (80006f0 <MX_ADC1_Init+0x94>)
 800067e:	2200      	movs	r2, #0
 8000680:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000682:	4b1b      	ldr	r3, [pc, #108]	; (80006f0 <MX_ADC1_Init+0x94>)
 8000684:	2200      	movs	r2, #0
 8000686:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000688:	4b19      	ldr	r3, [pc, #100]	; (80006f0 <MX_ADC1_Init+0x94>)
 800068a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800068e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000690:	4b17      	ldr	r3, [pc, #92]	; (80006f0 <MX_ADC1_Init+0x94>)
 8000692:	2200      	movs	r2, #0
 8000694:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000696:	4b16      	ldr	r3, [pc, #88]	; (80006f0 <MX_ADC1_Init+0x94>)
 8000698:	2201      	movs	r2, #1
 800069a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800069c:	4814      	ldr	r0, [pc, #80]	; (80006f0 <MX_ADC1_Init+0x94>)
 800069e:	f001 fa11 	bl	8001ac4 <HAL_ADC_Init>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <MX_ADC1_Init+0x50>
  {
    Error_Handler();
 80006a8:	f000 f992 	bl	80009d0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 80006ac:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 80006b0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006b2:	f107 030c 	add.w	r3, r7, #12
 80006b6:	4619      	mov	r1, r3
 80006b8:	480d      	ldr	r0, [pc, #52]	; (80006f0 <MX_ADC1_Init+0x94>)
 80006ba:	f001 feb3 	bl	8002424 <HAL_ADCEx_MultiModeConfigChannel>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80006c4:	f000 f984 	bl	80009d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006cc:	2301      	movs	r3, #1
 80006ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80006d0:	2300      	movs	r3, #0
 80006d2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d4:	463b      	mov	r3, r7
 80006d6:	4619      	mov	r1, r3
 80006d8:	4805      	ldr	r0, [pc, #20]	; (80006f0 <MX_ADC1_Init+0x94>)
 80006da:	f001 fc59 	bl	8001f90 <HAL_ADC_ConfigChannel>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80006e4:	f000 f974 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006e8:	bf00      	nop
 80006ea:	3710      	adds	r7, #16
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	200001d8 	.word	0x200001d8
 80006f4:	40012400 	.word	0x40012400

080006f8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000708:	4b18      	ldr	r3, [pc, #96]	; (800076c <MX_ADC2_Init+0x74>)
 800070a:	4a19      	ldr	r2, [pc, #100]	; (8000770 <MX_ADC2_Init+0x78>)
 800070c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800070e:	4b17      	ldr	r3, [pc, #92]	; (800076c <MX_ADC2_Init+0x74>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000714:	4b15      	ldr	r3, [pc, #84]	; (800076c <MX_ADC2_Init+0x74>)
 8000716:	2200      	movs	r2, #0
 8000718:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800071a:	4b14      	ldr	r3, [pc, #80]	; (800076c <MX_ADC2_Init+0x74>)
 800071c:	2200      	movs	r2, #0
 800071e:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000720:	4b12      	ldr	r3, [pc, #72]	; (800076c <MX_ADC2_Init+0x74>)
 8000722:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000726:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000728:	4b10      	ldr	r3, [pc, #64]	; (800076c <MX_ADC2_Init+0x74>)
 800072a:	2200      	movs	r2, #0
 800072c:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 800072e:	4b0f      	ldr	r3, [pc, #60]	; (800076c <MX_ADC2_Init+0x74>)
 8000730:	2201      	movs	r2, #1
 8000732:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000734:	480d      	ldr	r0, [pc, #52]	; (800076c <MX_ADC2_Init+0x74>)
 8000736:	f001 f9c5 	bl	8001ac4 <HAL_ADC_Init>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000740:	f000 f946 	bl	80009d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000744:	2301      	movs	r3, #1
 8000746:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000748:	2301      	movs	r3, #1
 800074a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800074c:	2300      	movs	r3, #0
 800074e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	4619      	mov	r1, r3
 8000754:	4805      	ldr	r0, [pc, #20]	; (800076c <MX_ADC2_Init+0x74>)
 8000756:	f001 fc1b 	bl	8001f90 <HAL_ADC_ConfigChannel>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000760:	f000 f936 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000764:	bf00      	nop
 8000766:	3710      	adds	r7, #16
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000208 	.word	0x20000208
 8000770:	40012800 	.word	0x40012800

08000774 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b086      	sub	sp, #24
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800077a:	f107 0308 	add.w	r3, r7, #8
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000788:	463b      	mov	r3, r7
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000790:	4b1c      	ldr	r3, [pc, #112]	; (8000804 <MX_TIM3_Init+0x90>)
 8000792:	4a1d      	ldr	r2, [pc, #116]	; (8000808 <MX_TIM3_Init+0x94>)
 8000794:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8000796:	4b1b      	ldr	r3, [pc, #108]	; (8000804 <MX_TIM3_Init+0x90>)
 8000798:	2247      	movs	r2, #71	; 0x47
 800079a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800079c:	4b19      	ldr	r3, [pc, #100]	; (8000804 <MX_TIM3_Init+0x90>)
 800079e:	2200      	movs	r2, #0
 80007a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80007a2:	4b18      	ldr	r3, [pc, #96]	; (8000804 <MX_TIM3_Init+0x90>)
 80007a4:	2264      	movs	r2, #100	; 0x64
 80007a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007a8:	4b16      	ldr	r3, [pc, #88]	; (8000804 <MX_TIM3_Init+0x90>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007ae:	4b15      	ldr	r3, [pc, #84]	; (8000804 <MX_TIM3_Init+0x90>)
 80007b0:	2280      	movs	r2, #128	; 0x80
 80007b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007b4:	4813      	ldr	r0, [pc, #76]	; (8000804 <MX_TIM3_Init+0x90>)
 80007b6:	f004 fb71 	bl	8004e9c <HAL_TIM_Base_Init>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80007c0:	f000 f906 	bl	80009d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007ca:	f107 0308 	add.w	r3, r7, #8
 80007ce:	4619      	mov	r1, r3
 80007d0:	480c      	ldr	r0, [pc, #48]	; (8000804 <MX_TIM3_Init+0x90>)
 80007d2:	f004 ff0f 	bl	80055f4 <HAL_TIM_ConfigClockSource>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80007dc:	f000 f8f8 	bl	80009d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80007e0:	2320      	movs	r3, #32
 80007e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007e4:	2300      	movs	r3, #0
 80007e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007e8:	463b      	mov	r3, r7
 80007ea:	4619      	mov	r1, r3
 80007ec:	4805      	ldr	r0, [pc, #20]	; (8000804 <MX_TIM3_Init+0x90>)
 80007ee:	f005 fa97 	bl	8005d20 <HAL_TIMEx_MasterConfigSynchronization>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80007f8:	f000 f8ea 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80007fc:	bf00      	nop
 80007fe:	3718      	adds	r7, #24
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000238 	.word	0x20000238
 8000808:	40000400 	.word	0x40000400

0800080c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b08e      	sub	sp, #56	; 0x38
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000812:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]
 800081c:	609a      	str	r2, [r3, #8]
 800081e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000820:	f107 0320 	add.w	r3, r7, #32
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800082a:	1d3b      	adds	r3, r7, #4
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
 8000830:	605a      	str	r2, [r3, #4]
 8000832:	609a      	str	r2, [r3, #8]
 8000834:	60da      	str	r2, [r3, #12]
 8000836:	611a      	str	r2, [r3, #16]
 8000838:	615a      	str	r2, [r3, #20]
 800083a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800083c:	4b2c      	ldr	r3, [pc, #176]	; (80008f0 <MX_TIM4_Init+0xe4>)
 800083e:	4a2d      	ldr	r2, [pc, #180]	; (80008f4 <MX_TIM4_Init+0xe8>)
 8000840:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000842:	4b2b      	ldr	r3, [pc, #172]	; (80008f0 <MX_TIM4_Init+0xe4>)
 8000844:	2200      	movs	r2, #0
 8000846:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000848:	4b29      	ldr	r3, [pc, #164]	; (80008f0 <MX_TIM4_Init+0xe4>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800084e:	4b28      	ldr	r3, [pc, #160]	; (80008f0 <MX_TIM4_Init+0xe4>)
 8000850:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000854:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000856:	4b26      	ldr	r3, [pc, #152]	; (80008f0 <MX_TIM4_Init+0xe4>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800085c:	4b24      	ldr	r3, [pc, #144]	; (80008f0 <MX_TIM4_Init+0xe4>)
 800085e:	2280      	movs	r2, #128	; 0x80
 8000860:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000862:	4823      	ldr	r0, [pc, #140]	; (80008f0 <MX_TIM4_Init+0xe4>)
 8000864:	f004 fb1a 	bl	8004e9c <HAL_TIM_Base_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800086e:	f000 f8af 	bl	80009d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000872:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000876:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000878:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800087c:	4619      	mov	r1, r3
 800087e:	481c      	ldr	r0, [pc, #112]	; (80008f0 <MX_TIM4_Init+0xe4>)
 8000880:	f004 feb8 	bl	80055f4 <HAL_TIM_ConfigClockSource>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800088a:	f000 f8a1 	bl	80009d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800088e:	4818      	ldr	r0, [pc, #96]	; (80008f0 <MX_TIM4_Init+0xe4>)
 8000890:	f004 fbf0 	bl	8005074 <HAL_TIM_PWM_Init>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800089a:	f000 f899 	bl	80009d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800089e:	2300      	movs	r3, #0
 80008a0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008a2:	2300      	movs	r3, #0
 80008a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80008a6:	f107 0320 	add.w	r3, r7, #32
 80008aa:	4619      	mov	r1, r3
 80008ac:	4810      	ldr	r0, [pc, #64]	; (80008f0 <MX_TIM4_Init+0xe4>)
 80008ae:	f005 fa37 	bl	8005d20 <HAL_TIMEx_MasterConfigSynchronization>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80008b8:	f000 f88a 	bl	80009d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008bc:	2360      	movs	r3, #96	; 0x60
 80008be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80008c0:	2300      	movs	r3, #0
 80008c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	2208      	movs	r2, #8
 80008d0:	4619      	mov	r1, r3
 80008d2:	4807      	ldr	r0, [pc, #28]	; (80008f0 <MX_TIM4_Init+0xe4>)
 80008d4:	f004 fdd0 	bl	8005478 <HAL_TIM_PWM_ConfigChannel>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80008de:	f000 f877 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80008e2:	4803      	ldr	r0, [pc, #12]	; (80008f0 <MX_TIM4_Init+0xe4>)
 80008e4:	f000 fcd4 	bl	8001290 <HAL_TIM_MspPostInit>

}
 80008e8:	bf00      	nop
 80008ea:	3738      	adds	r7, #56	; 0x38
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000280 	.word	0x20000280
 80008f4:	40000800 	.word	0x40000800

080008f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b088      	sub	sp, #32
 80008fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fe:	f107 0310 	add.w	r3, r7, #16
 8000902:	2200      	movs	r2, #0
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	605a      	str	r2, [r3, #4]
 8000908:	609a      	str	r2, [r3, #8]
 800090a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800090c:	4b2d      	ldr	r3, [pc, #180]	; (80009c4 <MX_GPIO_Init+0xcc>)
 800090e:	699b      	ldr	r3, [r3, #24]
 8000910:	4a2c      	ldr	r2, [pc, #176]	; (80009c4 <MX_GPIO_Init+0xcc>)
 8000912:	f043 0310 	orr.w	r3, r3, #16
 8000916:	6193      	str	r3, [r2, #24]
 8000918:	4b2a      	ldr	r3, [pc, #168]	; (80009c4 <MX_GPIO_Init+0xcc>)
 800091a:	699b      	ldr	r3, [r3, #24]
 800091c:	f003 0310 	and.w	r3, r3, #16
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000924:	4b27      	ldr	r3, [pc, #156]	; (80009c4 <MX_GPIO_Init+0xcc>)
 8000926:	699b      	ldr	r3, [r3, #24]
 8000928:	4a26      	ldr	r2, [pc, #152]	; (80009c4 <MX_GPIO_Init+0xcc>)
 800092a:	f043 0320 	orr.w	r3, r3, #32
 800092e:	6193      	str	r3, [r2, #24]
 8000930:	4b24      	ldr	r3, [pc, #144]	; (80009c4 <MX_GPIO_Init+0xcc>)
 8000932:	699b      	ldr	r3, [r3, #24]
 8000934:	f003 0320 	and.w	r3, r3, #32
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093c:	4b21      	ldr	r3, [pc, #132]	; (80009c4 <MX_GPIO_Init+0xcc>)
 800093e:	699b      	ldr	r3, [r3, #24]
 8000940:	4a20      	ldr	r2, [pc, #128]	; (80009c4 <MX_GPIO_Init+0xcc>)
 8000942:	f043 0304 	orr.w	r3, r3, #4
 8000946:	6193      	str	r3, [r2, #24]
 8000948:	4b1e      	ldr	r3, [pc, #120]	; (80009c4 <MX_GPIO_Init+0xcc>)
 800094a:	699b      	ldr	r3, [r3, #24]
 800094c:	f003 0304 	and.w	r3, r3, #4
 8000950:	607b      	str	r3, [r7, #4]
 8000952:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000954:	4b1b      	ldr	r3, [pc, #108]	; (80009c4 <MX_GPIO_Init+0xcc>)
 8000956:	699b      	ldr	r3, [r3, #24]
 8000958:	4a1a      	ldr	r2, [pc, #104]	; (80009c4 <MX_GPIO_Init+0xcc>)
 800095a:	f043 0308 	orr.w	r3, r3, #8
 800095e:	6193      	str	r3, [r2, #24]
 8000960:	4b18      	ldr	r3, [pc, #96]	; (80009c4 <MX_GPIO_Init+0xcc>)
 8000962:	699b      	ldr	r3, [r3, #24]
 8000964:	f003 0308 	and.w	r3, r3, #8
 8000968:	603b      	str	r3, [r7, #0]
 800096a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin, GPIO_PIN_RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000972:	4815      	ldr	r0, [pc, #84]	; (80009c8 <MX_GPIO_Init+0xd0>)
 8000974:	f002 f83a 	bl	80029ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, O1__Pin|O1_A3_Pin|O2__Pin|O2_A5_Pin, GPIO_PIN_RESET);
 8000978:	2200      	movs	r2, #0
 800097a:	213c      	movs	r1, #60	; 0x3c
 800097c:	4813      	ldr	r0, [pc, #76]	; (80009cc <MX_GPIO_Init+0xd4>)
 800097e:	f002 f835 	bl	80029ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_STATUS_Pin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin;
 8000982:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000986:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000988:	2301      	movs	r3, #1
 800098a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000990:	2302      	movs	r3, #2
 8000992:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_STATUS_GPIO_Port, &GPIO_InitStruct);
 8000994:	f107 0310 	add.w	r3, r7, #16
 8000998:	4619      	mov	r1, r3
 800099a:	480b      	ldr	r0, [pc, #44]	; (80009c8 <MX_GPIO_Init+0xd0>)
 800099c:	f001 fea2 	bl	80026e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : O1__Pin O1_A3_Pin O2__Pin O2_A5_Pin */
  GPIO_InitStruct.Pin = O1__Pin|O1_A3_Pin|O2__Pin|O2_A5_Pin;
 80009a0:	233c      	movs	r3, #60	; 0x3c
 80009a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a4:	2301      	movs	r3, #1
 80009a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a8:	2300      	movs	r3, #0
 80009aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ac:	2302      	movs	r3, #2
 80009ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b0:	f107 0310 	add.w	r3, r7, #16
 80009b4:	4619      	mov	r1, r3
 80009b6:	4805      	ldr	r0, [pc, #20]	; (80009cc <MX_GPIO_Init+0xd4>)
 80009b8:	f001 fe94 	bl	80026e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009bc:	bf00      	nop
 80009be:	3720      	adds	r7, #32
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40021000 	.word	0x40021000
 80009c8:	40011000 	.word	0x40011000
 80009cc:	40010800 	.word	0x40010800

080009d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d4:	b672      	cpsid	i
}
 80009d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d8:	e7fe      	b.n	80009d8 <Error_Handler+0x8>

080009da <pcomm_init>:


/*
 * Inicializa el protocolo
 */
void pcomm_init(_pcomm *p, uint8_t mode, uint8_t *rx_buff, uint16_t rx_size, uint8_t *tx_buff, uint16_t tx_size, uint32_t tb){
 80009da:	b480      	push	{r7}
 80009dc:	b085      	sub	sp, #20
 80009de:	af00      	add	r7, sp, #0
 80009e0:	60f8      	str	r0, [r7, #12]
 80009e2:	607a      	str	r2, [r7, #4]
 80009e4:	461a      	mov	r2, r3
 80009e6:	460b      	mov	r3, r1
 80009e8:	72fb      	strb	r3, [r7, #11]
 80009ea:	4613      	mov	r3, r2
 80009ec:	813b      	strh	r3, [r7, #8]
    p->rx.buff = rx_buff;
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	687a      	ldr	r2, [r7, #4]
 80009f2:	611a      	str	r2, [r3, #16]
    p->rx.iw = 0;
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	2200      	movs	r2, #0
 80009f8:	82da      	strh	r2, [r3, #22]
    p->rx.ir = 0;
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	2200      	movs	r2, #0
 80009fe:	829a      	strh	r2, [r3, #20]
    p->rx.imask = rx_size - 1;
 8000a00:	893b      	ldrh	r3, [r7, #8]
 8000a02:	3b01      	subs	r3, #1
 8000a04:	b29a      	uxth	r2, r3
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	831a      	strh	r2, [r3, #24]
    p->rx.status = 0;
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    p->rx.tout_base = tb;
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	6a3a      	ldr	r2, [r7, #32]
 8000a16:	61da      	str	r2, [r3, #28]
    p->rx.tout_value = 0;
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	621a      	str	r2, [r3, #32]
    p->rx.dataready = 0;
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	2200      	movs	r2, #0
 8000a22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    p->rx.datastart = 0;
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	2200      	movs	r2, #0
 8000a2a:	859a      	strh	r2, [r3, #44]	; 0x2c
    p->rx.busy = 0;
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	2200      	movs	r2, #0
 8000a30:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    p->rx.chksum = 0;
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	2200      	movs	r2, #0
 8000a38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    p->rx.checkframe_active = 0;
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	2200      	movs	r2, #0
 8000a40:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    p->rx.malformed_frame_errors= 0;
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	2200      	movs	r2, #0
 8000a48:	635a      	str	r2, [r3, #52]	; 0x34
    p->rx.chksum_errors = 0;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	631a      	str	r2, [r3, #48]	; 0x30
    p->rx.timeout_errors = 0;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	2200      	movs	r2, #0
 8000a54:	639a      	str	r2, [r3, #56]	; 0x38
    p->tx.buff = tx_buff;
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	69ba      	ldr	r2, [r7, #24]
 8000a5a:	601a      	str	r2, [r3, #0]
    p->tx.iw = 0;
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	2200      	movs	r2, #0
 8000a60:	80da      	strh	r2, [r3, #6]
    p->tx.ir = 0;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	2200      	movs	r2, #0
 8000a66:	809a      	strh	r2, [r3, #4]
    p->tx.imask = tx_size - 1;
 8000a68:	8bbb      	ldrh	r3, [r7, #28]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	b29a      	uxth	r2, r3
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	811a      	strh	r2, [r3, #8]
    p->tx.dataready = 0;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	2200      	movs	r2, #0
 8000a76:	819a      	strh	r2, [r3, #12]
    p->tx.busy = 0;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	739a      	strb	r2, [r3, #14]
    p->tx.chksum= 0;
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	2200      	movs	r2, #0
 8000a82:	729a      	strb	r2, [r3, #10]
    p->mode = mode;
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	7afa      	ldrb	r2, [r7, #11]
 8000a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8000a8c:	bf00      	nop
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bc80      	pop	{r7}
 8000a94:	4770      	bx	lr

08000a96 <pcomm_rx_receive_array>:
/*   -----------  ENTRADA  ---------------*/

/*
 * Ingreso de datos al buffer de entrada
 */
void pcomm_rx_receive_array(_pcomm *p, uint8_t *b, const uint32_t len){
 8000a96:	b490      	push	{r4, r7}
 8000a98:	b086      	sub	sp, #24
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	60f8      	str	r0, [r7, #12]
 8000a9e:	60b9      	str	r1, [r7, #8]
 8000aa0:	607a      	str	r2, [r7, #4]
    p->rx.tout_value = 0;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	621a      	str	r2, [r3, #32]
    for(uint32_t i = 0; i < len; i++){
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	617b      	str	r3, [r7, #20]
 8000aac:	e018      	b.n	8000ae0 <pcomm_rx_receive_array+0x4a>
        p->rx.buff[p->rx.iw++] = b[i];
 8000aae:	68ba      	ldr	r2, [r7, #8]
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	441a      	add	r2, r3
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	6919      	ldr	r1, [r3, #16]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	8adb      	ldrh	r3, [r3, #22]
 8000abc:	1c58      	adds	r0, r3, #1
 8000abe:	b284      	uxth	r4, r0
 8000ac0:	68f8      	ldr	r0, [r7, #12]
 8000ac2:	82c4      	strh	r4, [r0, #22]
 8000ac4:	440b      	add	r3, r1
 8000ac6:	7812      	ldrb	r2, [r2, #0]
 8000ac8:	701a      	strb	r2, [r3, #0]
        p->rx.iw &= p->rx.imask;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	8ada      	ldrh	r2, [r3, #22]
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	8b1b      	ldrh	r3, [r3, #24]
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	b29a      	uxth	r2, r3
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	82da      	strh	r2, [r3, #22]
    for(uint32_t i = 0; i < len; i++){
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	3301      	adds	r3, #1
 8000ade:	617b      	str	r3, [r7, #20]
 8000ae0:	697a      	ldr	r2, [r7, #20]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d3e2      	bcc.n	8000aae <pcomm_rx_receive_array+0x18>
    }
}
 8000ae8:	bf00      	nop
 8000aea:	bf00      	nop
 8000aec:	3718      	adds	r7, #24
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bc90      	pop	{r4, r7}
 8000af2:	4770      	bx	lr

08000af4 <pcomm_rx_data_ready>:
/*
 * Retorna 1 si se recibió un frame de datos correcto, 0 en caso contrario
 * No procesa nuevos bytes hasta que no se ha leído el ultimo frame de datos
 * Tambien incrementa el timeout
 */
uint8_t pcomm_rx_data_ready(_pcomm *p){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
    if(p->rx.dataready)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <pcomm_rx_data_ready+0x16>
        return 1;
 8000b06:	2301      	movs	r3, #1
 8000b08:	e008      	b.n	8000b1c <pcomm_rx_data_ready+0x28>
    else{
        p->rx.tout_value++;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6a1b      	ldr	r3, [r3, #32]
 8000b0e:	1c5a      	adds	r2, r3, #1
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	621a      	str	r2, [r3, #32]
        return _checkframe(p);
 8000b14:	6878      	ldr	r0, [r7, #4]
 8000b16:	f000 f985 	bl	8000e24 <_checkframe>
 8000b1a:	4603      	mov	r3, r0
    }
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	3708      	adds	r7, #8
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}

08000b24 <pcomm_rx_data_flush>:


/*
 * Se termino de leer datos de entrada
 */
void pcomm_rx_data_flush(_pcomm *p){
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
    p->rx.dataready = 0;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    p->rx.busy = 0;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2200      	movs	r2, #0
 8000b38:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8000b3c:	bf00      	nop
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bc80      	pop	{r7}
 8000b44:	4770      	bx	lr
	...

08000b48 <pcomm_tx_put_header>:

/*
 * Ingreso de un header al buffer de salida
 * Tener en cuenta que p->tx.dataready solo se actualiza en pcomm_tx_put_chksum o pcomm_tx_put_data_frame
 */
void pcomm_tx_put_header(_pcomm *p, uint8_t size){
 8000b48:	b490      	push	{r4, r7}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	460b      	mov	r3, r1
 8000b52:	70fb      	strb	r3, [r7, #3]
    p->tx.chksum = 0;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2200      	movs	r2, #0
 8000b58:	729a      	strb	r2, [r3, #10]
    for(int i = 0; i < _header_size-2; i++){
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60fb      	str	r3, [r7, #12]
 8000b5e:	e022      	b.n	8000ba6 <pcomm_tx_put_header+0x5e>
        p->tx.buff[p->tx.iw++] = _header[i];
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	88db      	ldrh	r3, [r3, #6]
 8000b68:	1c59      	adds	r1, r3, #1
 8000b6a:	b288      	uxth	r0, r1
 8000b6c:	6879      	ldr	r1, [r7, #4]
 8000b6e:	80c8      	strh	r0, [r1, #6]
 8000b70:	4413      	add	r3, r2
 8000b72:	492f      	ldr	r1, [pc, #188]	; (8000c30 <pcomm_tx_put_header+0xe8>)
 8000b74:	68fa      	ldr	r2, [r7, #12]
 8000b76:	440a      	add	r2, r1
 8000b78:	7812      	ldrb	r2, [r2, #0]
 8000b7a:	701a      	strb	r2, [r3, #0]
        p->tx.iw &= p->tx.imask;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	88da      	ldrh	r2, [r3, #6]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	891b      	ldrh	r3, [r3, #8]
 8000b84:	4013      	ands	r3, r2
 8000b86:	b29a      	uxth	r2, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	80da      	strh	r2, [r3, #6]
        p->tx.chksum ^= _header[i];
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	7a9a      	ldrb	r2, [r3, #10]
 8000b90:	4927      	ldr	r1, [pc, #156]	; (8000c30 <pcomm_tx_put_header+0xe8>)
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	440b      	add	r3, r1
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	4053      	eors	r3, r2
 8000b9a:	b2da      	uxtb	r2, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	729a      	strb	r2, [r3, #10]
    for(int i = 0; i < _header_size-2; i++){
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	60fb      	str	r3, [r7, #12]
 8000ba6:	2306      	movs	r3, #6
 8000ba8:	3b02      	subs	r3, #2
 8000baa:	68fa      	ldr	r2, [r7, #12]
 8000bac:	429a      	cmp	r2, r3
 8000bae:	dbd7      	blt.n	8000b60 <pcomm_tx_put_header+0x18>
    }
    p->tx.buff[p->tx.iw++] = size;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	88db      	ldrh	r3, [r3, #6]
 8000bb8:	1c59      	adds	r1, r3, #1
 8000bba:	b288      	uxth	r0, r1
 8000bbc:	6879      	ldr	r1, [r7, #4]
 8000bbe:	80c8      	strh	r0, [r1, #6]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	78fa      	ldrb	r2, [r7, #3]
 8000bc4:	701a      	strb	r2, [r3, #0]
    p->tx.iw &= p->tx.imask;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	88da      	ldrh	r2, [r3, #6]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	891b      	ldrh	r3, [r3, #8]
 8000bce:	4013      	ands	r3, r2
 8000bd0:	b29a      	uxth	r2, r3
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	80da      	strh	r2, [r3, #6]
    p->tx.buff[p->tx.iw++] = _header[_header_size-1];
 8000bd6:	2306      	movs	r3, #6
 8000bd8:	1e5a      	subs	r2, r3, #1
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6819      	ldr	r1, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	88db      	ldrh	r3, [r3, #6]
 8000be2:	1c58      	adds	r0, r3, #1
 8000be4:	b284      	uxth	r4, r0
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	80c4      	strh	r4, [r0, #6]
 8000bea:	440b      	add	r3, r1
 8000bec:	4910      	ldr	r1, [pc, #64]	; (8000c30 <pcomm_tx_put_header+0xe8>)
 8000bee:	5c8a      	ldrb	r2, [r1, r2]
 8000bf0:	701a      	strb	r2, [r3, #0]
    p->tx.iw &= p->tx.imask;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	88da      	ldrh	r2, [r3, #6]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	891b      	ldrh	r3, [r3, #8]
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	b29a      	uxth	r2, r3
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	80da      	strh	r2, [r3, #6]
    p->tx.chksum ^= size;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	7a9a      	ldrb	r2, [r3, #10]
 8000c06:	78fb      	ldrb	r3, [r7, #3]
 8000c08:	4053      	eors	r3, r2
 8000c0a:	b2da      	uxtb	r2, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	729a      	strb	r2, [r3, #10]
    p->tx.chksum ^= _header[_header_size-1];
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	7a9a      	ldrb	r2, [r3, #10]
 8000c14:	2306      	movs	r3, #6
 8000c16:	3b01      	subs	r3, #1
 8000c18:	4905      	ldr	r1, [pc, #20]	; (8000c30 <pcomm_tx_put_header+0xe8>)
 8000c1a:	5ccb      	ldrb	r3, [r1, r3]
 8000c1c:	4053      	eors	r3, r2
 8000c1e:	b2da      	uxtb	r2, r3
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	729a      	strb	r2, [r3, #10]
}
 8000c24:	bf00      	nop
 8000c26:	3710      	adds	r7, #16
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bc90      	pop	{r4, r7}
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	0800ab08 	.word	0x0800ab08

08000c34 <pcomm_tx_put_chksum>:


/*
 * Agrego checksum al buffer de salida, el frame está completo
 */
void pcomm_tx_put_chksum(_pcomm *p){
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
    p->tx.buff[p->tx.iw++] = p->tx.chksum;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	88db      	ldrh	r3, [r3, #6]
 8000c44:	1c59      	adds	r1, r3, #1
 8000c46:	b288      	uxth	r0, r1
 8000c48:	6879      	ldr	r1, [r7, #4]
 8000c4a:	80c8      	strh	r0, [r1, #6]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	687a      	ldr	r2, [r7, #4]
 8000c50:	7a92      	ldrb	r2, [r2, #10]
 8000c52:	701a      	strb	r2, [r3, #0]
    p->tx.iw &= p->tx.imask;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	88da      	ldrh	r2, [r3, #6]
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	891b      	ldrh	r3, [r3, #8]
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	b29a      	uxth	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	80da      	strh	r2, [r3, #6]
    if(p->tx.iw > p->tx.ir)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	88da      	ldrh	r2, [r3, #6]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	889b      	ldrh	r3, [r3, #4]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d908      	bls.n	8000c82 <pcomm_tx_put_chksum+0x4e>
        p->tx.dataready = p->tx.iw - p->tx.ir;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	88da      	ldrh	r2, [r3, #6]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	889b      	ldrh	r3, [r3, #4]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	b29a      	uxth	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	819a      	strh	r2, [r3, #12]
    else
        p->tx.dataready = p->tx.imask - p->tx.ir + p->tx.iw + 1;
}
 8000c80:	e00d      	b.n	8000c9e <pcomm_tx_put_chksum+0x6a>
        p->tx.dataready = p->tx.imask - p->tx.ir + p->tx.iw + 1;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	891a      	ldrh	r2, [r3, #8]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	889b      	ldrh	r3, [r3, #4]
 8000c8a:	1ad3      	subs	r3, r2, r3
 8000c8c:	b29a      	uxth	r2, r3
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	88db      	ldrh	r3, [r3, #6]
 8000c92:	4413      	add	r3, r2
 8000c94:	b29b      	uxth	r3, r3
 8000c96:	3301      	adds	r3, #1
 8000c98:	b29a      	uxth	r2, r3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	819a      	strh	r2, [r3, #12]
}
 8000c9e:	bf00      	nop
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bc80      	pop	{r7}
 8000ca6:	4770      	bx	lr

08000ca8 <pcomm_tx_put_data_frame>:


/*
 * Ingreso de un frame completo al buffer de salida, con *data datos de tamaño size
 */
void pcomm_tx_put_data_frame(_pcomm *p, const uint8_t *data, const uint8_t size){
 8000ca8:	b590      	push	{r4, r7, lr}
 8000caa:	b087      	sub	sp, #28
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	60f8      	str	r0, [r7, #12]
 8000cb0:	60b9      	str	r1, [r7, #8]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	71fb      	strb	r3, [r7, #7]
    pcomm_tx_put_header(p, size);
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	68f8      	ldr	r0, [r7, #12]
 8000cbc:	f7ff ff44 	bl	8000b48 <pcomm_tx_put_header>
    for(uint8_t i = 0; i < size; i++){
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	75fb      	strb	r3, [r7, #23]
 8000cc4:	e022      	b.n	8000d0c <pcomm_tx_put_data_frame+0x64>
        p->tx.buff[p->tx.iw++] = data[i];
 8000cc6:	7dfb      	ldrb	r3, [r7, #23]
 8000cc8:	68ba      	ldr	r2, [r7, #8]
 8000cca:	441a      	add	r2, r3
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	6819      	ldr	r1, [r3, #0]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	88db      	ldrh	r3, [r3, #6]
 8000cd4:	1c58      	adds	r0, r3, #1
 8000cd6:	b284      	uxth	r4, r0
 8000cd8:	68f8      	ldr	r0, [r7, #12]
 8000cda:	80c4      	strh	r4, [r0, #6]
 8000cdc:	440b      	add	r3, r1
 8000cde:	7812      	ldrb	r2, [r2, #0]
 8000ce0:	701a      	strb	r2, [r3, #0]
        p->tx.iw &= p->tx.imask;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	88da      	ldrh	r2, [r3, #6]
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	891b      	ldrh	r3, [r3, #8]
 8000cea:	4013      	ands	r3, r2
 8000cec:	b29a      	uxth	r2, r3
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	80da      	strh	r2, [r3, #6]
        p->tx.chksum ^= data[i];
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	7a9a      	ldrb	r2, [r3, #10]
 8000cf6:	7dfb      	ldrb	r3, [r7, #23]
 8000cf8:	68b9      	ldr	r1, [r7, #8]
 8000cfa:	440b      	add	r3, r1
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	4053      	eors	r3, r2
 8000d00:	b2da      	uxtb	r2, r3
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	729a      	strb	r2, [r3, #10]
    for(uint8_t i = 0; i < size; i++){
 8000d06:	7dfb      	ldrb	r3, [r7, #23]
 8000d08:	3301      	adds	r3, #1
 8000d0a:	75fb      	strb	r3, [r7, #23]
 8000d0c:	7dfa      	ldrb	r2, [r7, #23]
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d3d8      	bcc.n	8000cc6 <pcomm_tx_put_data_frame+0x1e>
    }
    pcomm_tx_put_chksum(p);
 8000d14:	68f8      	ldr	r0, [r7, #12]
 8000d16:	f7ff ff8d 	bl	8000c34 <pcomm_tx_put_chksum>
}
 8000d1a:	bf00      	nop
 8000d1c:	371c      	adds	r7, #28
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd90      	pop	{r4, r7, pc}

08000d22 <pcomm_tx_put_cmd_frame>:

/*
 * Ingreso de un frame de comando al buffer de salida, un comando de 1 byte al principio y *data datos de tamaño datasize
 */
void pcomm_tx_put_cmd_frame(_pcomm *p, const uint8_t cmd, const uint8_t *data, const uint8_t datasize){
 8000d22:	b590      	push	{r4, r7, lr}
 8000d24:	b087      	sub	sp, #28
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	60f8      	str	r0, [r7, #12]
 8000d2a:	607a      	str	r2, [r7, #4]
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	460b      	mov	r3, r1
 8000d30:	72fb      	strb	r3, [r7, #11]
 8000d32:	4613      	mov	r3, r2
 8000d34:	72bb      	strb	r3, [r7, #10]
    pcomm_tx_put_header(p, datasize+1);
 8000d36:	7abb      	ldrb	r3, [r7, #10]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	68f8      	ldr	r0, [r7, #12]
 8000d40:	f7ff ff02 	bl	8000b48 <pcomm_tx_put_header>
    p->tx.buff[p->tx.iw++] = cmd;
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	88db      	ldrh	r3, [r3, #6]
 8000d4c:	1c59      	adds	r1, r3, #1
 8000d4e:	b288      	uxth	r0, r1
 8000d50:	68f9      	ldr	r1, [r7, #12]
 8000d52:	80c8      	strh	r0, [r1, #6]
 8000d54:	4413      	add	r3, r2
 8000d56:	7afa      	ldrb	r2, [r7, #11]
 8000d58:	701a      	strb	r2, [r3, #0]
    p->tx.iw &= p->tx.imask;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	88da      	ldrh	r2, [r3, #6]
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	891b      	ldrh	r3, [r3, #8]
 8000d62:	4013      	ands	r3, r2
 8000d64:	b29a      	uxth	r2, r3
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	80da      	strh	r2, [r3, #6]
    p->tx.chksum ^= cmd;
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	7a9a      	ldrb	r2, [r3, #10]
 8000d6e:	7afb      	ldrb	r3, [r7, #11]
 8000d70:	4053      	eors	r3, r2
 8000d72:	b2da      	uxtb	r2, r3
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	729a      	strb	r2, [r3, #10]
    for(uint8_t i = 0; i < datasize; i++){
 8000d78:	2300      	movs	r3, #0
 8000d7a:	75fb      	strb	r3, [r7, #23]
 8000d7c:	e022      	b.n	8000dc4 <pcomm_tx_put_cmd_frame+0xa2>
        p->tx.buff[p->tx.iw++] = data[i];
 8000d7e:	7dfb      	ldrb	r3, [r7, #23]
 8000d80:	687a      	ldr	r2, [r7, #4]
 8000d82:	441a      	add	r2, r3
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	6819      	ldr	r1, [r3, #0]
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	88db      	ldrh	r3, [r3, #6]
 8000d8c:	1c58      	adds	r0, r3, #1
 8000d8e:	b284      	uxth	r4, r0
 8000d90:	68f8      	ldr	r0, [r7, #12]
 8000d92:	80c4      	strh	r4, [r0, #6]
 8000d94:	440b      	add	r3, r1
 8000d96:	7812      	ldrb	r2, [r2, #0]
 8000d98:	701a      	strb	r2, [r3, #0]
        p->tx.iw &= p->tx.imask;
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	88da      	ldrh	r2, [r3, #6]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	891b      	ldrh	r3, [r3, #8]
 8000da2:	4013      	ands	r3, r2
 8000da4:	b29a      	uxth	r2, r3
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	80da      	strh	r2, [r3, #6]
        p->tx.chksum ^= data[i];
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	7a9a      	ldrb	r2, [r3, #10]
 8000dae:	7dfb      	ldrb	r3, [r7, #23]
 8000db0:	6879      	ldr	r1, [r7, #4]
 8000db2:	440b      	add	r3, r1
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	4053      	eors	r3, r2
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	729a      	strb	r2, [r3, #10]
    for(uint8_t i = 0; i < datasize; i++){
 8000dbe:	7dfb      	ldrb	r3, [r7, #23]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	75fb      	strb	r3, [r7, #23]
 8000dc4:	7dfa      	ldrb	r2, [r7, #23]
 8000dc6:	7abb      	ldrb	r3, [r7, #10]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	d3d8      	bcc.n	8000d7e <pcomm_tx_put_cmd_frame+0x5c>
    }
    pcomm_tx_put_chksum(p);
 8000dcc:	68f8      	ldr	r0, [r7, #12]
 8000dce:	f7ff ff31 	bl	8000c34 <pcomm_tx_put_chksum>
}
 8000dd2:	bf00      	nop
 8000dd4:	371c      	adds	r7, #28
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd90      	pop	{r4, r7, pc}

08000dda <pcomm_tx_data_ready>:


/*
 * Si hay un frame listo a ser enviado en el buffer de salida retorna su tamaño, 0 en caso contrario
 */
uint16_t pcomm_tx_data_ready(_pcomm *p){
 8000dda:	b480      	push	{r7}
 8000ddc:	b083      	sub	sp, #12
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	6078      	str	r0, [r7, #4]
    return p->tx.dataready;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	899b      	ldrh	r3, [r3, #12]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr

08000df0 <pcomm_tx_data_flush>:

/*
 * Se termino de enviar datos en buffer de salida
 * Esta funcion solo tiene sentido para _PCOMM_TX_MODE_BATCH
 */
void pcomm_tx_data_flush(_pcomm *p){
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
    p->tx.dataready = 0;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	819a      	strh	r2, [r3, #12]
    p->tx.busy = 0;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2200      	movs	r2, #0
 8000e02:	739a      	strb	r2, [r3, #14]
    if(p->mode == _PCOMM_TX_MODE_BATCH){
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d105      	bne.n	8000e1a <pcomm_tx_data_flush+0x2a>
        p->tx.iw = 0;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2200      	movs	r2, #0
 8000e12:	80da      	strh	r2, [r3, #6]
        p->tx.ir = 0;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2200      	movs	r2, #0
 8000e18:	809a      	strh	r2, [r3, #4]
    }
}
 8000e1a:	bf00      	nop
 8000e1c:	370c      	adds	r7, #12
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr

08000e24 <_checkframe>:
 * p->rx.status:
 * 		[0..5] : corresponde a cada campo del header, 4 es el tamaño del frame
 * 		6 : en bucle de lectura de datos
 * 		7 : esperando checksum, si checksum coincide hay un frame completo y listo
 */
static uint8_t _checkframe(_pcomm *p){
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
    if(p->rx.checkframe_active == 1) return 0;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d101      	bne.n	8000e3a <_checkframe+0x16>
 8000e36:	2300      	movs	r3, #0
 8000e38:	e140      	b.n	80010bc <_checkframe+0x298>

    if(p->rx.ir == p->rx.iw){
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	8a9a      	ldrh	r2, [r3, #20]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	8adb      	ldrh	r3, [r3, #22]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	d117      	bne.n	8000e76 <_checkframe+0x52>
        if(p->rx.tout_value > p->rx.tout_base){
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6a1a      	ldr	r2, [r3, #32]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	69db      	ldr	r3, [r3, #28]
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d90f      	bls.n	8000e72 <_checkframe+0x4e>
            p->rx.tout_value = 0;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2200      	movs	r2, #0
 8000e56:	621a      	str	r2, [r3, #32]
            p->rx.status = 0;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
            p->rx.chksum = 0;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2200      	movs	r2, #0
 8000e64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            p->rx.timeout_errors++;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e6c:	1c5a      	adds	r2, r3, #1
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	639a      	str	r2, [r3, #56]	; 0x38
        }
        return 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	e122      	b.n	80010bc <_checkframe+0x298>
    }
    p->rx.tout_value = 0;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2200      	movs	r2, #0
 8000e7a:	621a      	str	r2, [r3, #32]
    p->rx.checkframe_active = 1;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2201      	movs	r2, #1
 8000e80:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    while(p->rx.ir != p->rx.iw && p->rx.dataready == 0){
 8000e84:	bf00      	nop
 8000e86:	e106      	b.n	8001096 <_checkframe+0x272>
        switch(p->rx.status){
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000e8e:	2b07      	cmp	r3, #7
 8000e90:	f200 8101 	bhi.w	8001096 <_checkframe+0x272>
 8000e94:	a201      	add	r2, pc, #4	; (adr r2, 8000e9c <_checkframe+0x78>)
 8000e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e9a:	bf00      	nop
 8000e9c:	08000ebd 	.word	0x08000ebd
 8000ea0:	08000ebd 	.word	0x08000ebd
 8000ea4:	08000ebd 	.word	0x08000ebd
 8000ea8:	08000ebd 	.word	0x08000ebd
 8000eac:	08000f67 	.word	0x08000f67
 8000eb0:	08000ebd 	.word	0x08000ebd
 8000eb4:	08000fdb 	.word	0x08000fdb
 8000eb8:	0800103f 	.word	0x0800103f
            case 0:
            case 1:
            case 2:
            case 3:
            case 5:{
                if(_header[p->rx.status] == p->rx.buff[p->rx.ir]){
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	4b80      	ldr	r3, [pc, #512]	; (80010c8 <_checkframe+0x2a4>)
 8000ec6:	5c9a      	ldrb	r2, [r3, r2]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	691b      	ldr	r3, [r3, #16]
 8000ecc:	6879      	ldr	r1, [r7, #4]
 8000ece:	8a89      	ldrh	r1, [r1, #20]
 8000ed0:	440b      	add	r3, r1
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	d124      	bne.n	8000f22 <_checkframe+0xfe>
                    p->rx.chksum ^= p->rx.buff[p->rx.ir];
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	691b      	ldr	r3, [r3, #16]
 8000ee2:	6879      	ldr	r1, [r7, #4]
 8000ee4:	8a89      	ldrh	r1, [r1, #20]
 8000ee6:	440b      	add	r3, r1
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	4053      	eors	r3, r2
 8000eec:	b2da      	uxtb	r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                    p->rx.status++;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000efa:	3301      	adds	r3, #1
 8000efc:	b2da      	uxtb	r2, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                    p->rx.ir++;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	8a9b      	ldrh	r3, [r3, #20]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	b29a      	uxth	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	829a      	strh	r2, [r3, #20]
                    p->rx.ir &= p->rx.imask;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	8a9a      	ldrh	r2, [r3, #20]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	8b1b      	ldrh	r3, [r3, #24]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	829a      	strh	r2, [r3, #20]
 8000f20:	e0b9      	b.n	8001096 <_checkframe+0x272>
                }else{
                    if(p->rx.status == 0){ // Reproceso el byte actual a menos que sea estado 0, donde si no es una U se descarta
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d10e      	bne.n	8000f4a <_checkframe+0x126>
                        p->rx.ir++;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	8a9b      	ldrh	r3, [r3, #20]
 8000f30:	3301      	adds	r3, #1
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	829a      	strh	r2, [r3, #20]
                        p->rx.ir &= p->rx.imask;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	8a9a      	ldrh	r2, [r3, #20]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	8b1b      	ldrh	r3, [r3, #24]
 8000f40:	4013      	ands	r3, r2
 8000f42:	b29a      	uxth	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	829a      	strh	r2, [r3, #20]
 8000f48:	e004      	b.n	8000f54 <_checkframe+0x130>
                    }else{
                        p->rx.malformed_frame_errors++;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f4e:	1c5a      	adds	r2, r3, #1
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	635a      	str	r2, [r3, #52]	; 0x34
                    }
                    p->rx.status = 0;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                    p->rx.chksum = 0;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                }
                break;
 8000f64:	e097      	b.n	8001096 <_checkframe+0x272>
            }
            case 4:{
                p->rx.datasize = p->rx.buff[p->rx.ir];
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	691b      	ldr	r3, [r3, #16]
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	8a92      	ldrh	r2, [r2, #20]
 8000f6e:	4413      	add	r3, r2
 8000f70:	781a      	ldrb	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
                p->rx.chksum ^= p->rx.buff[p->rx.ir];
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	691b      	ldr	r3, [r3, #16]
 8000f82:	6879      	ldr	r1, [r7, #4]
 8000f84:	8a89      	ldrh	r1, [r1, #20]
 8000f86:	440b      	add	r3, r1
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	4053      	eors	r3, r2
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                p->rx.datasize_dec = p->rx.datasize;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
                p->rx.datastart = p->rx.ir+2;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	8a9b      	ldrh	r3, [r3, #20]
 8000fa4:	3302      	adds	r3, #2
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	859a      	strh	r2, [r3, #44]	; 0x2c
                p->rx.ir++;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	8a9b      	ldrh	r3, [r3, #20]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	b29a      	uxth	r2, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	829a      	strh	r2, [r3, #20]
                p->rx.ir &= p->rx.imask;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	8a9a      	ldrh	r2, [r3, #20]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	8b1b      	ldrh	r3, [r3, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	b29a      	uxth	r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	829a      	strh	r2, [r3, #20]
                p->rx.status++;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000fce:	3301      	adds	r3, #1
 8000fd0:	b2da      	uxtb	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                break;
 8000fd8:	e05d      	b.n	8001096 <_checkframe+0x272>
            }
            case 6:{
                p->rx.datasize_dec--;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8000fe0:	3b01      	subs	r3, #1
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
                p->rx.chksum ^= p->rx.buff[p->rx.ir];
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	691b      	ldr	r3, [r3, #16]
 8000ff4:	6879      	ldr	r1, [r7, #4]
 8000ff6:	8a89      	ldrh	r1, [r1, #20]
 8000ff8:	440b      	add	r3, r1
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	4053      	eors	r3, r2
 8000ffe:	b2da      	uxtb	r2, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                p->rx.ir++;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	8a9b      	ldrh	r3, [r3, #20]
 800100a:	3301      	adds	r3, #1
 800100c:	b29a      	uxth	r2, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	829a      	strh	r2, [r3, #20]
                p->rx.ir &= p->rx.imask;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	8a9a      	ldrh	r2, [r3, #20]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	8b1b      	ldrh	r3, [r3, #24]
 800101a:	4013      	ands	r3, r2
 800101c:	b29a      	uxth	r2, r3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	829a      	strh	r2, [r3, #20]
                if(p->rx.datasize_dec == 0){
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001028:	2b00      	cmp	r3, #0
 800102a:	d134      	bne.n	8001096 <_checkframe+0x272>
                    p->rx.status++;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001032:	3301      	adds	r3, #1
 8001034:	b2da      	uxtb	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                }
                break;
 800103c:	e02b      	b.n	8001096 <_checkframe+0x272>
            }
            case 7:{
                if(p->rx.chksum == p->rx.buff[p->rx.ir]){ // Se recibió un frame correcto
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	691b      	ldr	r3, [r3, #16]
 8001048:	6879      	ldr	r1, [r7, #4]
 800104a:	8a89      	ldrh	r1, [r1, #20]
 800104c:	440b      	add	r3, r1
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	429a      	cmp	r2, r3
 8001052:	d112      	bne.n	800107a <_checkframe+0x256>
                    p->rx.ir++;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	8a9b      	ldrh	r3, [r3, #20]
 8001058:	3301      	adds	r3, #1
 800105a:	b29a      	uxth	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	829a      	strh	r2, [r3, #20]
                    p->rx.ir &= p->rx.imask;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	8a9a      	ldrh	r2, [r3, #20]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	8b1b      	ldrh	r3, [r3, #24]
 8001068:	4013      	ands	r3, r2
 800106a:	b29a      	uxth	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	829a      	strh	r2, [r3, #20]
                    p->rx.dataready = 1;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2201      	movs	r2, #1
 8001074:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8001078:	e004      	b.n	8001084 <_checkframe+0x260>
                }else{
                    p->rx.chksum_errors++;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	1c5a      	adds	r2, r3, #1
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	631a      	str	r2, [r3, #48]	; 0x30
                }
                // Si no está correcto se reprocesa el byte actual
                p->rx.status = 0;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                p->rx.chksum = 0;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2200      	movs	r2, #0
 8001090:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                break;
 8001094:	bf00      	nop
    while(p->rx.ir != p->rx.iw && p->rx.dataready == 0){
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	8a9a      	ldrh	r2, [r3, #20]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	8adb      	ldrh	r3, [r3, #22]
 800109e:	429a      	cmp	r2, r3
 80010a0:	d005      	beq.n	80010ae <_checkframe+0x28a>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	f43f aeed 	beq.w	8000e88 <_checkframe+0x64>
            }
        }
    }
    p->rx.checkframe_active = 0;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    return p->rx.dataready;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
}
 80010bc:	4618      	mov	r0, r3
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bc80      	pop	{r7}
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	0800ab08 	.word	0x0800ab08

080010cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010d2:	4b15      	ldr	r3, [pc, #84]	; (8001128 <HAL_MspInit+0x5c>)
 80010d4:	699b      	ldr	r3, [r3, #24]
 80010d6:	4a14      	ldr	r2, [pc, #80]	; (8001128 <HAL_MspInit+0x5c>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	6193      	str	r3, [r2, #24]
 80010de:	4b12      	ldr	r3, [pc, #72]	; (8001128 <HAL_MspInit+0x5c>)
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ea:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <HAL_MspInit+0x5c>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	4a0e      	ldr	r2, [pc, #56]	; (8001128 <HAL_MspInit+0x5c>)
 80010f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010f4:	61d3      	str	r3, [r2, #28]
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <HAL_MspInit+0x5c>)
 80010f8:	69db      	ldr	r3, [r3, #28]
 80010fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001102:	4b0a      	ldr	r3, [pc, #40]	; (800112c <HAL_MspInit+0x60>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	4a04      	ldr	r2, [pc, #16]	; (800112c <HAL_MspInit+0x60>)
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800111e:	bf00      	nop
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr
 8001128:	40021000 	.word	0x40021000
 800112c:	40010000 	.word	0x40010000

08001130 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b08a      	sub	sp, #40	; 0x28
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001138:	f107 0318 	add.w	r3, r7, #24
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a30      	ldr	r2, [pc, #192]	; (800120c <HAL_ADC_MspInit+0xdc>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d12a      	bne.n	80011a6 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001150:	4b2f      	ldr	r3, [pc, #188]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	4a2e      	ldr	r2, [pc, #184]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 8001156:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800115a:	6193      	str	r3, [r2, #24]
 800115c:	4b2c      	ldr	r3, [pc, #176]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001164:	617b      	str	r3, [r7, #20]
 8001166:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001168:	4b29      	ldr	r3, [pc, #164]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	4a28      	ldr	r2, [pc, #160]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 800116e:	f043 0304 	orr.w	r3, r3, #4
 8001172:	6193      	str	r3, [r2, #24]
 8001174:	4b26      	ldr	r3, [pc, #152]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	f003 0304 	and.w	r3, r3, #4
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = A1_Pin;
 8001180:	2301      	movs	r3, #1
 8001182:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001184:	2303      	movs	r3, #3
 8001186:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(A1_GPIO_Port, &GPIO_InitStruct);
 8001188:	f107 0318 	add.w	r3, r7, #24
 800118c:	4619      	mov	r1, r3
 800118e:	4821      	ldr	r0, [pc, #132]	; (8001214 <HAL_ADC_MspInit+0xe4>)
 8001190:	f001 faa8 	bl	80026e4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001194:	2200      	movs	r2, #0
 8001196:	2100      	movs	r1, #0
 8001198:	2012      	movs	r0, #18
 800119a:	f001 fa6c 	bl	8002676 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800119e:	2012      	movs	r0, #18
 80011a0:	f001 fa85 	bl	80026ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80011a4:	e02e      	b.n	8001204 <HAL_ADC_MspInit+0xd4>
  else if(hadc->Instance==ADC2)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a1b      	ldr	r2, [pc, #108]	; (8001218 <HAL_ADC_MspInit+0xe8>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d129      	bne.n	8001204 <HAL_ADC_MspInit+0xd4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80011b0:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	4a16      	ldr	r2, [pc, #88]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 80011b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011ba:	6193      	str	r3, [r2, #24]
 80011bc:	4b14      	ldr	r3, [pc, #80]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c8:	4b11      	ldr	r3, [pc, #68]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	4a10      	ldr	r2, [pc, #64]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 80011ce:	f043 0304 	orr.w	r3, r3, #4
 80011d2:	6193      	str	r3, [r2, #24]
 80011d4:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <HAL_ADC_MspInit+0xe0>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	f003 0304 	and.w	r3, r3, #4
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = A2_Pin;
 80011e0:	2302      	movs	r3, #2
 80011e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e4:	2303      	movs	r3, #3
 80011e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(A2_GPIO_Port, &GPIO_InitStruct);
 80011e8:	f107 0318 	add.w	r3, r7, #24
 80011ec:	4619      	mov	r1, r3
 80011ee:	4809      	ldr	r0, [pc, #36]	; (8001214 <HAL_ADC_MspInit+0xe4>)
 80011f0:	f001 fa78 	bl	80026e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80011f4:	2200      	movs	r2, #0
 80011f6:	2100      	movs	r1, #0
 80011f8:	2012      	movs	r0, #18
 80011fa:	f001 fa3c 	bl	8002676 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80011fe:	2012      	movs	r0, #18
 8001200:	f001 fa55 	bl	80026ae <HAL_NVIC_EnableIRQ>
}
 8001204:	bf00      	nop
 8001206:	3728      	adds	r7, #40	; 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40012400 	.word	0x40012400
 8001210:	40021000 	.word	0x40021000
 8001214:	40010800 	.word	0x40010800
 8001218:	40012800 	.word	0x40012800

0800121c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a16      	ldr	r2, [pc, #88]	; (8001284 <HAL_TIM_Base_MspInit+0x68>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d10c      	bne.n	8001248 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800122e:	4b16      	ldr	r3, [pc, #88]	; (8001288 <HAL_TIM_Base_MspInit+0x6c>)
 8001230:	69db      	ldr	r3, [r3, #28]
 8001232:	4a15      	ldr	r2, [pc, #84]	; (8001288 <HAL_TIM_Base_MspInit+0x6c>)
 8001234:	f043 0302 	orr.w	r3, r3, #2
 8001238:	61d3      	str	r3, [r2, #28]
 800123a:	4b13      	ldr	r3, [pc, #76]	; (8001288 <HAL_TIM_Base_MspInit+0x6c>)
 800123c:	69db      	ldr	r3, [r3, #28]
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001246:	e018      	b.n	800127a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM4)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a0f      	ldr	r2, [pc, #60]	; (800128c <HAL_TIM_Base_MspInit+0x70>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d113      	bne.n	800127a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001252:	4b0d      	ldr	r3, [pc, #52]	; (8001288 <HAL_TIM_Base_MspInit+0x6c>)
 8001254:	69db      	ldr	r3, [r3, #28]
 8001256:	4a0c      	ldr	r2, [pc, #48]	; (8001288 <HAL_TIM_Base_MspInit+0x6c>)
 8001258:	f043 0304 	orr.w	r3, r3, #4
 800125c:	61d3      	str	r3, [r2, #28]
 800125e:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <HAL_TIM_Base_MspInit+0x6c>)
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	f003 0304 	and.w	r3, r3, #4
 8001266:	60bb      	str	r3, [r7, #8]
 8001268:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800126a:	2200      	movs	r2, #0
 800126c:	2100      	movs	r1, #0
 800126e:	201e      	movs	r0, #30
 8001270:	f001 fa01 	bl	8002676 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001274:	201e      	movs	r0, #30
 8001276:	f001 fa1a 	bl	80026ae <HAL_NVIC_EnableIRQ>
}
 800127a:	bf00      	nop
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40000400 	.word	0x40000400
 8001288:	40021000 	.word	0x40021000
 800128c:	40000800 	.word	0x40000800

08001290 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b088      	sub	sp, #32
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001298:	f107 0310 	add.w	r3, r7, #16
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a10      	ldr	r2, [pc, #64]	; (80012ec <HAL_TIM_MspPostInit+0x5c>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d118      	bne.n	80012e2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b0:	4b0f      	ldr	r3, [pc, #60]	; (80012f0 <HAL_TIM_MspPostInit+0x60>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a0e      	ldr	r2, [pc, #56]	; (80012f0 <HAL_TIM_MspPostInit+0x60>)
 80012b6:	f043 0308 	orr.w	r3, r3, #8
 80012ba:	6193      	str	r3, [r2, #24]
 80012bc:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <HAL_TIM_MspPostInit+0x60>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0308 	and.w	r3, r3, #8
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = PWM_1_Pin;
 80012c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ce:	2302      	movs	r3, #2
 80012d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2302      	movs	r3, #2
 80012d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_1_GPIO_Port, &GPIO_InitStruct);
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	4619      	mov	r1, r3
 80012dc:	4805      	ldr	r0, [pc, #20]	; (80012f4 <HAL_TIM_MspPostInit+0x64>)
 80012de:	f001 fa01 	bl	80026e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80012e2:	bf00      	nop
 80012e4:	3720      	adds	r7, #32
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40000800 	.word	0x40000800
 80012f0:	40021000 	.word	0x40021000
 80012f4:	40010c00 	.word	0x40010c00

080012f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012fc:	e7fe      	b.n	80012fc <NMI_Handler+0x4>

080012fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012fe:	b480      	push	{r7}
 8001300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001302:	e7fe      	b.n	8001302 <HardFault_Handler+0x4>

08001304 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001308:	e7fe      	b.n	8001308 <MemManage_Handler+0x4>

0800130a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800130a:	b480      	push	{r7}
 800130c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800130e:	e7fe      	b.n	800130e <BusFault_Handler+0x4>

08001310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001314:	e7fe      	b.n	8001314 <UsageFault_Handler+0x4>

08001316 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001316:	b480      	push	{r7}
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	46bd      	mov	sp, r7
 800131e:	bc80      	pop	{r7}
 8001320:	4770      	bx	lr

08001322 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001322:	b480      	push	{r7}
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr

0800132e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800132e:	b480      	push	{r7}
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr

0800133a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800133e:	f000 fba5 	bl	8001a8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
	...

08001348 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800134c:	4803      	ldr	r0, [pc, #12]	; (800135c <ADC1_2_IRQHandler+0x14>)
 800134e:	f000 fd53 	bl	8001df8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001352:	4803      	ldr	r0, [pc, #12]	; (8001360 <ADC1_2_IRQHandler+0x18>)
 8001354:	f000 fd50 	bl	8001df8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	200001d8 	.word	0x200001d8
 8001360:	20000208 	.word	0x20000208

08001364 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001368:	4802      	ldr	r0, [pc, #8]	; (8001374 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800136a:	f001 fc88 	bl	8002c7e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	2000355c 	.word	0x2000355c

08001378 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800137c:	4802      	ldr	r0, [pc, #8]	; (8001388 <TIM4_IRQHandler+0x10>)
 800137e:	f003 ff73 	bl	8005268 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000280 	.word	0x20000280

0800138c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr

08001398 <usrtick_init>:
static inline uint32_t _usrtick_get_us();
static inline uint32_t _usrtick_get_us_since(uint32_t since);


/* Inicializa temporizadores */
void usrtick_init(_usrtick *utk, uint32_t p){
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
	utk->ltime = 0;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
	utk->ctime = 0;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2200      	movs	r2, #0
 80013ac:	605a      	str	r2, [r3, #4]
	utk->ptime = p;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	683a      	ldr	r2, [r7, #0]
 80013b2:	609a      	str	r2, [r3, #8]
#ifdef _UTIL_USE_USRTICK_STATISTICS
	utk->stime = 0;
	utk->uptime = 0;
#endif
	utk->cbcnt = 0;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	731a      	strb	r2, [r3, #12]
	utk->cbpcs = 0;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	735a      	strb	r2, [r3, #13]
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr

080013ca <usrtick_attach>:


void usrtick_attach(_usrtick *utk, usrtick_attach_def f, uint32_t p){
 80013ca:	b480      	push	{r7}
 80013cc:	b085      	sub	sp, #20
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	60f8      	str	r0, [r7, #12]
 80013d2:	60b9      	str	r1, [r7, #8]
 80013d4:	607a      	str	r2, [r7, #4]
	if(utk->cbcnt < _UTIL_USRTICK_CALLBACK_NUM){
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	7b1b      	ldrb	r3, [r3, #12]
 80013da:	2b04      	cmp	r3, #4
 80013dc:	d827      	bhi.n	800142e <usrtick_attach+0x64>
		utk->proc[utk->cbcnt].period = p;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	7b1b      	ldrb	r3, [r3, #12]
 80013e2:	4619      	mov	r1, r3
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	460b      	mov	r3, r1
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	440b      	add	r3, r1
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	3314      	adds	r3, #20
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	601a      	str	r2, [r3, #0]
		utk->proc[utk->cbcnt].curr = 0;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	7b1b      	ldrb	r3, [r3, #12]
 80013fa:	4619      	mov	r1, r3
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	460b      	mov	r3, r1
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	440b      	add	r3, r1
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	3318      	adds	r3, #24
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
		utk->proc[utk->cbcnt++].usrtick_callback = f;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	7b1b      	ldrb	r3, [r3, #12]
 8001412:	1c5a      	adds	r2, r3, #1
 8001414:	b2d1      	uxtb	r1, r2
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	7311      	strb	r1, [r2, #12]
 800141a:	4619      	mov	r1, r3
 800141c:	68fa      	ldr	r2, [r7, #12]
 800141e:	460b      	mov	r3, r1
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	440b      	add	r3, r1
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	3310      	adds	r3, #16
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	601a      	str	r2, [r3, #0]
	}
}
 800142e:	bf00      	nop
 8001430:	3714      	adds	r7, #20
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <usrtick_work>:


void usrtick_work(_usrtick *utk){
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	if(utk->cbpcs != 0 || _usrtick_get_us_since(utk->ltime) >= utk->ptime){
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	7b5b      	ldrb	r3, [r3, #13]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d109      	bne.n	800145c <usrtick_work+0x24>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4618      	mov	r0, r3
 800144e:	f000 f889 	bl	8001564 <_usrtick_get_us_since>
 8001452:	4602      	mov	r2, r0
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	429a      	cmp	r2, r3
 800145a:	d363      	bcc.n	8001524 <usrtick_work+0xec>

		if(utk->cbpcs == 0){
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	7b5b      	ldrb	r3, [r3, #13]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d156      	bne.n	8001512 <usrtick_work+0xda>
#ifdef _UTIL_USE_USRTICK_STATISTICS
			utk->stime += _usrtick_get_us_since(utk->ltime);
#endif
			utk->ltime = _usrtick_get_us();
 8001464:	f000 f862 	bl	800152c <_usrtick_get_us>
 8001468:	4602      	mov	r2, r0
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	601a      	str	r2, [r3, #0]
		}

		while(utk->cbpcs < utk->cbcnt){
 800146e:	e050      	b.n	8001512 <usrtick_work+0xda>
			utk->proc[utk->cbpcs].curr++;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	7b5b      	ldrb	r3, [r3, #13]
 8001474:	461a      	mov	r2, r3
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	4613      	mov	r3, r2
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	4413      	add	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	440b      	add	r3, r1
 8001482:	3318      	adds	r3, #24
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	1c59      	adds	r1, r3, #1
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	4613      	mov	r3, r2
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	4413      	add	r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4403      	add	r3, r0
 8001494:	3318      	adds	r3, #24
 8001496:	6019      	str	r1, [r3, #0]
			if(utk->proc[utk->cbpcs].curr >= utk->proc[utk->cbpcs].period){
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	7b5b      	ldrb	r3, [r3, #13]
 800149c:	4619      	mov	r1, r3
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	460b      	mov	r3, r1
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	440b      	add	r3, r1
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	3318      	adds	r3, #24
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	7b5b      	ldrb	r3, [r3, #13]
 80014b2:	4618      	mov	r0, r3
 80014b4:	6879      	ldr	r1, [r7, #4]
 80014b6:	4603      	mov	r3, r0
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	4403      	add	r3, r0
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	440b      	add	r3, r1
 80014c0:	3314      	adds	r3, #20
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d31e      	bcc.n	8001506 <usrtick_work+0xce>
				utk->proc[utk->cbpcs].curr = 0;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	7b5b      	ldrb	r3, [r3, #13]
 80014cc:	4619      	mov	r1, r3
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	440b      	add	r3, r1
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	4413      	add	r3, r2
 80014da:	3318      	adds	r3, #24
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
				tmptime = _usrtick_get_us_since(tmptime);
				utk->proc[utk->cbpcs].utimectr += tmptime;
				if(tmptime >= utk->proc[utk->cbpcs].mtime)
					utk->proc[utk->cbpcs].mtimectr = tmptime;
#else
				utk->proc[utk->cbpcs].usrtick_callback();
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	7b5b      	ldrb	r3, [r3, #13]
 80014e4:	4619      	mov	r1, r3
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	460b      	mov	r3, r1
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	440b      	add	r3, r1
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	3310      	adds	r3, #16
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4798      	blx	r3
#endif

				utk->cbpcs++;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	7b5b      	ldrb	r3, [r3, #13]
 80014fc:	3301      	adds	r3, #1
 80014fe:	b2da      	uxtb	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	735a      	strb	r2, [r3, #13]
				return;
 8001504:	e00e      	b.n	8001524 <usrtick_work+0xec>
			}
			utk->cbpcs++;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	7b5b      	ldrb	r3, [r3, #13]
 800150a:	3301      	adds	r3, #1
 800150c:	b2da      	uxtb	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	735a      	strb	r2, [r3, #13]
		while(utk->cbpcs < utk->cbcnt){
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	7b5a      	ldrb	r2, [r3, #13]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	7b1b      	ldrb	r3, [r3, #12]
 800151a:	429a      	cmp	r2, r3
 800151c:	d3a8      	bcc.n	8001470 <usrtick_work+0x38>
		}
		utk->cbpcs = 0;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	735a      	strb	r2, [r3, #13]
			utk->uptime++;
			utk->stime -= 1000000;
		}
#endif
	}
}
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <_usrtick_get_us>:
//	PRIVADO

/*
 * Retorna la cantidad de us actual
 */
static inline uint32_t _usrtick_get_us(){
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
	return (uwTick*1000)+((SysTick->LOAD - SysTick->VAL)/_UTIL_USRTICK_TICKS_ON_US);
 8001530:	4b09      	ldr	r3, [pc, #36]	; (8001558 <_usrtick_get_us+0x2c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001538:	fb03 f202 	mul.w	r2, r3, r2
 800153c:	4b07      	ldr	r3, [pc, #28]	; (800155c <_usrtick_get_us+0x30>)
 800153e:	6859      	ldr	r1, [r3, #4]
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <_usrtick_get_us+0x30>)
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	1acb      	subs	r3, r1, r3
 8001546:	4906      	ldr	r1, [pc, #24]	; (8001560 <_usrtick_get_us+0x34>)
 8001548:	fba1 1303 	umull	r1, r3, r1, r3
 800154c:	091b      	lsrs	r3, r3, #4
 800154e:	4413      	add	r3, r2
}
 8001550:	4618      	mov	r0, r3
 8001552:	46bd      	mov	sp, r7
 8001554:	bc80      	pop	{r7}
 8001556:	4770      	bx	lr
 8001558:	2000288c 	.word	0x2000288c
 800155c:	e000e010 	.word	0xe000e010
 8001560:	38e38e39 	.word	0x38e38e39

08001564 <_usrtick_get_us_since>:

/*
 * Retorna la cantidad de us desde since
 */
static inline uint32_t _usrtick_get_us_since(uint32_t since){
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
	uint32_t curr = (uwTick*1000)+((SysTick->LOAD - SysTick->VAL)/_UTIL_USRTICK_TICKS_ON_US);
 800156c:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <_usrtick_get_us_since+0x4c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001574:	fb03 f202 	mul.w	r2, r3, r2
 8001578:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <_usrtick_get_us_since+0x50>)
 800157a:	6859      	ldr	r1, [r3, #4]
 800157c:	4b0d      	ldr	r3, [pc, #52]	; (80015b4 <_usrtick_get_us_since+0x50>)
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	1acb      	subs	r3, r1, r3
 8001582:	490d      	ldr	r1, [pc, #52]	; (80015b8 <_usrtick_get_us_since+0x54>)
 8001584:	fba1 1303 	umull	r1, r3, r1, r3
 8001588:	091b      	lsrs	r3, r3, #4
 800158a:	4413      	add	r3, r2
 800158c:	60fb      	str	r3, [r7, #12]
	if(since > curr)
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	429a      	cmp	r2, r3
 8001594:	d904      	bls.n	80015a0 <_usrtick_get_us_since+0x3c>
		return 0xFFFFFFFF - since + curr;
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	3b01      	subs	r3, #1
 800159e:	e002      	b.n	80015a6 <_usrtick_get_us_since+0x42>
	return curr - since;
 80015a0:	68fa      	ldr	r2, [r7, #12]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	1ad3      	subs	r3, r2, r3
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3714      	adds	r7, #20
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr
 80015b0:	2000288c 	.word	0x2000288c
 80015b4:	e000e010 	.word	0xe000e010
 80015b8:	38e38e39 	.word	0x38e38e39

080015bc <heartbeat_init>:
//--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#ifdef _UTIL_USE_HEARTBEAT_UTILITIES
//--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

/* Inicializa hearbeat */
void heartbeat_init(_hb *hb){
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
	hb->state = 0;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	801a      	strh	r2, [r3, #0]
	hb->dfmsk = 0b1010000000000000;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 80015d0:	809a      	strh	r2, [r3, #4]
	hb->stmsk = 0b1010000000000000;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 80015d8:	805a      	strh	r2, [r3, #2]
}
 80015da:	bf00      	nop
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr

080015e4 <heartbeat>:

void heartbeat(_hb *hb){
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	hb->gpio_callback((hb->stmsk & (1 << hb->state)) == 0);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	8852      	ldrh	r2, [r2, #2]
 80015f4:	4611      	mov	r1, r2
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	8812      	ldrh	r2, [r2, #0]
 80015fa:	fa41 f202 	asr.w	r2, r1, r2
 80015fe:	f002 0201 	and.w	r2, r2, #1
 8001602:	2a00      	cmp	r2, #0
 8001604:	bf0c      	ite	eq
 8001606:	2201      	moveq	r2, #1
 8001608:	2200      	movne	r2, #0
 800160a:	b2d2      	uxtb	r2, r2
 800160c:	4610      	mov	r0, r2
 800160e:	4798      	blx	r3
	hb->state = (hb->state+1) & 15;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	3301      	adds	r3, #1
 8001616:	b29b      	uxth	r3, r3
 8001618:	f003 030f 	and.w	r3, r3, #15
 800161c:	b29a      	uxth	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	801a      	strh	r2, [r3, #0]
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <heartbeat_attach>:

void heartbeat_attach(_hb *hb, heartbeat_gpio_def f){
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
	hb->gpio_callback = f;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	683a      	ldr	r2, [r7, #0]
 8001638:	609a      	str	r2, [r3, #8]
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <get_firmware_version>:

/*
 * time and date adds 19 chars, plus prefix, suffix and the trailing \0
 * @retval total string length
 */
uint8_t get_firmware_version(const char *prefix, const char *suffix, char *str){
 8001644:	b480      	push	{r7}
 8001646:	b08b      	sub	sp, #44	; 0x2c
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
	uint8_t i = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	char curtime[] = __TIME__;
 8001656:	4ab7      	ldr	r2, [pc, #732]	; (8001934 <get_firmware_version+0x2f0>)
 8001658:	f107 031c 	add.w	r3, r7, #28
 800165c:	ca07      	ldmia	r2, {r0, r1, r2}
 800165e:	c303      	stmia	r3!, {r0, r1}
 8001660:	701a      	strb	r2, [r3, #0]
	char curdate[] = __DATE__;
 8001662:	4ab5      	ldr	r2, [pc, #724]	; (8001938 <get_firmware_version+0x2f4>)
 8001664:	f107 0310 	add.w	r3, r7, #16
 8001668:	ca07      	ldmia	r2, {r0, r1, r2}
 800166a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	while(*prefix)
 800166e:	e00c      	b.n	800168a <get_firmware_version+0x46>
		str[i++] = *(prefix++);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	1c5a      	adds	r2, r3, #1
 8001674:	60fa      	str	r2, [r7, #12]
 8001676:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800167a:	1c51      	adds	r1, r2, #1
 800167c:	f887 1027 	strb.w	r1, [r7, #39]	; 0x27
 8001680:	4611      	mov	r1, r2
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	440a      	add	r2, r1
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	7013      	strb	r3, [r2, #0]
	while(*prefix)
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d1ee      	bne.n	8001670 <get_firmware_version+0x2c>
	str[i++] = curdate[ 7];
 8001692:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001696:	1c5a      	adds	r2, r3, #1
 8001698:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800169c:	461a      	mov	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4413      	add	r3, r2
 80016a2:	7dfa      	ldrb	r2, [r7, #23]
 80016a4:	701a      	strb	r2, [r3, #0]
	str[i++] = curdate[ 8];
 80016a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016aa:	1c5a      	adds	r2, r3, #1
 80016ac:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80016b0:	461a      	mov	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4413      	add	r3, r2
 80016b6:	7e3a      	ldrb	r2, [r7, #24]
 80016b8:	701a      	strb	r2, [r3, #0]
	str[i++] = curdate[ 9];
 80016ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016be:	1c5a      	adds	r2, r3, #1
 80016c0:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80016c4:	461a      	mov	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	7e7a      	ldrb	r2, [r7, #25]
 80016cc:	701a      	strb	r2, [r3, #0]
	str[i++] = curdate[10];
 80016ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016d2:	1c5a      	adds	r2, r3, #1
 80016d4:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80016d8:	461a      	mov	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	7eba      	ldrb	r2, [r7, #26]
 80016e0:	701a      	strb	r2, [r3, #0]
	str[i++] = '.';
 80016e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016e6:	1c5a      	adds	r2, r3, #1
 80016e8:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80016ec:	461a      	mov	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4413      	add	r3, r2
 80016f2:	222e      	movs	r2, #46	; 0x2e
 80016f4:	701a      	strb	r2, [r3, #0]
	str[i++] = '0';
 80016f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016fa:	1c5a      	adds	r2, r3, #1
 80016fc:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001700:	461a      	mov	r2, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	2230      	movs	r2, #48	; 0x30
 8001708:	701a      	strb	r2, [r3, #0]
	if(curdate[0] == 'J' && curdate[1] == 'a' && curdate[2] == 'n')
 800170a:	7c3b      	ldrb	r3, [r7, #16]
 800170c:	2b4a      	cmp	r3, #74	; 0x4a
 800170e:	d110      	bne.n	8001732 <get_firmware_version+0xee>
 8001710:	7c7b      	ldrb	r3, [r7, #17]
 8001712:	2b61      	cmp	r3, #97	; 0x61
 8001714:	d10d      	bne.n	8001732 <get_firmware_version+0xee>
 8001716:	7cbb      	ldrb	r3, [r7, #18]
 8001718:	2b6e      	cmp	r3, #110	; 0x6e
 800171a:	d10a      	bne.n	8001732 <get_firmware_version+0xee>
		str[i++] = '1';
 800171c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001720:	1c5a      	adds	r2, r3, #1
 8001722:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001726:	461a      	mov	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	4413      	add	r3, r2
 800172c:	2231      	movs	r2, #49	; 0x31
 800172e:	701a      	strb	r2, [r3, #0]
 8001730:	e0c5      	b.n	80018be <get_firmware_version+0x27a>
	else if(curdate[0] == 'F')
 8001732:	7c3b      	ldrb	r3, [r7, #16]
 8001734:	2b46      	cmp	r3, #70	; 0x46
 8001736:	d10a      	bne.n	800174e <get_firmware_version+0x10a>
		str[i++] = '2';
 8001738:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800173c:	1c5a      	adds	r2, r3, #1
 800173e:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001742:	461a      	mov	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	4413      	add	r3, r2
 8001748:	2232      	movs	r2, #50	; 0x32
 800174a:	701a      	strb	r2, [r3, #0]
 800174c:	e0b7      	b.n	80018be <get_firmware_version+0x27a>
	else if(curdate[0] == 'M' && curdate[1] == 'a' && curdate[2] == 'r')
 800174e:	7c3b      	ldrb	r3, [r7, #16]
 8001750:	2b4d      	cmp	r3, #77	; 0x4d
 8001752:	d110      	bne.n	8001776 <get_firmware_version+0x132>
 8001754:	7c7b      	ldrb	r3, [r7, #17]
 8001756:	2b61      	cmp	r3, #97	; 0x61
 8001758:	d10d      	bne.n	8001776 <get_firmware_version+0x132>
 800175a:	7cbb      	ldrb	r3, [r7, #18]
 800175c:	2b72      	cmp	r3, #114	; 0x72
 800175e:	d10a      	bne.n	8001776 <get_firmware_version+0x132>
		str[i++] = '3';
 8001760:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001764:	1c5a      	adds	r2, r3, #1
 8001766:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800176a:	461a      	mov	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4413      	add	r3, r2
 8001770:	2233      	movs	r2, #51	; 0x33
 8001772:	701a      	strb	r2, [r3, #0]
 8001774:	e0a3      	b.n	80018be <get_firmware_version+0x27a>
	else if(curdate[0] == 'A' && curdate[1] == 'p')
 8001776:	7c3b      	ldrb	r3, [r7, #16]
 8001778:	2b41      	cmp	r3, #65	; 0x41
 800177a:	d10d      	bne.n	8001798 <get_firmware_version+0x154>
 800177c:	7c7b      	ldrb	r3, [r7, #17]
 800177e:	2b70      	cmp	r3, #112	; 0x70
 8001780:	d10a      	bne.n	8001798 <get_firmware_version+0x154>
		str[i++] = '4';
 8001782:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001786:	1c5a      	adds	r2, r3, #1
 8001788:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800178c:	461a      	mov	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	2234      	movs	r2, #52	; 0x34
 8001794:	701a      	strb	r2, [r3, #0]
 8001796:	e092      	b.n	80018be <get_firmware_version+0x27a>
	else if(curdate[0] == 'M' && curdate[1] == 'a' && curdate[2] == 'y')
 8001798:	7c3b      	ldrb	r3, [r7, #16]
 800179a:	2b4d      	cmp	r3, #77	; 0x4d
 800179c:	d110      	bne.n	80017c0 <get_firmware_version+0x17c>
 800179e:	7c7b      	ldrb	r3, [r7, #17]
 80017a0:	2b61      	cmp	r3, #97	; 0x61
 80017a2:	d10d      	bne.n	80017c0 <get_firmware_version+0x17c>
 80017a4:	7cbb      	ldrb	r3, [r7, #18]
 80017a6:	2b79      	cmp	r3, #121	; 0x79
 80017a8:	d10a      	bne.n	80017c0 <get_firmware_version+0x17c>
		str[i++] = '5';
 80017aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017ae:	1c5a      	adds	r2, r3, #1
 80017b0:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80017b4:	461a      	mov	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4413      	add	r3, r2
 80017ba:	2235      	movs	r2, #53	; 0x35
 80017bc:	701a      	strb	r2, [r3, #0]
 80017be:	e07e      	b.n	80018be <get_firmware_version+0x27a>
	else if(curdate[0] == 'J' && curdate[1] == 'u' && curdate[2] == 'n')
 80017c0:	7c3b      	ldrb	r3, [r7, #16]
 80017c2:	2b4a      	cmp	r3, #74	; 0x4a
 80017c4:	d110      	bne.n	80017e8 <get_firmware_version+0x1a4>
 80017c6:	7c7b      	ldrb	r3, [r7, #17]
 80017c8:	2b75      	cmp	r3, #117	; 0x75
 80017ca:	d10d      	bne.n	80017e8 <get_firmware_version+0x1a4>
 80017cc:	7cbb      	ldrb	r3, [r7, #18]
 80017ce:	2b6e      	cmp	r3, #110	; 0x6e
 80017d0:	d10a      	bne.n	80017e8 <get_firmware_version+0x1a4>
		str[i++] = '6';
 80017d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017d6:	1c5a      	adds	r2, r3, #1
 80017d8:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80017dc:	461a      	mov	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4413      	add	r3, r2
 80017e2:	2236      	movs	r2, #54	; 0x36
 80017e4:	701a      	strb	r2, [r3, #0]
 80017e6:	e06a      	b.n	80018be <get_firmware_version+0x27a>
	else if(curdate[0] == 'J' && curdate[1] == 'u' && curdate[2] == 'l')
 80017e8:	7c3b      	ldrb	r3, [r7, #16]
 80017ea:	2b4a      	cmp	r3, #74	; 0x4a
 80017ec:	d110      	bne.n	8001810 <get_firmware_version+0x1cc>
 80017ee:	7c7b      	ldrb	r3, [r7, #17]
 80017f0:	2b75      	cmp	r3, #117	; 0x75
 80017f2:	d10d      	bne.n	8001810 <get_firmware_version+0x1cc>
 80017f4:	7cbb      	ldrb	r3, [r7, #18]
 80017f6:	2b6c      	cmp	r3, #108	; 0x6c
 80017f8:	d10a      	bne.n	8001810 <get_firmware_version+0x1cc>
		str[i++] = '7';
 80017fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017fe:	1c5a      	adds	r2, r3, #1
 8001800:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001804:	461a      	mov	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4413      	add	r3, r2
 800180a:	2237      	movs	r2, #55	; 0x37
 800180c:	701a      	strb	r2, [r3, #0]
 800180e:	e056      	b.n	80018be <get_firmware_version+0x27a>
	else if(curdate[0] == 'A' && curdate[1] == 'u')
 8001810:	7c3b      	ldrb	r3, [r7, #16]
 8001812:	2b41      	cmp	r3, #65	; 0x41
 8001814:	d10d      	bne.n	8001832 <get_firmware_version+0x1ee>
 8001816:	7c7b      	ldrb	r3, [r7, #17]
 8001818:	2b75      	cmp	r3, #117	; 0x75
 800181a:	d10a      	bne.n	8001832 <get_firmware_version+0x1ee>
		str[i++] = '8';
 800181c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001820:	1c5a      	adds	r2, r3, #1
 8001822:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001826:	461a      	mov	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4413      	add	r3, r2
 800182c:	2238      	movs	r2, #56	; 0x38
 800182e:	701a      	strb	r2, [r3, #0]
 8001830:	e045      	b.n	80018be <get_firmware_version+0x27a>
	else if(curdate[0] == 'S')
 8001832:	7c3b      	ldrb	r3, [r7, #16]
 8001834:	2b53      	cmp	r3, #83	; 0x53
 8001836:	d10a      	bne.n	800184e <get_firmware_version+0x20a>
		str[i++] = '9';
 8001838:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800183c:	1c5a      	adds	r2, r3, #1
 800183e:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001842:	461a      	mov	r2, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4413      	add	r3, r2
 8001848:	2239      	movs	r2, #57	; 0x39
 800184a:	701a      	strb	r2, [r3, #0]
 800184c:	e037      	b.n	80018be <get_firmware_version+0x27a>
	else{
		i--;
 800184e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001852:	3b01      	subs	r3, #1
 8001854:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		str[i++] = '1';
 8001858:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800185c:	1c5a      	adds	r2, r3, #1
 800185e:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001862:	461a      	mov	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4413      	add	r3, r2
 8001868:	2231      	movs	r2, #49	; 0x31
 800186a:	701a      	strb	r2, [r3, #0]
		if(curdate[0] == 'O')
 800186c:	7c3b      	ldrb	r3, [r7, #16]
 800186e:	2b4f      	cmp	r3, #79	; 0x4f
 8001870:	d10a      	bne.n	8001888 <get_firmware_version+0x244>
			str[i++] = '0';
 8001872:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001876:	1c5a      	adds	r2, r3, #1
 8001878:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800187c:	461a      	mov	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4413      	add	r3, r2
 8001882:	2230      	movs	r2, #48	; 0x30
 8001884:	701a      	strb	r2, [r3, #0]
 8001886:	e01a      	b.n	80018be <get_firmware_version+0x27a>
		else if(curdate[0] == 'N')
 8001888:	7c3b      	ldrb	r3, [r7, #16]
 800188a:	2b4e      	cmp	r3, #78	; 0x4e
 800188c:	d10a      	bne.n	80018a4 <get_firmware_version+0x260>
			str[i++] = '1';
 800188e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001892:	1c5a      	adds	r2, r3, #1
 8001894:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001898:	461a      	mov	r2, r3
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4413      	add	r3, r2
 800189e:	2231      	movs	r2, #49	; 0x31
 80018a0:	701a      	strb	r2, [r3, #0]
 80018a2:	e00c      	b.n	80018be <get_firmware_version+0x27a>
		else if(curdate[0] == 'D')
 80018a4:	7c3b      	ldrb	r3, [r7, #16]
 80018a6:	2b44      	cmp	r3, #68	; 0x44
 80018a8:	d109      	bne.n	80018be <get_firmware_version+0x27a>
			str[i++] = '2';
 80018aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80018b4:	461a      	mov	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4413      	add	r3, r2
 80018ba:	2232      	movs	r2, #50	; 0x32
 80018bc:	701a      	strb	r2, [r3, #0]
	}
	str[i++] = '.';
 80018be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018c2:	1c5a      	adds	r2, r3, #1
 80018c4:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80018c8:	461a      	mov	r2, r3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	222e      	movs	r2, #46	; 0x2e
 80018d0:	701a      	strb	r2, [r3, #0]
	if(curdate[4] != ' ')
 80018d2:	7d3b      	ldrb	r3, [r7, #20]
 80018d4:	2b20      	cmp	r3, #32
 80018d6:	d00a      	beq.n	80018ee <get_firmware_version+0x2aa>
		str[i++] = curdate[4];
 80018d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018dc:	1c5a      	adds	r2, r3, #1
 80018de:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80018e2:	461a      	mov	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4413      	add	r3, r2
 80018e8:	7d3a      	ldrb	r2, [r7, #20]
 80018ea:	701a      	strb	r2, [r3, #0]
 80018ec:	e009      	b.n	8001902 <get_firmware_version+0x2be>
	else
		str[i++] = '0';
 80018ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018f2:	1c5a      	adds	r2, r3, #1
 80018f4:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80018f8:	461a      	mov	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4413      	add	r3, r2
 80018fe:	2230      	movs	r2, #48	; 0x30
 8001900:	701a      	strb	r2, [r3, #0]
	str[i++] = curdate[5];
 8001902:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001906:	1c5a      	adds	r2, r3, #1
 8001908:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800190c:	461a      	mov	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4413      	add	r3, r2
 8001912:	7d7a      	ldrb	r2, [r7, #21]
 8001914:	701a      	strb	r2, [r3, #0]
	str[i++] = '_';
 8001916:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8001920:	461a      	mov	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4413      	add	r3, r2
 8001926:	225f      	movs	r2, #95	; 0x5f
 8001928:	701a      	strb	r2, [r3, #0]
	for(uint8_t j = 0; j < 8; j++)
 800192a:	2300      	movs	r3, #0
 800192c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001930:	e018      	b.n	8001964 <get_firmware_version+0x320>
 8001932:	bf00      	nop
 8001934:	0800aa88 	.word	0x0800aa88
 8001938:	0800aa94 	.word	0x0800aa94
		str[i++] = curtime[j];
 800193c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001940:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001944:	1c59      	adds	r1, r3, #1
 8001946:	f887 1027 	strb.w	r1, [r7, #39]	; 0x27
 800194a:	4619      	mov	r1, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	440b      	add	r3, r1
 8001950:	3228      	adds	r2, #40	; 0x28
 8001952:	443a      	add	r2, r7
 8001954:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8001958:	701a      	strb	r2, [r3, #0]
	for(uint8_t j = 0; j < 8; j++)
 800195a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800195e:	3301      	adds	r3, #1
 8001960:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001964:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001968:	2b07      	cmp	r3, #7
 800196a:	d9e7      	bls.n	800193c <get_firmware_version+0x2f8>

	while(*suffix)
 800196c:	e00c      	b.n	8001988 <get_firmware_version+0x344>
		str[i++] = *(suffix++);
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	60ba      	str	r2, [r7, #8]
 8001974:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001978:	1c51      	adds	r1, r2, #1
 800197a:	f887 1027 	strb.w	r1, [r7, #39]	; 0x27
 800197e:	4611      	mov	r1, r2
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	440a      	add	r2, r1
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	7013      	strb	r3, [r2, #0]
	while(*suffix)
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d1ee      	bne.n	800196e <get_firmware_version+0x32a>


	str[i++] = 0;
 8001990:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001994:	1c5a      	adds	r2, r3, #1
 8001996:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 800199a:	461a      	mov	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4413      	add	r3, r2
 80019a0:	2200      	movs	r2, #0
 80019a2:	701a      	strb	r2, [r3, #0]
	return i;
 80019a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	372c      	adds	r7, #44	; 0x2c
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop

080019b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019b4:	480c      	ldr	r0, [pc, #48]	; (80019e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019b6:	490d      	ldr	r1, [pc, #52]	; (80019ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019b8:	4a0d      	ldr	r2, [pc, #52]	; (80019f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019bc:	e002      	b.n	80019c4 <LoopCopyDataInit>

080019be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019c2:	3304      	adds	r3, #4

080019c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c8:	d3f9      	bcc.n	80019be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ca:	4a0a      	ldr	r2, [pc, #40]	; (80019f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019cc:	4c0a      	ldr	r4, [pc, #40]	; (80019f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019d0:	e001      	b.n	80019d6 <LoopFillZerobss>

080019d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d4:	3204      	adds	r2, #4

080019d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d8:	d3fb      	bcc.n	80019d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80019da:	f7ff fcd7 	bl	800138c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019de:	f009 f80d 	bl	800a9fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019e2:	f7fe fd23 	bl	800042c <main>
  bx lr
 80019e6:	4770      	bx	lr
  ldr r0, =_sdata
 80019e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019ec:	20000180 	.word	0x20000180
  ldr r2, =_sidata
 80019f0:	0800ab30 	.word	0x0800ab30
  ldr r2, =_sbss
 80019f4:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 80019f8:	20003a68 	.word	0x20003a68

080019fc <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019fc:	e7fe      	b.n	80019fc <CAN1_RX1_IRQHandler>
	...

08001a00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a04:	4b08      	ldr	r3, [pc, #32]	; (8001a28 <HAL_Init+0x28>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a07      	ldr	r2, [pc, #28]	; (8001a28 <HAL_Init+0x28>)
 8001a0a:	f043 0310 	orr.w	r3, r3, #16
 8001a0e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a10:	2003      	movs	r0, #3
 8001a12:	f000 fe25 	bl	8002660 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a16:	200f      	movs	r0, #15
 8001a18:	f000 f808 	bl	8001a2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a1c:	f7ff fb56 	bl	80010cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40022000 	.word	0x40022000

08001a2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a34:	4b12      	ldr	r3, [pc, #72]	; (8001a80 <HAL_InitTick+0x54>)
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <HAL_InitTick+0x58>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f000 fe3d 	bl	80026ca <HAL_SYSTICK_Config>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e00e      	b.n	8001a78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2b0f      	cmp	r3, #15
 8001a5e:	d80a      	bhi.n	8001a76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a60:	2200      	movs	r2, #0
 8001a62:	6879      	ldr	r1, [r7, #4]
 8001a64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a68:	f000 fe05 	bl	8002676 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a6c:	4a06      	ldr	r2, [pc, #24]	; (8001a88 <HAL_InitTick+0x5c>)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a72:	2300      	movs	r3, #0
 8001a74:	e000      	b.n	8001a78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	20000004 	.word	0x20000004
 8001a84:	2000000c 	.word	0x2000000c
 8001a88:	20000008 	.word	0x20000008

08001a8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a90:	4b05      	ldr	r3, [pc, #20]	; (8001aa8 <HAL_IncTick+0x1c>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	461a      	mov	r2, r3
 8001a96:	4b05      	ldr	r3, [pc, #20]	; (8001aac <HAL_IncTick+0x20>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	4a03      	ldr	r2, [pc, #12]	; (8001aac <HAL_IncTick+0x20>)
 8001a9e:	6013      	str	r3, [r2, #0]
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr
 8001aa8:	2000000c 	.word	0x2000000c
 8001aac:	2000288c 	.word	0x2000288c

08001ab0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ab4:	4b02      	ldr	r3, [pc, #8]	; (8001ac0 <HAL_GetTick+0x10>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bc80      	pop	{r7}
 8001abe:	4770      	bx	lr
 8001ac0:	2000288c 	.word	0x2000288c

08001ac4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001acc:	2300      	movs	r3, #0
 8001ace:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e0be      	b.n	8001c64 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d109      	bne.n	8001b08 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff fb14 	bl	8001130 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f000 fb93 	bl	8002234 <ADC_ConversionStop_Disable>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b16:	f003 0310 	and.w	r3, r3, #16
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	f040 8099 	bne.w	8001c52 <HAL_ADC_Init+0x18e>
 8001b20:	7dfb      	ldrb	r3, [r7, #23]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	f040 8095 	bne.w	8001c52 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b2c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001b30:	f023 0302 	bic.w	r3, r3, #2
 8001b34:	f043 0202 	orr.w	r2, r3, #2
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b44:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	7b1b      	ldrb	r3, [r3, #12]
 8001b4a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001b4c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b5c:	d003      	beq.n	8001b66 <HAL_ADC_Init+0xa2>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d102      	bne.n	8001b6c <HAL_ADC_Init+0xa8>
 8001b66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b6a:	e000      	b.n	8001b6e <HAL_ADC_Init+0xaa>
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	7d1b      	ldrb	r3, [r3, #20]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d119      	bne.n	8001bb0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	7b1b      	ldrb	r3, [r3, #12]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d109      	bne.n	8001b98 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	3b01      	subs	r3, #1
 8001b8a:	035a      	lsls	r2, r3, #13
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b94:	613b      	str	r3, [r7, #16]
 8001b96:	e00b      	b.n	8001bb0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b9c:	f043 0220 	orr.w	r2, r3, #32
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba8:	f043 0201 	orr.w	r2, r3, #1
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689a      	ldr	r2, [r3, #8]
 8001bca:	4b28      	ldr	r3, [pc, #160]	; (8001c6c <HAL_ADC_Init+0x1a8>)
 8001bcc:	4013      	ands	r3, r2
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	6812      	ldr	r2, [r2, #0]
 8001bd2:	68b9      	ldr	r1, [r7, #8]
 8001bd4:	430b      	orrs	r3, r1
 8001bd6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001be0:	d003      	beq.n	8001bea <HAL_ADC_Init+0x126>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d104      	bne.n	8001bf4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	691b      	ldr	r3, [r3, #16]
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	051b      	lsls	r3, r3, #20
 8001bf2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bfa:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	68fa      	ldr	r2, [r7, #12]
 8001c04:	430a      	orrs	r2, r1
 8001c06:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	689a      	ldr	r2, [r3, #8]
 8001c0e:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <HAL_ADC_Init+0x1ac>)
 8001c10:	4013      	ands	r3, r2
 8001c12:	68ba      	ldr	r2, [r7, #8]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d10b      	bne.n	8001c30 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c22:	f023 0303 	bic.w	r3, r3, #3
 8001c26:	f043 0201 	orr.w	r2, r3, #1
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c2e:	e018      	b.n	8001c62 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c34:	f023 0312 	bic.w	r3, r3, #18
 8001c38:	f043 0210 	orr.w	r2, r3, #16
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c44:	f043 0201 	orr.w	r2, r3, #1
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c50:	e007      	b.n	8001c62 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c56:	f043 0210 	orr.w	r2, r3, #16
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c62:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	ffe1f7fd 	.word	0xffe1f7fd
 8001c70:	ff1f0efe 	.word	0xff1f0efe

08001c74 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d101      	bne.n	8001c8e <HAL_ADC_Start_IT+0x1a>
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	e0a0      	b.n	8001dd0 <HAL_ADC_Start_IT+0x15c>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2201      	movs	r2, #1
 8001c92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f000 fa72 	bl	8002180 <ADC_Enable>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001ca0:	7bfb      	ldrb	r3, [r7, #15]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f040 808f 	bne.w	8001dc6 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001cb0:	f023 0301 	bic.w	r3, r3, #1
 8001cb4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a45      	ldr	r2, [pc, #276]	; (8001dd8 <HAL_ADC_Start_IT+0x164>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d105      	bne.n	8001cd2 <HAL_ADC_Start_IT+0x5e>
 8001cc6:	4b45      	ldr	r3, [pc, #276]	; (8001ddc <HAL_ADC_Start_IT+0x168>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d115      	bne.n	8001cfe <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d026      	beq.n	8001d3a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001cf4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cfc:	e01d      	b.n	8001d3a <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d02:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a33      	ldr	r2, [pc, #204]	; (8001ddc <HAL_ADC_Start_IT+0x168>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d004      	beq.n	8001d1e <HAL_ADC_Start_IT+0xaa>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a2f      	ldr	r2, [pc, #188]	; (8001dd8 <HAL_ADC_Start_IT+0x164>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d10d      	bne.n	8001d3a <HAL_ADC_Start_IT+0xc6>
 8001d1e:	4b2f      	ldr	r3, [pc, #188]	; (8001ddc <HAL_ADC_Start_IT+0x168>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d007      	beq.n	8001d3a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d32:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d006      	beq.n	8001d54 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d4a:	f023 0206 	bic.w	r2, r3, #6
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d52:	e002      	b.n	8001d5a <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f06f 0202 	mvn.w	r2, #2
 8001d6a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	685a      	ldr	r2, [r3, #4]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f042 0220 	orr.w	r2, r2, #32
 8001d7a:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001d86:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001d8a:	d113      	bne.n	8001db4 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001d90:	4a11      	ldr	r2, [pc, #68]	; (8001dd8 <HAL_ADC_Start_IT+0x164>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d105      	bne.n	8001da2 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001d96:	4b11      	ldr	r3, [pc, #68]	; (8001ddc <HAL_ADC_Start_IT+0x168>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d108      	bne.n	8001db4 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	689a      	ldr	r2, [r3, #8]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001db0:	609a      	str	r2, [r3, #8]
 8001db2:	e00c      	b.n	8001dce <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689a      	ldr	r2, [r3, #8]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001dc2:	609a      	str	r2, [r3, #8]
 8001dc4:	e003      	b.n	8001dce <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40012800 	.word	0x40012800
 8001ddc:	40012400 	.word	0x40012400

08001de0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	370c      	adds	r7, #12
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f003 0320 	and.w	r3, r3, #32
 8001e0a:	2b20      	cmp	r3, #32
 8001e0c:	d140      	bne.n	8001e90 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d139      	bne.n	8001e90 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e20:	f003 0310 	and.w	r3, r3, #16
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d105      	bne.n	8001e34 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e2c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001e3e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001e42:	d11d      	bne.n	8001e80 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d119      	bne.n	8001e80 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	685a      	ldr	r2, [r3, #4]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f022 0220 	bic.w	r2, r2, #32
 8001e5a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d105      	bne.n	8001e80 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e78:	f043 0201 	orr.w	r2, r3, #1
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f7fe fa35 	bl	80002f0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f06f 0212 	mvn.w	r2, #18
 8001e8e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e9a:	2b80      	cmp	r3, #128	; 0x80
 8001e9c:	d14f      	bne.n	8001f3e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0304 	and.w	r3, r3, #4
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	d148      	bne.n	8001f3e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb0:	f003 0310 	and.w	r3, r3, #16
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d105      	bne.n	8001ec4 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ebc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001ece:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001ed2:	d012      	beq.n	8001efa <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d125      	bne.n	8001f2e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001eec:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001ef0:	d11d      	bne.n	8001f2e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d119      	bne.n	8001f2e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f08:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d105      	bne.n	8001f2e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f26:	f043 0201 	orr.w	r2, r3, #1
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f000 fa6e 	bl	8002410 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f06f 020c 	mvn.w	r2, #12
 8001f3c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f48:	2b40      	cmp	r3, #64	; 0x40
 8001f4a:	d114      	bne.n	8001f76 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d10d      	bne.n	8001f76 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 f809 	bl	8001f7e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f06f 0201 	mvn.w	r2, #1
 8001f74:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001f76:	bf00      	nop
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b083      	sub	sp, #12
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001f86:	bf00      	nop
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bc80      	pop	{r7}
 8001f8e:	4770      	bx	lr

08001f90 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d101      	bne.n	8001fb0 <HAL_ADC_ConfigChannel+0x20>
 8001fac:	2302      	movs	r3, #2
 8001fae:	e0dc      	b.n	800216a <HAL_ADC_ConfigChannel+0x1da>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	2b06      	cmp	r3, #6
 8001fbe:	d81c      	bhi.n	8001ffa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685a      	ldr	r2, [r3, #4]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	4413      	add	r3, r2
 8001fd0:	3b05      	subs	r3, #5
 8001fd2:	221f      	movs	r2, #31
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	4019      	ands	r1, r3
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	6818      	ldr	r0, [r3, #0]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	4413      	add	r3, r2
 8001fea:	3b05      	subs	r3, #5
 8001fec:	fa00 f203 	lsl.w	r2, r0, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	635a      	str	r2, [r3, #52]	; 0x34
 8001ff8:	e03c      	b.n	8002074 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	2b0c      	cmp	r3, #12
 8002000:	d81c      	bhi.n	800203c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685a      	ldr	r2, [r3, #4]
 800200c:	4613      	mov	r3, r2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	4413      	add	r3, r2
 8002012:	3b23      	subs	r3, #35	; 0x23
 8002014:	221f      	movs	r2, #31
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43db      	mvns	r3, r3
 800201c:	4019      	ands	r1, r3
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	6818      	ldr	r0, [r3, #0]
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685a      	ldr	r2, [r3, #4]
 8002026:	4613      	mov	r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	4413      	add	r3, r2
 800202c:	3b23      	subs	r3, #35	; 0x23
 800202e:	fa00 f203 	lsl.w	r2, r0, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	430a      	orrs	r2, r1
 8002038:	631a      	str	r2, [r3, #48]	; 0x30
 800203a:	e01b      	b.n	8002074 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685a      	ldr	r2, [r3, #4]
 8002046:	4613      	mov	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	3b41      	subs	r3, #65	; 0x41
 800204e:	221f      	movs	r2, #31
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	43db      	mvns	r3, r3
 8002056:	4019      	ands	r1, r3
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	6818      	ldr	r0, [r3, #0]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	4613      	mov	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4413      	add	r3, r2
 8002066:	3b41      	subs	r3, #65	; 0x41
 8002068:	fa00 f203 	lsl.w	r2, r0, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	430a      	orrs	r2, r1
 8002072:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2b09      	cmp	r3, #9
 800207a:	d91c      	bls.n	80020b6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68d9      	ldr	r1, [r3, #12]
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	4613      	mov	r3, r2
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	4413      	add	r3, r2
 800208c:	3b1e      	subs	r3, #30
 800208e:	2207      	movs	r2, #7
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43db      	mvns	r3, r3
 8002096:	4019      	ands	r1, r3
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	6898      	ldr	r0, [r3, #8]
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	4613      	mov	r3, r2
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	4413      	add	r3, r2
 80020a6:	3b1e      	subs	r3, #30
 80020a8:	fa00 f203 	lsl.w	r2, r0, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	430a      	orrs	r2, r1
 80020b2:	60da      	str	r2, [r3, #12]
 80020b4:	e019      	b.n	80020ea <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	6919      	ldr	r1, [r3, #16]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	4613      	mov	r3, r2
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	4413      	add	r3, r2
 80020c6:	2207      	movs	r2, #7
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	43db      	mvns	r3, r3
 80020ce:	4019      	ands	r1, r3
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	6898      	ldr	r0, [r3, #8]
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	4613      	mov	r3, r2
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	4413      	add	r3, r2
 80020de:	fa00 f203 	lsl.w	r2, r0, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2b10      	cmp	r3, #16
 80020f0:	d003      	beq.n	80020fa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020f6:	2b11      	cmp	r3, #17
 80020f8:	d132      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a1d      	ldr	r2, [pc, #116]	; (8002174 <HAL_ADC_ConfigChannel+0x1e4>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d125      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d126      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002120:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2b10      	cmp	r3, #16
 8002128:	d11a      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800212a:	4b13      	ldr	r3, [pc, #76]	; (8002178 <HAL_ADC_ConfigChannel+0x1e8>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a13      	ldr	r2, [pc, #76]	; (800217c <HAL_ADC_ConfigChannel+0x1ec>)
 8002130:	fba2 2303 	umull	r2, r3, r2, r3
 8002134:	0c9a      	lsrs	r2, r3, #18
 8002136:	4613      	mov	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002140:	e002      	b.n	8002148 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	3b01      	subs	r3, #1
 8002146:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d1f9      	bne.n	8002142 <HAL_ADC_ConfigChannel+0x1b2>
 800214e:	e007      	b.n	8002160 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002154:	f043 0220 	orr.w	r2, r3, #32
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002168:	7bfb      	ldrb	r3, [r7, #15]
}
 800216a:	4618      	mov	r0, r3
 800216c:	3714      	adds	r7, #20
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr
 8002174:	40012400 	.word	0x40012400
 8002178:	20000004 	.word	0x20000004
 800217c:	431bde83 	.word	0x431bde83

08002180 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002188:	2300      	movs	r3, #0
 800218a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800218c:	2300      	movs	r3, #0
 800218e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	2b01      	cmp	r3, #1
 800219c:	d040      	beq.n	8002220 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689a      	ldr	r2, [r3, #8]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f042 0201 	orr.w	r2, r2, #1
 80021ac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021ae:	4b1f      	ldr	r3, [pc, #124]	; (800222c <ADC_Enable+0xac>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a1f      	ldr	r2, [pc, #124]	; (8002230 <ADC_Enable+0xb0>)
 80021b4:	fba2 2303 	umull	r2, r3, r2, r3
 80021b8:	0c9b      	lsrs	r3, r3, #18
 80021ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021bc:	e002      	b.n	80021c4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	3b01      	subs	r3, #1
 80021c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1f9      	bne.n	80021be <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021ca:	f7ff fc71 	bl	8001ab0 <HAL_GetTick>
 80021ce:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80021d0:	e01f      	b.n	8002212 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021d2:	f7ff fc6d 	bl	8001ab0 <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d918      	bls.n	8002212 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d011      	beq.n	8002212 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f2:	f043 0210 	orr.w	r2, r3, #16
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021fe:	f043 0201 	orr.w	r2, r3, #1
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e007      	b.n	8002222 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	2b01      	cmp	r3, #1
 800221e:	d1d8      	bne.n	80021d2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000004 	.word	0x20000004
 8002230:	431bde83 	.word	0x431bde83

08002234 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800223c:	2300      	movs	r3, #0
 800223e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	2b01      	cmp	r3, #1
 800224c:	d12e      	bne.n	80022ac <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f022 0201 	bic.w	r2, r2, #1
 800225c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800225e:	f7ff fc27 	bl	8001ab0 <HAL_GetTick>
 8002262:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002264:	e01b      	b.n	800229e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002266:	f7ff fc23 	bl	8001ab0 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	2b02      	cmp	r3, #2
 8002272:	d914      	bls.n	800229e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b01      	cmp	r3, #1
 8002280:	d10d      	bne.n	800229e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002286:	f043 0210 	orr.w	r2, r3, #16
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002292:	f043 0201 	orr.w	r2, r3, #1
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e007      	b.n	80022ae <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	f003 0301 	and.w	r3, r3, #1
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d0dc      	beq.n	8002266 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
	...

080022b8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80022b8:	b590      	push	{r4, r7, lr}
 80022ba:	b087      	sub	sp, #28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022c0:	2300      	movs	r3, #0
 80022c2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80022c4:	2300      	movs	r3, #0
 80022c6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d101      	bne.n	80022d6 <HAL_ADCEx_Calibration_Start+0x1e>
 80022d2:	2302      	movs	r3, #2
 80022d4:	e095      	b.n	8002402 <HAL_ADCEx_Calibration_Start+0x14a>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2201      	movs	r2, #1
 80022da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f7ff ffa8 	bl	8002234 <ADC_ConversionStop_Disable>
 80022e4:	4603      	mov	r3, r0
 80022e6:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80022e8:	7dfb      	ldrb	r3, [r7, #23]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	f040 8084 	bne.w	80023f8 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80022f8:	f023 0302 	bic.w	r3, r3, #2
 80022fc:	f043 0202 	orr.w	r2, r3, #2
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002304:	4b41      	ldr	r3, [pc, #260]	; (800240c <HAL_ADCEx_Calibration_Start+0x154>)
 8002306:	681c      	ldr	r4, [r3, #0]
 8002308:	2002      	movs	r0, #2
 800230a:	f002 fd07 	bl	8004d1c <HAL_RCCEx_GetPeriphCLKFreq>
 800230e:	4603      	mov	r3, r0
 8002310:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002314:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002316:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002318:	e002      	b.n	8002320 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	3b01      	subs	r3, #1
 800231e:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1f9      	bne.n	800231a <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7ff ff2a 	bl	8002180 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	689a      	ldr	r2, [r3, #8]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f042 0208 	orr.w	r2, r2, #8
 800233a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800233c:	f7ff fbb8 	bl	8001ab0 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002342:	e01b      	b.n	800237c <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002344:	f7ff fbb4 	bl	8001ab0 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b0a      	cmp	r3, #10
 8002350:	d914      	bls.n	800237c <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f003 0308 	and.w	r3, r3, #8
 800235c:	2b00      	cmp	r3, #0
 800235e:	d00d      	beq.n	800237c <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002364:	f023 0312 	bic.w	r3, r3, #18
 8002368:	f043 0210 	orr.w	r2, r3, #16
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e042      	b.n	8002402 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 0308 	and.w	r3, r3, #8
 8002386:	2b00      	cmp	r3, #0
 8002388:	d1dc      	bne.n	8002344 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689a      	ldr	r2, [r3, #8]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f042 0204 	orr.w	r2, r2, #4
 8002398:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800239a:	f7ff fb89 	bl	8001ab0 <HAL_GetTick>
 800239e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80023a0:	e01b      	b.n	80023da <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80023a2:	f7ff fb85 	bl	8001ab0 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b0a      	cmp	r3, #10
 80023ae:	d914      	bls.n	80023da <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f003 0304 	and.w	r3, r3, #4
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00d      	beq.n	80023da <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c2:	f023 0312 	bic.w	r3, r3, #18
 80023c6:	f043 0210 	orr.w	r2, r3, #16
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2200      	movs	r2, #0
 80023d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e013      	b.n	8002402 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d1dc      	bne.n	80023a2 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ec:	f023 0303 	bic.w	r3, r3, #3
 80023f0:	f043 0201 	orr.w	r2, r3, #1
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002400:	7dfb      	ldrb	r3, [r7, #23]
}
 8002402:	4618      	mov	r0, r3
 8002404:	371c      	adds	r7, #28
 8002406:	46bd      	mov	sp, r7
 8002408:	bd90      	pop	{r4, r7, pc}
 800240a:	bf00      	nop
 800240c:	20000004 	.word	0x20000004

08002410 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	bc80      	pop	{r7}
 8002420:	4770      	bx	lr
	...

08002424 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc: ADC handle
  * @param  multimode: Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b090      	sub	sp, #64	; 0x40
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800242e:	2300      	movs	r3, #0
 8002430:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ADC_HandleTypeDef tmphadcSlave={0};
 8002434:	f107 030c 	add.w	r3, r7, #12
 8002438:	2230      	movs	r2, #48	; 0x30
 800243a:	2100      	movs	r1, #0
 800243c:	4618      	mov	r0, r3
 800243e:	f008 fb01 	bl	800aa44 <memset>
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_MODE(multimode->Mode));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002448:	2b01      	cmp	r3, #1
 800244a:	d101      	bne.n	8002450 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
 800244c:	2302      	movs	r3, #2
 800244e:	e032      	b.n	80024b6 <HAL_ADCEx_MultiModeConfigChannel+0x92>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Set a temporary handle of the ADC slave associated to the ADC master     */
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002458:	4b19      	ldr	r3, [pc, #100]	; (80024c0 <HAL_ADCEx_MultiModeConfigChannel+0x9c>)
 800245a:	60fb      	str	r3, [r7, #12]
  /*  - ADC master and ADC slave DMA configuration                            */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Multimode mode selection                                              */
  /* To optimize code, all multimode settings can be set when both ADCs of    */
  /* the common group are in state: disabled.                                 */
  if ((ADC_IS_ENABLE(hadc) == RESET)                     &&
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	2b01      	cmp	r3, #1
 8002468:	d016      	beq.n	8002498 <HAL_ADCEx_MultiModeConfigChannel+0x74>
      (ADC_IS_ENABLE(&tmphadcSlave) == RESET)            &&
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f003 0301 	and.w	r3, r3, #1
  if ((ADC_IS_ENABLE(hadc) == RESET)                     &&
 8002472:	2b01      	cmp	r3, #1
 8002474:	d010      	beq.n	8002498 <HAL_ADCEx_MultiModeConfigChannel+0x74>
      (IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance))   )
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
      (ADC_IS_ENABLE(&tmphadcSlave) == RESET)            &&
 800247a:	4a12      	ldr	r2, [pc, #72]	; (80024c4 <HAL_ADCEx_MultiModeConfigChannel+0xa0>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d10b      	bne.n	8002498 <HAL_ADCEx_MultiModeConfigChannel+0x74>
  {
    MODIFY_REG(hadc->Instance->CR1,
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f423 2170 	bic.w	r1, r3, #983040	; 0xf0000
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	e008      	b.n	80024aa <HAL_ADCEx_MultiModeConfigChannel+0x86>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800249c:	f043 0220 	orr.w	r2, r3, #32
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	629a      	str	r2, [r3, #40]	; 0x28
    
    tmp_hal_status = HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80024b2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
} 
 80024b6:	4618      	mov	r0, r3
 80024b8:	3740      	adds	r7, #64	; 0x40
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40012800 	.word	0x40012800
 80024c4:	40012400 	.word	0x40012400

080024c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f003 0307 	and.w	r3, r3, #7
 80024d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024d8:	4b0c      	ldr	r3, [pc, #48]	; (800250c <__NVIC_SetPriorityGrouping+0x44>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024de:	68ba      	ldr	r2, [r7, #8]
 80024e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024e4:	4013      	ands	r3, r2
 80024e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024fa:	4a04      	ldr	r2, [pc, #16]	; (800250c <__NVIC_SetPriorityGrouping+0x44>)
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	60d3      	str	r3, [r2, #12]
}
 8002500:	bf00      	nop
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	bc80      	pop	{r7}
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	e000ed00 	.word	0xe000ed00

08002510 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002514:	4b04      	ldr	r3, [pc, #16]	; (8002528 <__NVIC_GetPriorityGrouping+0x18>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	0a1b      	lsrs	r3, r3, #8
 800251a:	f003 0307 	and.w	r3, r3, #7
}
 800251e:	4618      	mov	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253a:	2b00      	cmp	r3, #0
 800253c:	db0b      	blt.n	8002556 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	f003 021f 	and.w	r2, r3, #31
 8002544:	4906      	ldr	r1, [pc, #24]	; (8002560 <__NVIC_EnableIRQ+0x34>)
 8002546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254a:	095b      	lsrs	r3, r3, #5
 800254c:	2001      	movs	r0, #1
 800254e:	fa00 f202 	lsl.w	r2, r0, r2
 8002552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002556:	bf00      	nop
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	e000e100 	.word	0xe000e100

08002564 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	6039      	str	r1, [r7, #0]
 800256e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002574:	2b00      	cmp	r3, #0
 8002576:	db0a      	blt.n	800258e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	b2da      	uxtb	r2, r3
 800257c:	490c      	ldr	r1, [pc, #48]	; (80025b0 <__NVIC_SetPriority+0x4c>)
 800257e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002582:	0112      	lsls	r2, r2, #4
 8002584:	b2d2      	uxtb	r2, r2
 8002586:	440b      	add	r3, r1
 8002588:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800258c:	e00a      	b.n	80025a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	b2da      	uxtb	r2, r3
 8002592:	4908      	ldr	r1, [pc, #32]	; (80025b4 <__NVIC_SetPriority+0x50>)
 8002594:	79fb      	ldrb	r3, [r7, #7]
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	3b04      	subs	r3, #4
 800259c:	0112      	lsls	r2, r2, #4
 800259e:	b2d2      	uxtb	r2, r2
 80025a0:	440b      	add	r3, r1
 80025a2:	761a      	strb	r2, [r3, #24]
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	e000e100 	.word	0xe000e100
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b089      	sub	sp, #36	; 0x24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	f1c3 0307 	rsb	r3, r3, #7
 80025d2:	2b04      	cmp	r3, #4
 80025d4:	bf28      	it	cs
 80025d6:	2304      	movcs	r3, #4
 80025d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	3304      	adds	r3, #4
 80025de:	2b06      	cmp	r3, #6
 80025e0:	d902      	bls.n	80025e8 <NVIC_EncodePriority+0x30>
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	3b03      	subs	r3, #3
 80025e6:	e000      	b.n	80025ea <NVIC_EncodePriority+0x32>
 80025e8:	2300      	movs	r3, #0
 80025ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	43da      	mvns	r2, r3
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	401a      	ands	r2, r3
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002600:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	fa01 f303 	lsl.w	r3, r1, r3
 800260a:	43d9      	mvns	r1, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002610:	4313      	orrs	r3, r2
         );
}
 8002612:	4618      	mov	r0, r3
 8002614:	3724      	adds	r7, #36	; 0x24
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr

0800261c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	3b01      	subs	r3, #1
 8002628:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800262c:	d301      	bcc.n	8002632 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800262e:	2301      	movs	r3, #1
 8002630:	e00f      	b.n	8002652 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002632:	4a0a      	ldr	r2, [pc, #40]	; (800265c <SysTick_Config+0x40>)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	3b01      	subs	r3, #1
 8002638:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800263a:	210f      	movs	r1, #15
 800263c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002640:	f7ff ff90 	bl	8002564 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002644:	4b05      	ldr	r3, [pc, #20]	; (800265c <SysTick_Config+0x40>)
 8002646:	2200      	movs	r2, #0
 8002648:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800264a:	4b04      	ldr	r3, [pc, #16]	; (800265c <SysTick_Config+0x40>)
 800264c:	2207      	movs	r2, #7
 800264e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	e000e010 	.word	0xe000e010

08002660 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f7ff ff2d 	bl	80024c8 <__NVIC_SetPriorityGrouping>
}
 800266e:	bf00      	nop
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002676:	b580      	push	{r7, lr}
 8002678:	b086      	sub	sp, #24
 800267a:	af00      	add	r7, sp, #0
 800267c:	4603      	mov	r3, r0
 800267e:	60b9      	str	r1, [r7, #8]
 8002680:	607a      	str	r2, [r7, #4]
 8002682:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002684:	2300      	movs	r3, #0
 8002686:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002688:	f7ff ff42 	bl	8002510 <__NVIC_GetPriorityGrouping>
 800268c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	68b9      	ldr	r1, [r7, #8]
 8002692:	6978      	ldr	r0, [r7, #20]
 8002694:	f7ff ff90 	bl	80025b8 <NVIC_EncodePriority>
 8002698:	4602      	mov	r2, r0
 800269a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800269e:	4611      	mov	r1, r2
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff ff5f 	bl	8002564 <__NVIC_SetPriority>
}
 80026a6:	bf00      	nop
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}

080026ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b082      	sub	sp, #8
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	4603      	mov	r3, r0
 80026b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff ff35 	bl	800252c <__NVIC_EnableIRQ>
}
 80026c2:	bf00      	nop
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7ff ffa2 	bl	800261c <SysTick_Config>
 80026d8:	4603      	mov	r3, r0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
	...

080026e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b08b      	sub	sp, #44	; 0x2c
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026ee:	2300      	movs	r3, #0
 80026f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80026f2:	2300      	movs	r3, #0
 80026f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026f6:	e169      	b.n	80029cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80026f8:	2201      	movs	r2, #1
 80026fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	69fa      	ldr	r2, [r7, #28]
 8002708:	4013      	ands	r3, r2
 800270a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	429a      	cmp	r2, r3
 8002712:	f040 8158 	bne.w	80029c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	4a9a      	ldr	r2, [pc, #616]	; (8002984 <HAL_GPIO_Init+0x2a0>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d05e      	beq.n	80027de <HAL_GPIO_Init+0xfa>
 8002720:	4a98      	ldr	r2, [pc, #608]	; (8002984 <HAL_GPIO_Init+0x2a0>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d875      	bhi.n	8002812 <HAL_GPIO_Init+0x12e>
 8002726:	4a98      	ldr	r2, [pc, #608]	; (8002988 <HAL_GPIO_Init+0x2a4>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d058      	beq.n	80027de <HAL_GPIO_Init+0xfa>
 800272c:	4a96      	ldr	r2, [pc, #600]	; (8002988 <HAL_GPIO_Init+0x2a4>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d86f      	bhi.n	8002812 <HAL_GPIO_Init+0x12e>
 8002732:	4a96      	ldr	r2, [pc, #600]	; (800298c <HAL_GPIO_Init+0x2a8>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d052      	beq.n	80027de <HAL_GPIO_Init+0xfa>
 8002738:	4a94      	ldr	r2, [pc, #592]	; (800298c <HAL_GPIO_Init+0x2a8>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d869      	bhi.n	8002812 <HAL_GPIO_Init+0x12e>
 800273e:	4a94      	ldr	r2, [pc, #592]	; (8002990 <HAL_GPIO_Init+0x2ac>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d04c      	beq.n	80027de <HAL_GPIO_Init+0xfa>
 8002744:	4a92      	ldr	r2, [pc, #584]	; (8002990 <HAL_GPIO_Init+0x2ac>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d863      	bhi.n	8002812 <HAL_GPIO_Init+0x12e>
 800274a:	4a92      	ldr	r2, [pc, #584]	; (8002994 <HAL_GPIO_Init+0x2b0>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d046      	beq.n	80027de <HAL_GPIO_Init+0xfa>
 8002750:	4a90      	ldr	r2, [pc, #576]	; (8002994 <HAL_GPIO_Init+0x2b0>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d85d      	bhi.n	8002812 <HAL_GPIO_Init+0x12e>
 8002756:	2b12      	cmp	r3, #18
 8002758:	d82a      	bhi.n	80027b0 <HAL_GPIO_Init+0xcc>
 800275a:	2b12      	cmp	r3, #18
 800275c:	d859      	bhi.n	8002812 <HAL_GPIO_Init+0x12e>
 800275e:	a201      	add	r2, pc, #4	; (adr r2, 8002764 <HAL_GPIO_Init+0x80>)
 8002760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002764:	080027df 	.word	0x080027df
 8002768:	080027b9 	.word	0x080027b9
 800276c:	080027cb 	.word	0x080027cb
 8002770:	0800280d 	.word	0x0800280d
 8002774:	08002813 	.word	0x08002813
 8002778:	08002813 	.word	0x08002813
 800277c:	08002813 	.word	0x08002813
 8002780:	08002813 	.word	0x08002813
 8002784:	08002813 	.word	0x08002813
 8002788:	08002813 	.word	0x08002813
 800278c:	08002813 	.word	0x08002813
 8002790:	08002813 	.word	0x08002813
 8002794:	08002813 	.word	0x08002813
 8002798:	08002813 	.word	0x08002813
 800279c:	08002813 	.word	0x08002813
 80027a0:	08002813 	.word	0x08002813
 80027a4:	08002813 	.word	0x08002813
 80027a8:	080027c1 	.word	0x080027c1
 80027ac:	080027d5 	.word	0x080027d5
 80027b0:	4a79      	ldr	r2, [pc, #484]	; (8002998 <HAL_GPIO_Init+0x2b4>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d013      	beq.n	80027de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027b6:	e02c      	b.n	8002812 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	623b      	str	r3, [r7, #32]
          break;
 80027be:	e029      	b.n	8002814 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	3304      	adds	r3, #4
 80027c6:	623b      	str	r3, [r7, #32]
          break;
 80027c8:	e024      	b.n	8002814 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	3308      	adds	r3, #8
 80027d0:	623b      	str	r3, [r7, #32]
          break;
 80027d2:	e01f      	b.n	8002814 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	330c      	adds	r3, #12
 80027da:	623b      	str	r3, [r7, #32]
          break;
 80027dc:	e01a      	b.n	8002814 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d102      	bne.n	80027ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027e6:	2304      	movs	r3, #4
 80027e8:	623b      	str	r3, [r7, #32]
          break;
 80027ea:	e013      	b.n	8002814 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d105      	bne.n	8002800 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027f4:	2308      	movs	r3, #8
 80027f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	69fa      	ldr	r2, [r7, #28]
 80027fc:	611a      	str	r2, [r3, #16]
          break;
 80027fe:	e009      	b.n	8002814 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002800:	2308      	movs	r3, #8
 8002802:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	69fa      	ldr	r2, [r7, #28]
 8002808:	615a      	str	r2, [r3, #20]
          break;
 800280a:	e003      	b.n	8002814 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800280c:	2300      	movs	r3, #0
 800280e:	623b      	str	r3, [r7, #32]
          break;
 8002810:	e000      	b.n	8002814 <HAL_GPIO_Init+0x130>
          break;
 8002812:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	2bff      	cmp	r3, #255	; 0xff
 8002818:	d801      	bhi.n	800281e <HAL_GPIO_Init+0x13a>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	e001      	b.n	8002822 <HAL_GPIO_Init+0x13e>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	3304      	adds	r3, #4
 8002822:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	2bff      	cmp	r3, #255	; 0xff
 8002828:	d802      	bhi.n	8002830 <HAL_GPIO_Init+0x14c>
 800282a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	e002      	b.n	8002836 <HAL_GPIO_Init+0x152>
 8002830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002832:	3b08      	subs	r3, #8
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	210f      	movs	r1, #15
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	fa01 f303 	lsl.w	r3, r1, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	401a      	ands	r2, r3
 8002848:	6a39      	ldr	r1, [r7, #32]
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	fa01 f303 	lsl.w	r3, r1, r3
 8002850:	431a      	orrs	r2, r3
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800285e:	2b00      	cmp	r3, #0
 8002860:	f000 80b1 	beq.w	80029c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002864:	4b4d      	ldr	r3, [pc, #308]	; (800299c <HAL_GPIO_Init+0x2b8>)
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	4a4c      	ldr	r2, [pc, #304]	; (800299c <HAL_GPIO_Init+0x2b8>)
 800286a:	f043 0301 	orr.w	r3, r3, #1
 800286e:	6193      	str	r3, [r2, #24]
 8002870:	4b4a      	ldr	r3, [pc, #296]	; (800299c <HAL_GPIO_Init+0x2b8>)
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	f003 0301 	and.w	r3, r3, #1
 8002878:	60bb      	str	r3, [r7, #8]
 800287a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800287c:	4a48      	ldr	r2, [pc, #288]	; (80029a0 <HAL_GPIO_Init+0x2bc>)
 800287e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002880:	089b      	lsrs	r3, r3, #2
 8002882:	3302      	adds	r3, #2
 8002884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002888:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800288a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288c:	f003 0303 	and.w	r3, r3, #3
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	220f      	movs	r2, #15
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	43db      	mvns	r3, r3
 800289a:	68fa      	ldr	r2, [r7, #12]
 800289c:	4013      	ands	r3, r2
 800289e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	4a40      	ldr	r2, [pc, #256]	; (80029a4 <HAL_GPIO_Init+0x2c0>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d013      	beq.n	80028d0 <HAL_GPIO_Init+0x1ec>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a3f      	ldr	r2, [pc, #252]	; (80029a8 <HAL_GPIO_Init+0x2c4>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d00d      	beq.n	80028cc <HAL_GPIO_Init+0x1e8>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4a3e      	ldr	r2, [pc, #248]	; (80029ac <HAL_GPIO_Init+0x2c8>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d007      	beq.n	80028c8 <HAL_GPIO_Init+0x1e4>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a3d      	ldr	r2, [pc, #244]	; (80029b0 <HAL_GPIO_Init+0x2cc>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d101      	bne.n	80028c4 <HAL_GPIO_Init+0x1e0>
 80028c0:	2303      	movs	r3, #3
 80028c2:	e006      	b.n	80028d2 <HAL_GPIO_Init+0x1ee>
 80028c4:	2304      	movs	r3, #4
 80028c6:	e004      	b.n	80028d2 <HAL_GPIO_Init+0x1ee>
 80028c8:	2302      	movs	r3, #2
 80028ca:	e002      	b.n	80028d2 <HAL_GPIO_Init+0x1ee>
 80028cc:	2301      	movs	r3, #1
 80028ce:	e000      	b.n	80028d2 <HAL_GPIO_Init+0x1ee>
 80028d0:	2300      	movs	r3, #0
 80028d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028d4:	f002 0203 	and.w	r2, r2, #3
 80028d8:	0092      	lsls	r2, r2, #2
 80028da:	4093      	lsls	r3, r2
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	4313      	orrs	r3, r2
 80028e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028e2:	492f      	ldr	r1, [pc, #188]	; (80029a0 <HAL_GPIO_Init+0x2bc>)
 80028e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e6:	089b      	lsrs	r3, r3, #2
 80028e8:	3302      	adds	r3, #2
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d006      	beq.n	800290a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028fc:	4b2d      	ldr	r3, [pc, #180]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	492c      	ldr	r1, [pc, #176]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	4313      	orrs	r3, r2
 8002906:	600b      	str	r3, [r1, #0]
 8002908:	e006      	b.n	8002918 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800290a:	4b2a      	ldr	r3, [pc, #168]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	43db      	mvns	r3, r3
 8002912:	4928      	ldr	r1, [pc, #160]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 8002914:	4013      	ands	r3, r2
 8002916:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d006      	beq.n	8002932 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002924:	4b23      	ldr	r3, [pc, #140]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 8002926:	685a      	ldr	r2, [r3, #4]
 8002928:	4922      	ldr	r1, [pc, #136]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	4313      	orrs	r3, r2
 800292e:	604b      	str	r3, [r1, #4]
 8002930:	e006      	b.n	8002940 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002932:	4b20      	ldr	r3, [pc, #128]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 8002934:	685a      	ldr	r2, [r3, #4]
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	43db      	mvns	r3, r3
 800293a:	491e      	ldr	r1, [pc, #120]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 800293c:	4013      	ands	r3, r2
 800293e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d006      	beq.n	800295a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800294c:	4b19      	ldr	r3, [pc, #100]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 800294e:	689a      	ldr	r2, [r3, #8]
 8002950:	4918      	ldr	r1, [pc, #96]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	4313      	orrs	r3, r2
 8002956:	608b      	str	r3, [r1, #8]
 8002958:	e006      	b.n	8002968 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800295a:	4b16      	ldr	r3, [pc, #88]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	43db      	mvns	r3, r3
 8002962:	4914      	ldr	r1, [pc, #80]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 8002964:	4013      	ands	r3, r2
 8002966:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d021      	beq.n	80029b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002974:	4b0f      	ldr	r3, [pc, #60]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 8002976:	68da      	ldr	r2, [r3, #12]
 8002978:	490e      	ldr	r1, [pc, #56]	; (80029b4 <HAL_GPIO_Init+0x2d0>)
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	4313      	orrs	r3, r2
 800297e:	60cb      	str	r3, [r1, #12]
 8002980:	e021      	b.n	80029c6 <HAL_GPIO_Init+0x2e2>
 8002982:	bf00      	nop
 8002984:	10320000 	.word	0x10320000
 8002988:	10310000 	.word	0x10310000
 800298c:	10220000 	.word	0x10220000
 8002990:	10210000 	.word	0x10210000
 8002994:	10120000 	.word	0x10120000
 8002998:	10110000 	.word	0x10110000
 800299c:	40021000 	.word	0x40021000
 80029a0:	40010000 	.word	0x40010000
 80029a4:	40010800 	.word	0x40010800
 80029a8:	40010c00 	.word	0x40010c00
 80029ac:	40011000 	.word	0x40011000
 80029b0:	40011400 	.word	0x40011400
 80029b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029b8:	4b0b      	ldr	r3, [pc, #44]	; (80029e8 <HAL_GPIO_Init+0x304>)
 80029ba:	68da      	ldr	r2, [r3, #12]
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	43db      	mvns	r3, r3
 80029c0:	4909      	ldr	r1, [pc, #36]	; (80029e8 <HAL_GPIO_Init+0x304>)
 80029c2:	4013      	ands	r3, r2
 80029c4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80029c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c8:	3301      	adds	r3, #1
 80029ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d2:	fa22 f303 	lsr.w	r3, r2, r3
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f47f ae8e 	bne.w	80026f8 <HAL_GPIO_Init+0x14>
  }
}
 80029dc:	bf00      	nop
 80029de:	bf00      	nop
 80029e0:	372c      	adds	r7, #44	; 0x2c
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr
 80029e8:	40010400 	.word	0x40010400

080029ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	460b      	mov	r3, r1
 80029f6:	807b      	strh	r3, [r7, #2]
 80029f8:	4613      	mov	r3, r2
 80029fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029fc:	787b      	ldrb	r3, [r7, #1]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d003      	beq.n	8002a0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a02:	887a      	ldrh	r2, [r7, #2]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a08:	e003      	b.n	8002a12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a0a:	887b      	ldrh	r3, [r7, #2]
 8002a0c:	041a      	lsls	r2, r3, #16
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	611a      	str	r2, [r3, #16]
}
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr

08002a1c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a1e:	b08b      	sub	sp, #44	; 0x2c
 8002a20:	af06      	add	r7, sp, #24
 8002a22:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e0fd      	b.n	8002c2a <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d106      	bne.n	8002a48 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f007 fd30 	bl	800a4a8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2203      	movs	r2, #3
 8002a4c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f003 f9f9 	bl	8005e4c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	603b      	str	r3, [r7, #0]
 8002a60:	687e      	ldr	r6, [r7, #4]
 8002a62:	466d      	mov	r5, sp
 8002a64:	f106 0410 	add.w	r4, r6, #16
 8002a68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a6c:	6823      	ldr	r3, [r4, #0]
 8002a6e:	602b      	str	r3, [r5, #0]
 8002a70:	1d33      	adds	r3, r6, #4
 8002a72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a74:	6838      	ldr	r0, [r7, #0]
 8002a76:	f003 f9c3 	bl	8005e00 <USB_CoreInit>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d005      	beq.n	8002a8c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2202      	movs	r2, #2
 8002a84:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e0ce      	b.n	8002c2a <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2100      	movs	r1, #0
 8002a92:	4618      	mov	r0, r3
 8002a94:	f003 f9f4 	bl	8005e80 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a98:	2300      	movs	r3, #0
 8002a9a:	73fb      	strb	r3, [r7, #15]
 8002a9c:	e04c      	b.n	8002b38 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002a9e:	7bfb      	ldrb	r3, [r7, #15]
 8002aa0:	6879      	ldr	r1, [r7, #4]
 8002aa2:	1c5a      	adds	r2, r3, #1
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	4413      	add	r3, r2
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	440b      	add	r3, r1
 8002aae:	3301      	adds	r3, #1
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002ab4:	7bfb      	ldrb	r3, [r7, #15]
 8002ab6:	6879      	ldr	r1, [r7, #4]
 8002ab8:	1c5a      	adds	r2, r3, #1
 8002aba:	4613      	mov	r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	4413      	add	r3, r2
 8002ac0:	00db      	lsls	r3, r3, #3
 8002ac2:	440b      	add	r3, r1
 8002ac4:	7bfa      	ldrb	r2, [r7, #15]
 8002ac6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002ac8:	7bfa      	ldrb	r2, [r7, #15]
 8002aca:	7bfb      	ldrb	r3, [r7, #15]
 8002acc:	b298      	uxth	r0, r3
 8002ace:	6879      	ldr	r1, [r7, #4]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	4413      	add	r3, r2
 8002ad6:	00db      	lsls	r3, r3, #3
 8002ad8:	440b      	add	r3, r1
 8002ada:	3336      	adds	r3, #54	; 0x36
 8002adc:	4602      	mov	r2, r0
 8002ade:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ae0:	7bfb      	ldrb	r3, [r7, #15]
 8002ae2:	6879      	ldr	r1, [r7, #4]
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4413      	add	r3, r2
 8002aec:	00db      	lsls	r3, r3, #3
 8002aee:	440b      	add	r3, r1
 8002af0:	3303      	adds	r3, #3
 8002af2:	2200      	movs	r2, #0
 8002af4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002af6:	7bfa      	ldrb	r2, [r7, #15]
 8002af8:	6879      	ldr	r1, [r7, #4]
 8002afa:	4613      	mov	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	4413      	add	r3, r2
 8002b00:	00db      	lsls	r3, r3, #3
 8002b02:	440b      	add	r3, r1
 8002b04:	3338      	adds	r3, #56	; 0x38
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002b0a:	7bfa      	ldrb	r2, [r7, #15]
 8002b0c:	6879      	ldr	r1, [r7, #4]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	4413      	add	r3, r2
 8002b14:	00db      	lsls	r3, r3, #3
 8002b16:	440b      	add	r3, r1
 8002b18:	333c      	adds	r3, #60	; 0x3c
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b1e:	7bfa      	ldrb	r2, [r7, #15]
 8002b20:	6879      	ldr	r1, [r7, #4]
 8002b22:	4613      	mov	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	440b      	add	r3, r1
 8002b2c:	3340      	adds	r3, #64	; 0x40
 8002b2e:	2200      	movs	r2, #0
 8002b30:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
 8002b34:	3301      	adds	r3, #1
 8002b36:	73fb      	strb	r3, [r7, #15]
 8002b38:	7bfa      	ldrb	r2, [r7, #15]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d3ad      	bcc.n	8002a9e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b42:	2300      	movs	r3, #0
 8002b44:	73fb      	strb	r3, [r7, #15]
 8002b46:	e044      	b.n	8002bd2 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b48:	7bfa      	ldrb	r2, [r7, #15]
 8002b4a:	6879      	ldr	r1, [r7, #4]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	4413      	add	r3, r2
 8002b52:	00db      	lsls	r3, r3, #3
 8002b54:	440b      	add	r3, r1
 8002b56:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b5e:	7bfa      	ldrb	r2, [r7, #15]
 8002b60:	6879      	ldr	r1, [r7, #4]
 8002b62:	4613      	mov	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	440b      	add	r3, r1
 8002b6c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002b70:	7bfa      	ldrb	r2, [r7, #15]
 8002b72:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b74:	7bfa      	ldrb	r2, [r7, #15]
 8002b76:	6879      	ldr	r1, [r7, #4]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	00db      	lsls	r3, r3, #3
 8002b80:	440b      	add	r3, r1
 8002b82:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002b86:	2200      	movs	r2, #0
 8002b88:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002b8a:	7bfa      	ldrb	r2, [r7, #15]
 8002b8c:	6879      	ldr	r1, [r7, #4]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	4413      	add	r3, r2
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	440b      	add	r3, r1
 8002b98:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002ba0:	7bfa      	ldrb	r2, [r7, #15]
 8002ba2:	6879      	ldr	r1, [r7, #4]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	440b      	add	r3, r1
 8002bae:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002bb6:	7bfa      	ldrb	r2, [r7, #15]
 8002bb8:	6879      	ldr	r1, [r7, #4]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	4413      	add	r3, r2
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	440b      	add	r3, r1
 8002bc4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002bc8:	2200      	movs	r2, #0
 8002bca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
 8002bce:	3301      	adds	r3, #1
 8002bd0:	73fb      	strb	r3, [r7, #15]
 8002bd2:	7bfa      	ldrb	r2, [r7, #15]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d3b5      	bcc.n	8002b48 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	603b      	str	r3, [r7, #0]
 8002be2:	687e      	ldr	r6, [r7, #4]
 8002be4:	466d      	mov	r5, sp
 8002be6:	f106 0410 	add.w	r4, r6, #16
 8002bea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bee:	6823      	ldr	r3, [r4, #0]
 8002bf0:	602b      	str	r3, [r5, #0]
 8002bf2:	1d33      	adds	r3, r6, #4
 8002bf4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bf6:	6838      	ldr	r0, [r7, #0]
 8002bf8:	f003 f94e 	bl	8005e98 <USB_DevInit>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d005      	beq.n	8002c0e <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2202      	movs	r2, #2
 8002c06:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e00d      	b.n	8002c2a <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f005 fe00 	bl	8008828 <USB_DevDisconnect>

  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3714      	adds	r7, #20
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c32 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b082      	sub	sp, #8
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d101      	bne.n	8002c48 <HAL_PCD_Start+0x16>
 8002c44:	2302      	movs	r3, #2
 8002c46:	e016      	b.n	8002c76 <HAL_PCD_Start+0x44>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4618      	mov	r0, r3
 8002c56:	f003 f8e3 	bl	8005e20 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f007 fe96 	bl	800a98e <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f005 fdd4 	bl	8008814 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b088      	sub	sp, #32
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f005 fdd6 	bl	800883c <USB_ReadInterrupts>
 8002c90:	4603      	mov	r3, r0
 8002c92:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c9a:	d102      	bne.n	8002ca2 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 fb5f 	bl	8003360 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f005 fdc8 	bl	800883c <USB_ReadInterrupts>
 8002cac:	4603      	mov	r3, r0
 8002cae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cb6:	d112      	bne.n	8002cde <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cca:	b292      	uxth	r2, r2
 8002ccc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f007 fc64 	bl	800a59e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002cd6:	2100      	movs	r1, #0
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f000 f923 	bl	8002f24 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f005 fdaa 	bl	800883c <USB_ReadInterrupts>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002cf2:	d10b      	bne.n	8002d0c <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d06:	b292      	uxth	r2, r2
 8002d08:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4618      	mov	r0, r3
 8002d12:	f005 fd93 	bl	800883c <USB_ReadInterrupts>
 8002d16:	4603      	mov	r3, r0
 8002d18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d20:	d10b      	bne.n	8002d3a <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d34:	b292      	uxth	r2, r2
 8002d36:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f005 fd7c 	bl	800883c <USB_ReadInterrupts>
 8002d44:	4603      	mov	r3, r0
 8002d46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d4e:	d126      	bne.n	8002d9e <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 0204 	bic.w	r2, r2, #4
 8002d62:	b292      	uxth	r2, r2
 8002d64:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002d70:	b29a      	uxth	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f022 0208 	bic.w	r2, r2, #8
 8002d7a:	b292      	uxth	r2, r2
 8002d7c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f007 fc45 	bl	800a610 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d98:	b292      	uxth	r2, r2
 8002d9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f005 fd4a 	bl	800883c <USB_ReadInterrupts>
 8002da8:	4603      	mov	r3, r0
 8002daa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002db2:	f040 8082 	bne.w	8002eba <HAL_PCD_IRQHandler+0x23c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8002db6:	2300      	movs	r3, #0
 8002db8:	77fb      	strb	r3, [r7, #31]
 8002dba:	e010      	b.n	8002dde <HAL_PCD_IRQHandler+0x160>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	7ffb      	ldrb	r3, [r7, #31]
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	441a      	add	r2, r3
 8002dc8:	7ffb      	ldrb	r3, [r7, #31]
 8002dca:	8812      	ldrh	r2, [r2, #0]
 8002dcc:	b292      	uxth	r2, r2
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	3320      	adds	r3, #32
 8002dd2:	443b      	add	r3, r7
 8002dd4:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8002dd8:	7ffb      	ldrb	r3, [r7, #31]
 8002dda:	3301      	adds	r3, #1
 8002ddc:	77fb      	strb	r3, [r7, #31]
 8002dde:	7ffb      	ldrb	r3, [r7, #31]
 8002de0:	2b07      	cmp	r3, #7
 8002de2:	d9eb      	bls.n	8002dbc <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f042 0201 	orr.w	r2, r2, #1
 8002df6:	b292      	uxth	r2, r2
 8002df8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0201 	bic.w	r2, r2, #1
 8002e0e:	b292      	uxth	r2, r2
 8002e10:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002e14:	bf00      	nop
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d0f6      	beq.n	8002e16 <HAL_PCD_IRQHandler+0x198>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e3a:	b292      	uxth	r2, r2
 8002e3c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8002e40:	2300      	movs	r3, #0
 8002e42:	77fb      	strb	r3, [r7, #31]
 8002e44:	e00f      	b.n	8002e66 <HAL_PCD_IRQHandler+0x1e8>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002e46:	7ffb      	ldrb	r3, [r7, #31]
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	6812      	ldr	r2, [r2, #0]
 8002e4c:	4611      	mov	r1, r2
 8002e4e:	7ffa      	ldrb	r2, [r7, #31]
 8002e50:	0092      	lsls	r2, r2, #2
 8002e52:	440a      	add	r2, r1
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	3320      	adds	r3, #32
 8002e58:	443b      	add	r3, r7
 8002e5a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8002e5e:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8002e60:	7ffb      	ldrb	r3, [r7, #31]
 8002e62:	3301      	adds	r3, #1
 8002e64:	77fb      	strb	r3, [r7, #31]
 8002e66:	7ffb      	ldrb	r3, [r7, #31]
 8002e68:	2b07      	cmp	r3, #7
 8002e6a:	d9ec      	bls.n	8002e46 <HAL_PCD_IRQHandler+0x1c8>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f042 0208 	orr.w	r2, r2, #8
 8002e7e:	b292      	uxth	r2, r2
 8002e80:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e96:	b292      	uxth	r2, r2
 8002e98:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002ea4:	b29a      	uxth	r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f042 0204 	orr.w	r2, r2, #4
 8002eae:	b292      	uxth	r2, r2
 8002eb0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f007 fb91 	bl	800a5dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f005 fcbc 	bl	800883c <USB_ReadInterrupts>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ece:	d10e      	bne.n	8002eee <HAL_PCD_IRQHandler+0x270>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ee2:	b292      	uxth	r2, r2
 8002ee4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f007 fb4a 	bl	800a582 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f005 fca2 	bl	800883c <USB_ReadInterrupts>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002efe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f02:	d10b      	bne.n	8002f1c <HAL_PCD_IRQHandler+0x29e>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f0c:	b29a      	uxth	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f16:	b292      	uxth	r2, r2
 8002f18:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002f1c:	bf00      	nop
 8002f1e:	3720      	adds	r7, #32
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d101      	bne.n	8002f3e <HAL_PCD_SetAddress+0x1a>
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	e013      	b.n	8002f66 <HAL_PCD_SetAddress+0x42>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	78fa      	ldrb	r2, [r7, #3]
 8002f4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	78fa      	ldrb	r2, [r7, #3]
 8002f54:	4611      	mov	r1, r2
 8002f56:	4618      	mov	r0, r3
 8002f58:	f005 fc49 	bl	80087ee <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b084      	sub	sp, #16
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
 8002f76:	4608      	mov	r0, r1
 8002f78:	4611      	mov	r1, r2
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	70fb      	strb	r3, [r7, #3]
 8002f80:	460b      	mov	r3, r1
 8002f82:	803b      	strh	r3, [r7, #0]
 8002f84:	4613      	mov	r3, r2
 8002f86:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	da0e      	bge.n	8002fb2 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f94:	78fb      	ldrb	r3, [r7, #3]
 8002f96:	f003 0307 	and.w	r3, r3, #7
 8002f9a:	1c5a      	adds	r2, r3, #1
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	4413      	add	r3, r2
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2201      	movs	r2, #1
 8002fae:	705a      	strb	r2, [r3, #1]
 8002fb0:	e00e      	b.n	8002fd0 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fb2:	78fb      	ldrb	r3, [r7, #3]
 8002fb4:	f003 0207 	and.w	r2, r3, #7
 8002fb8:	4613      	mov	r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	4413      	add	r3, r2
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002fd0:	78fb      	ldrb	r3, [r7, #3]
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002fdc:	883a      	ldrh	r2, [r7, #0]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	78ba      	ldrb	r2, [r7, #2]
 8002fe6:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	785b      	ldrb	r3, [r3, #1]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d004      	beq.n	8002ffa <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002ffa:	78bb      	ldrb	r3, [r7, #2]
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d102      	bne.n	8003006 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2200      	movs	r2, #0
 8003004:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_PCD_EP_Open+0xa6>
 8003010:	2302      	movs	r3, #2
 8003012:	e00e      	b.n	8003032 <HAL_PCD_EP_Open+0xc4>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68f9      	ldr	r1, [r7, #12]
 8003022:	4618      	mov	r0, r3
 8003024:	f002 ff58 	bl	8005ed8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8003030:	7afb      	ldrb	r3, [r7, #11]
}
 8003032:	4618      	mov	r0, r3
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b084      	sub	sp, #16
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	460b      	mov	r3, r1
 8003044:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003046:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800304a:	2b00      	cmp	r3, #0
 800304c:	da0e      	bge.n	800306c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800304e:	78fb      	ldrb	r3, [r7, #3]
 8003050:	f003 0307 	and.w	r3, r3, #7
 8003054:	1c5a      	adds	r2, r3, #1
 8003056:	4613      	mov	r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	4413      	add	r3, r2
 800305c:	00db      	lsls	r3, r3, #3
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	4413      	add	r3, r2
 8003062:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2201      	movs	r2, #1
 8003068:	705a      	strb	r2, [r3, #1]
 800306a:	e00e      	b.n	800308a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800306c:	78fb      	ldrb	r3, [r7, #3]
 800306e:	f003 0207 	and.w	r2, r3, #7
 8003072:	4613      	mov	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4413      	add	r3, r2
 8003078:	00db      	lsls	r3, r3, #3
 800307a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	4413      	add	r3, r2
 8003082:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800308a:	78fb      	ldrb	r3, [r7, #3]
 800308c:	f003 0307 	and.w	r3, r3, #7
 8003090:	b2da      	uxtb	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_PCD_EP_Close+0x6a>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e00e      	b.n	80030c2 <HAL_PCD_EP_Close+0x88>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68f9      	ldr	r1, [r7, #12]
 80030b2:	4618      	mov	r0, r3
 80030b4:	f003 fa7a 	bl	80065ac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b086      	sub	sp, #24
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	60f8      	str	r0, [r7, #12]
 80030d2:	607a      	str	r2, [r7, #4]
 80030d4:	603b      	str	r3, [r7, #0]
 80030d6:	460b      	mov	r3, r1
 80030d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030da:	7afb      	ldrb	r3, [r7, #11]
 80030dc:	f003 0207 	and.w	r2, r3, #7
 80030e0:	4613      	mov	r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4413      	add	r3, r2
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	4413      	add	r3, r2
 80030f0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	2200      	movs	r2, #0
 8003102:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	2200      	movs	r2, #0
 8003108:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800310a:	7afb      	ldrb	r3, [r7, #11]
 800310c:	f003 0307 	and.w	r3, r3, #7
 8003110:	b2da      	uxtb	r2, r3
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003116:	7afb      	ldrb	r3, [r7, #11]
 8003118:	f003 0307 	and.w	r3, r3, #7
 800311c:	2b00      	cmp	r3, #0
 800311e:	d106      	bne.n	800312e <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6979      	ldr	r1, [r7, #20]
 8003126:	4618      	mov	r0, r3
 8003128:	f003 fc2c 	bl	8006984 <USB_EPStartXfer>
 800312c:	e005      	b.n	800313a <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6979      	ldr	r1, [r7, #20]
 8003134:	4618      	mov	r0, r3
 8003136:	f003 fc25 	bl	8006984 <USB_EPStartXfer>
  }

  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3718      	adds	r7, #24
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	460b      	mov	r3, r1
 800314e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003150:	78fb      	ldrb	r3, [r7, #3]
 8003152:	f003 0207 	and.w	r2, r3, #7
 8003156:	6879      	ldr	r1, [r7, #4]
 8003158:	4613      	mov	r3, r2
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	4413      	add	r3, r2
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	440b      	add	r3, r1
 8003162:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8003166:	681b      	ldr	r3, [r3, #0]
}
 8003168:	4618      	mov	r0, r3
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	bc80      	pop	{r7}
 8003170:	4770      	bx	lr

08003172 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003172:	b580      	push	{r7, lr}
 8003174:	b086      	sub	sp, #24
 8003176:	af00      	add	r7, sp, #0
 8003178:	60f8      	str	r0, [r7, #12]
 800317a:	607a      	str	r2, [r7, #4]
 800317c:	603b      	str	r3, [r7, #0]
 800317e:	460b      	mov	r3, r1
 8003180:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003182:	7afb      	ldrb	r3, [r7, #11]
 8003184:	f003 0307 	and.w	r3, r3, #7
 8003188:	1c5a      	adds	r2, r3, #1
 800318a:	4613      	mov	r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	4413      	add	r3, r2
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	4413      	add	r3, r2
 8003196:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	683a      	ldr	r2, [r7, #0]
 80031a2:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	683a      	ldr	r2, [r7, #0]
 80031b0:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2200      	movs	r2, #0
 80031b6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	2201      	movs	r2, #1
 80031bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031be:	7afb      	ldrb	r3, [r7, #11]
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	b2da      	uxtb	r2, r3
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80031ca:	7afb      	ldrb	r3, [r7, #11]
 80031cc:	f003 0307 	and.w	r3, r3, #7
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d106      	bne.n	80031e2 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	6979      	ldr	r1, [r7, #20]
 80031da:	4618      	mov	r0, r3
 80031dc:	f003 fbd2 	bl	8006984 <USB_EPStartXfer>
 80031e0:	e005      	b.n	80031ee <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	6979      	ldr	r1, [r7, #20]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f003 fbcb 	bl	8006984 <USB_EPStartXfer>
  }

  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	460b      	mov	r3, r1
 8003202:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003204:	78fb      	ldrb	r3, [r7, #3]
 8003206:	f003 0207 	and.w	r2, r3, #7
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	429a      	cmp	r2, r3
 8003210:	d901      	bls.n	8003216 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e04c      	b.n	80032b0 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003216:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800321a:	2b00      	cmp	r3, #0
 800321c:	da0e      	bge.n	800323c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800321e:	78fb      	ldrb	r3, [r7, #3]
 8003220:	f003 0307 	and.w	r3, r3, #7
 8003224:	1c5a      	adds	r2, r3, #1
 8003226:	4613      	mov	r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	4413      	add	r3, r2
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	4413      	add	r3, r2
 8003232:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2201      	movs	r2, #1
 8003238:	705a      	strb	r2, [r3, #1]
 800323a:	e00c      	b.n	8003256 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800323c:	78fa      	ldrb	r2, [r7, #3]
 800323e:	4613      	mov	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4413      	add	r3, r2
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	4413      	add	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2201      	movs	r2, #1
 800325a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800325c:	78fb      	ldrb	r3, [r7, #3]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	b2da      	uxtb	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800326e:	2b01      	cmp	r3, #1
 8003270:	d101      	bne.n	8003276 <HAL_PCD_EP_SetStall+0x7e>
 8003272:	2302      	movs	r3, #2
 8003274:	e01c      	b.n	80032b0 <HAL_PCD_EP_SetStall+0xb8>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68f9      	ldr	r1, [r7, #12]
 8003284:	4618      	mov	r0, r3
 8003286:	f005 f9b5 	bl	80085f4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800328a:	78fb      	ldrb	r3, [r7, #3]
 800328c:	f003 0307 	and.w	r3, r3, #7
 8003290:	2b00      	cmp	r3, #0
 8003292:	d108      	bne.n	80032a6 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800329e:	4619      	mov	r1, r3
 80032a0:	4610      	mov	r0, r2
 80032a2:	f005 fada 	bl	800885a <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80032ae:	2300      	movs	r3, #0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3710      	adds	r7, #16
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	460b      	mov	r3, r1
 80032c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80032c4:	78fb      	ldrb	r3, [r7, #3]
 80032c6:	f003 020f 	and.w	r2, r3, #15
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d901      	bls.n	80032d6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e040      	b.n	8003358 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	da0e      	bge.n	80032fc <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032de:	78fb      	ldrb	r3, [r7, #3]
 80032e0:	f003 0307 	and.w	r3, r3, #7
 80032e4:	1c5a      	adds	r2, r3, #1
 80032e6:	4613      	mov	r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4413      	add	r3, r2
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	4413      	add	r3, r2
 80032f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2201      	movs	r2, #1
 80032f8:	705a      	strb	r2, [r3, #1]
 80032fa:	e00e      	b.n	800331a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032fc:	78fb      	ldrb	r3, [r7, #3]
 80032fe:	f003 0207 	and.w	r2, r3, #7
 8003302:	4613      	mov	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	4413      	add	r3, r2
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	4413      	add	r3, r2
 8003312:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003320:	78fb      	ldrb	r3, [r7, #3]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	b2da      	uxtb	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003332:	2b01      	cmp	r3, #1
 8003334:	d101      	bne.n	800333a <HAL_PCD_EP_ClrStall+0x82>
 8003336:	2302      	movs	r3, #2
 8003338:	e00e      	b.n	8003358 <HAL_PCD_EP_ClrStall+0xa0>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	68f9      	ldr	r1, [r7, #12]
 8003348:	4618      	mov	r0, r3
 800334a:	f005 f9a3 	bl	8008694 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b08e      	sub	sp, #56	; 0x38
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003368:	e2ec      	b.n	8003944 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003372:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003374:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003376:	b2db      	uxtb	r3, r3
 8003378:	f003 030f 	and.w	r3, r3, #15
 800337c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8003380:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003384:	2b00      	cmp	r3, #0
 8003386:	f040 8161 	bne.w	800364c <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800338a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800338c:	f003 0310 	and.w	r3, r3, #16
 8003390:	2b00      	cmp	r3, #0
 8003392:	d152      	bne.n	800343a <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	b29b      	uxth	r3, r3
 800339c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80033a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033a4:	81fb      	strh	r3, [r7, #14]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	89fb      	ldrh	r3, [r7, #14]
 80033ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	3328      	adds	r3, #40	; 0x28
 80033bc:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	461a      	mov	r2, r3
 80033ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	00db      	lsls	r3, r3, #3
 80033d0:	4413      	add	r3, r2
 80033d2:	3302      	adds	r3, #2
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	6812      	ldr	r2, [r2, #0]
 80033da:	4413      	add	r3, r2
 80033dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80033e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80033ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ec:	695a      	ldr	r2, [r3, #20]
 80033ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	441a      	add	r2, r3
 80033f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f6:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80033f8:	2100      	movs	r1, #0
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f007 f8a7 	bl	800a54e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 829b 	beq.w	8003944 <PCD_EP_ISR_Handler+0x5e4>
 800340e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	2b00      	cmp	r3, #0
 8003414:	f040 8296 	bne.w	8003944 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800341e:	b2db      	uxtb	r3, r3
 8003420:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003424:	b2da      	uxtb	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	b292      	uxth	r2, r2
 800342c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003438:	e284      	b.n	8003944 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003440:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	881b      	ldrh	r3, [r3, #0]
 8003448:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800344a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800344c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003450:	2b00      	cmp	r3, #0
 8003452:	d034      	beq.n	80034be <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800345c:	b29b      	uxth	r3, r3
 800345e:	461a      	mov	r2, r3
 8003460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	00db      	lsls	r3, r3, #3
 8003466:	4413      	add	r3, r2
 8003468:	3306      	adds	r3, #6
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	6812      	ldr	r2, [r2, #0]
 8003470:	4413      	add	r3, r2
 8003472:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003476:	881b      	ldrh	r3, [r3, #0]
 8003478:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800347c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6818      	ldr	r0, [r3, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800348a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800348e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003490:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003492:	b29b      	uxth	r3, r3
 8003494:	f005 fa31 	bl	80088fa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	881b      	ldrh	r3, [r3, #0]
 800349e:	b29a      	uxth	r2, r3
 80034a0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80034a4:	4013      	ands	r3, r2
 80034a6:	823b      	strh	r3, [r7, #16]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	8a3a      	ldrh	r2, [r7, #16]
 80034ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034b2:	b292      	uxth	r2, r2
 80034b4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f007 f81c 	bl	800a4f4 <HAL_PCD_SetupStageCallback>
 80034bc:	e242      	b.n	8003944 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80034be:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f280 823e 	bge.w	8003944 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	881b      	ldrh	r3, [r3, #0]
 80034ce:	b29a      	uxth	r2, r3
 80034d0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80034d4:	4013      	ands	r3, r2
 80034d6:	83bb      	strh	r3, [r7, #28]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	8bba      	ldrh	r2, [r7, #28]
 80034de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034e2:	b292      	uxth	r2, r2
 80034e4:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	461a      	mov	r2, r3
 80034f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	4413      	add	r3, r2
 80034fa:	3306      	adds	r3, #6
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	6812      	ldr	r2, [r2, #0]
 8003502:	4413      	add	r3, r2
 8003504:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003508:	881b      	ldrh	r3, [r3, #0]
 800350a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800350e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003510:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d019      	beq.n	800354e <PCD_EP_ISR_Handler+0x1ee>
 800351a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d015      	beq.n	800354e <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6818      	ldr	r0, [r3, #0]
 8003526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003528:	6959      	ldr	r1, [r3, #20]
 800352a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800352e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003530:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003532:	b29b      	uxth	r3, r3
 8003534:	f005 f9e1 	bl	80088fa <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353a:	695a      	ldr	r2, [r3, #20]
 800353c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353e:	69db      	ldr	r3, [r3, #28]
 8003540:	441a      	add	r2, r3
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003546:	2100      	movs	r1, #0
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f006 ffe5 	bl	800a518 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	881b      	ldrh	r3, [r3, #0]
 8003554:	b29b      	uxth	r3, r3
 8003556:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800355a:	2b00      	cmp	r3, #0
 800355c:	f040 81f2 	bne.w	8003944 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	61bb      	str	r3, [r7, #24]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800356e:	b29b      	uxth	r3, r3
 8003570:	461a      	mov	r2, r3
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	4413      	add	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800357e:	617b      	str	r3, [r7, #20]
 8003580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d112      	bne.n	80035ae <PCD_EP_ISR_Handler+0x24e>
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	881b      	ldrh	r3, [r3, #0]
 800358c:	b29b      	uxth	r3, r3
 800358e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003592:	b29a      	uxth	r2, r3
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	801a      	strh	r2, [r3, #0]
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	881b      	ldrh	r3, [r3, #0]
 800359c:	b29b      	uxth	r3, r3
 800359e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	801a      	strh	r2, [r3, #0]
 80035ac:	e02f      	b.n	800360e <PCD_EP_ISR_Handler+0x2ae>
 80035ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b0:	691b      	ldr	r3, [r3, #16]
 80035b2:	2b3e      	cmp	r3, #62	; 0x3e
 80035b4:	d813      	bhi.n	80035de <PCD_EP_ISR_Handler+0x27e>
 80035b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	085b      	lsrs	r3, r3, #1
 80035bc:	633b      	str	r3, [r7, #48]	; 0x30
 80035be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d002      	beq.n	80035d0 <PCD_EP_ISR_Handler+0x270>
 80035ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035cc:	3301      	adds	r3, #1
 80035ce:	633b      	str	r3, [r7, #48]	; 0x30
 80035d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	029b      	lsls	r3, r3, #10
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	801a      	strh	r2, [r3, #0]
 80035dc:	e017      	b.n	800360e <PCD_EP_ISR_Handler+0x2ae>
 80035de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	095b      	lsrs	r3, r3, #5
 80035e4:	633b      	str	r3, [r7, #48]	; 0x30
 80035e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	f003 031f 	and.w	r3, r3, #31
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d102      	bne.n	80035f8 <PCD_EP_ISR_Handler+0x298>
 80035f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f4:	3b01      	subs	r3, #1
 80035f6:	633b      	str	r3, [r7, #48]	; 0x30
 80035f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	029b      	lsls	r3, r3, #10
 80035fe:	b29b      	uxth	r3, r3
 8003600:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003604:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003608:	b29a      	uxth	r2, r3
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	881b      	ldrh	r3, [r3, #0]
 8003614:	b29b      	uxth	r3, r3
 8003616:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800361a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800361e:	827b      	strh	r3, [r7, #18]
 8003620:	8a7b      	ldrh	r3, [r7, #18]
 8003622:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003626:	827b      	strh	r3, [r7, #18]
 8003628:	8a7b      	ldrh	r3, [r7, #18]
 800362a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800362e:	827b      	strh	r3, [r7, #18]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	8a7b      	ldrh	r3, [r7, #18]
 8003636:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800363a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800363e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003642:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003646:	b29b      	uxth	r3, r3
 8003648:	8013      	strh	r3, [r2, #0]
 800364a:	e17b      	b.n	8003944 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	461a      	mov	r2, r3
 8003652:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	4413      	add	r3, r2
 800365a:	881b      	ldrh	r3, [r3, #0]
 800365c:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800365e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003662:	2b00      	cmp	r3, #0
 8003664:	f280 80ea 	bge.w	800383c <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	461a      	mov	r2, r3
 800366e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	881b      	ldrh	r3, [r3, #0]
 8003678:	b29a      	uxth	r2, r3
 800367a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800367e:	4013      	ands	r3, r2
 8003680:	853b      	strh	r3, [r7, #40]	; 0x28
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	461a      	mov	r2, r3
 8003688:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	4413      	add	r3, r2
 8003690:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003692:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003696:	b292      	uxth	r2, r2
 8003698:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800369a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800369e:	4613      	mov	r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	4413      	add	r3, r2
 80036a4:	00db      	lsls	r3, r3, #3
 80036a6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	4413      	add	r3, r2
 80036ae:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80036b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b2:	7b1b      	ldrb	r3, [r3, #12]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d122      	bne.n	80036fe <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	461a      	mov	r2, r3
 80036c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	00db      	lsls	r3, r3, #3
 80036ca:	4413      	add	r3, r2
 80036cc:	3306      	adds	r3, #6
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	6812      	ldr	r2, [r2, #0]
 80036d4:	4413      	add	r3, r2
 80036d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80036da:	881b      	ldrh	r3, [r3, #0]
 80036dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036e0:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80036e2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 8087 	beq.w	80037f8 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6818      	ldr	r0, [r3, #0]
 80036ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f0:	6959      	ldr	r1, [r3, #20]
 80036f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f4:	88da      	ldrh	r2, [r3, #6]
 80036f6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80036f8:	f005 f8ff 	bl	80088fa <USB_ReadPMA>
 80036fc:	e07c      	b.n	80037f8 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80036fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003700:	78db      	ldrb	r3, [r3, #3]
 8003702:	2b02      	cmp	r3, #2
 8003704:	d108      	bne.n	8003718 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003706:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003708:	461a      	mov	r2, r3
 800370a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f000 f927 	bl	8003960 <HAL_PCD_EP_DB_Receive>
 8003712:	4603      	mov	r3, r0
 8003714:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003716:	e06f      	b.n	80037f8 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	461a      	mov	r2, r3
 800371e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	4413      	add	r3, r2
 8003726:	881b      	ldrh	r3, [r3, #0]
 8003728:	b29b      	uxth	r3, r3
 800372a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800372e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003732:	847b      	strh	r3, [r7, #34]	; 0x22
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	461a      	mov	r2, r3
 800373a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	441a      	add	r2, r3
 8003742:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003744:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003748:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800374c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003750:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003754:	b29b      	uxth	r3, r3
 8003756:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	461a      	mov	r2, r3
 800375e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	4413      	add	r3, r2
 8003766:	881b      	ldrh	r3, [r3, #0]
 8003768:	b29b      	uxth	r3, r3
 800376a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d021      	beq.n	80037b6 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800377a:	b29b      	uxth	r3, r3
 800377c:	461a      	mov	r2, r3
 800377e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	4413      	add	r3, r2
 8003786:	3302      	adds	r3, #2
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	6812      	ldr	r2, [r2, #0]
 800378e:	4413      	add	r3, r2
 8003790:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003794:	881b      	ldrh	r3, [r3, #0]
 8003796:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800379a:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800379c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d02a      	beq.n	80037f8 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6818      	ldr	r0, [r3, #0]
 80037a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a8:	6959      	ldr	r1, [r3, #20]
 80037aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ac:	891a      	ldrh	r2, [r3, #8]
 80037ae:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037b0:	f005 f8a3 	bl	80088fa <USB_ReadPMA>
 80037b4:	e020      	b.n	80037f8 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037be:	b29b      	uxth	r3, r3
 80037c0:	461a      	mov	r2, r3
 80037c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	4413      	add	r3, r2
 80037ca:	3306      	adds	r3, #6
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6812      	ldr	r2, [r2, #0]
 80037d2:	4413      	add	r3, r2
 80037d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80037d8:	881b      	ldrh	r3, [r3, #0]
 80037da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037de:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80037e0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d008      	beq.n	80037f8 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6818      	ldr	r0, [r3, #0]
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	6959      	ldr	r1, [r3, #20]
 80037ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f0:	895a      	ldrh	r2, [r3, #10]
 80037f2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037f4:	f005 f881 	bl	80088fa <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80037f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fa:	69da      	ldr	r2, [r3, #28]
 80037fc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80037fe:	441a      	add	r2, r3
 8003800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003802:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003806:	695a      	ldr	r2, [r3, #20]
 8003808:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800380a:	441a      	add	r2, r3
 800380c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d004      	beq.n	8003822 <PCD_EP_ISR_Handler+0x4c2>
 8003818:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800381a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	429a      	cmp	r2, r3
 8003820:	d206      	bcs.n	8003830 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	4619      	mov	r1, r3
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f006 fe75 	bl	800a518 <HAL_PCD_DataOutStageCallback>
 800382e:	e005      	b.n	800383c <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003836:	4618      	mov	r0, r3
 8003838:	f003 f8a4 	bl	8006984 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800383c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800383e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003842:	2b00      	cmp	r3, #0
 8003844:	d07e      	beq.n	8003944 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8003846:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800384a:	1c5a      	adds	r2, r3, #1
 800384c:	4613      	mov	r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4413      	add	r3, r2
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	4413      	add	r3, r2
 8003858:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	461a      	mov	r2, r3
 8003860:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	4413      	add	r3, r2
 8003868:	881b      	ldrh	r3, [r3, #0]
 800386a:	b29b      	uxth	r3, r3
 800386c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003870:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003874:	843b      	strh	r3, [r7, #32]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	461a      	mov	r2, r3
 800387c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	441a      	add	r2, r3
 8003884:	8c3b      	ldrh	r3, [r7, #32]
 8003886:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800388a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800388e:	b29b      	uxth	r3, r3
 8003890:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8003892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003894:	78db      	ldrb	r3, [r3, #3]
 8003896:	2b03      	cmp	r3, #3
 8003898:	d00c      	beq.n	80038b4 <PCD_EP_ISR_Handler+0x554>
 800389a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389c:	78db      	ldrb	r3, [r3, #3]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d008      	beq.n	80038b4 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80038a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a4:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d146      	bne.n	8003938 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80038aa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80038ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d141      	bne.n	8003938 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80038bc:	b29b      	uxth	r3, r3
 80038be:	461a      	mov	r2, r3
 80038c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	00db      	lsls	r3, r3, #3
 80038c6:	4413      	add	r3, r2
 80038c8:	3302      	adds	r3, #2
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	6812      	ldr	r2, [r2, #0]
 80038d0:	4413      	add	r3, r2
 80038d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038d6:	881b      	ldrh	r3, [r3, #0]
 80038d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038dc:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80038de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e0:	699a      	ldr	r2, [r3, #24]
 80038e2:	8bfb      	ldrh	r3, [r7, #30]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d906      	bls.n	80038f6 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 80038e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ea:	699a      	ldr	r2, [r3, #24]
 80038ec:	8bfb      	ldrh	r3, [r7, #30]
 80038ee:	1ad2      	subs	r2, r2, r3
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	619a      	str	r2, [r3, #24]
 80038f4:	e002      	b.n	80038fc <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 80038f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f8:	2200      	movs	r2, #0
 80038fa:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80038fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d106      	bne.n	8003912 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	4619      	mov	r1, r3
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f006 fe1f 	bl	800a54e <HAL_PCD_DataInStageCallback>
 8003910:	e018      	b.n	8003944 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8003912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003914:	695a      	ldr	r2, [r3, #20]
 8003916:	8bfb      	ldrh	r3, [r7, #30]
 8003918:	441a      	add	r2, r3
 800391a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391c:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 800391e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003920:	69da      	ldr	r2, [r3, #28]
 8003922:	8bfb      	ldrh	r3, [r7, #30]
 8003924:	441a      	add	r2, r3
 8003926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003928:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003930:	4618      	mov	r0, r3
 8003932:	f003 f827 	bl	8006984 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8003936:	e005      	b.n	8003944 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003938:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800393a:	461a      	mov	r2, r3
 800393c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 f91b 	bl	8003b7a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800394c:	b29b      	uxth	r3, r3
 800394e:	b21b      	sxth	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	f6ff ad0a 	blt.w	800336a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3738      	adds	r7, #56	; 0x38
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b088      	sub	sp, #32
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	4613      	mov	r3, r2
 800396c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800396e:	88fb      	ldrh	r3, [r7, #6]
 8003970:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d07e      	beq.n	8003a76 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003980:	b29b      	uxth	r3, r3
 8003982:	461a      	mov	r2, r3
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	4413      	add	r3, r2
 800398c:	3302      	adds	r3, #2
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	68fa      	ldr	r2, [r7, #12]
 8003992:	6812      	ldr	r2, [r2, #0]
 8003994:	4413      	add	r3, r2
 8003996:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039a0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	699a      	ldr	r2, [r3, #24]
 80039a6:	8b7b      	ldrh	r3, [r7, #26]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d306      	bcc.n	80039ba <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	699a      	ldr	r2, [r3, #24]
 80039b0:	8b7b      	ldrh	r3, [r7, #26]
 80039b2:	1ad2      	subs	r2, r2, r3
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	619a      	str	r2, [r3, #24]
 80039b8:	e002      	b.n	80039c0 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2200      	movs	r2, #0
 80039be:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	699b      	ldr	r3, [r3, #24]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d123      	bne.n	8003a10 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	461a      	mov	r2, r3
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	4413      	add	r3, r2
 80039d6:	881b      	ldrh	r3, [r3, #0]
 80039d8:	b29b      	uxth	r3, r3
 80039da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039e2:	833b      	strh	r3, [r7, #24]
 80039e4:	8b3b      	ldrh	r3, [r7, #24]
 80039e6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80039ea:	833b      	strh	r3, [r7, #24]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	461a      	mov	r2, r3
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	441a      	add	r2, r3
 80039fa:	8b3b      	ldrh	r3, [r7, #24]
 80039fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003a10:	88fb      	ldrh	r3, [r7, #6]
 8003a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d01f      	beq.n	8003a5a <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	4413      	add	r3, r2
 8003a28:	881b      	ldrh	r3, [r3, #0]
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a34:	82fb      	strh	r3, [r7, #22]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	441a      	add	r2, r3
 8003a44:	8afb      	ldrh	r3, [r7, #22]
 8003a46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a52:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003a5a:	8b7b      	ldrh	r3, [r7, #26]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 8087 	beq.w	8003b70 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6818      	ldr	r0, [r3, #0]
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	6959      	ldr	r1, [r3, #20]
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	891a      	ldrh	r2, [r3, #8]
 8003a6e:	8b7b      	ldrh	r3, [r7, #26]
 8003a70:	f004 ff43 	bl	80088fa <USB_ReadPMA>
 8003a74:	e07c      	b.n	8003b70 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	461a      	mov	r2, r3
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	4413      	add	r3, r2
 8003a8a:	3306      	adds	r3, #6
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	6812      	ldr	r2, [r2, #0]
 8003a92:	4413      	add	r3, r2
 8003a94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a98:	881b      	ldrh	r3, [r3, #0]
 8003a9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a9e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	699a      	ldr	r2, [r3, #24]
 8003aa4:	8b7b      	ldrh	r3, [r7, #26]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d306      	bcc.n	8003ab8 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	699a      	ldr	r2, [r3, #24]
 8003aae:	8b7b      	ldrh	r3, [r7, #26]
 8003ab0:	1ad2      	subs	r2, r2, r3
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	619a      	str	r2, [r3, #24]
 8003ab6:	e002      	b.n	8003abe <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	2200      	movs	r2, #0
 8003abc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d123      	bne.n	8003b0e <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	4413      	add	r3, r2
 8003ad4:	881b      	ldrh	r3, [r3, #0]
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003adc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ae0:	83fb      	strh	r3, [r7, #30]
 8003ae2:	8bfb      	ldrh	r3, [r7, #30]
 8003ae4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003ae8:	83fb      	strh	r3, [r7, #30]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	461a      	mov	r2, r3
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	441a      	add	r2, r3
 8003af8:	8bfb      	ldrh	r3, [r7, #30]
 8003afa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003afe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003b0e:	88fb      	ldrh	r3, [r7, #6]
 8003b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d11f      	bne.n	8003b58 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	4413      	add	r3, r2
 8003b26:	881b      	ldrh	r3, [r3, #0]
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b32:	83bb      	strh	r3, [r7, #28]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	461a      	mov	r2, r3
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	441a      	add	r2, r3
 8003b42:	8bbb      	ldrh	r3, [r7, #28]
 8003b44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b50:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003b58:	8b7b      	ldrh	r3, [r7, #26]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d008      	beq.n	8003b70 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6818      	ldr	r0, [r3, #0]
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	6959      	ldr	r1, [r3, #20]
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	895a      	ldrh	r2, [r3, #10]
 8003b6a:	8b7b      	ldrh	r3, [r7, #26]
 8003b6c:	f004 fec5 	bl	80088fa <USB_ReadPMA>
    }
  }

  return count;
 8003b70:	8b7b      	ldrh	r3, [r7, #26]
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3720      	adds	r7, #32
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}

08003b7a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	b0a2      	sub	sp, #136	; 0x88
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	60f8      	str	r0, [r7, #12]
 8003b82:	60b9      	str	r1, [r7, #8]
 8003b84:	4613      	mov	r3, r2
 8003b86:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b88:	88fb      	ldrh	r3, [r7, #6]
 8003b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f000 81c7 	beq.w	8003f22 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	00db      	lsls	r3, r3, #3
 8003ba6:	4413      	add	r3, r2
 8003ba8:	3302      	adds	r3, #2
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	6812      	ldr	r2, [r2, #0]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003bb6:	881b      	ldrh	r3, [r3, #0]
 8003bb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bbc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	699a      	ldr	r2, [r3, #24]
 8003bc4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d907      	bls.n	8003bdc <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	699a      	ldr	r2, [r3, #24]
 8003bd0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003bd4:	1ad2      	subs	r2, r2, r3
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	619a      	str	r2, [r3, #24]
 8003bda:	e002      	b.n	8003be2 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	2200      	movs	r2, #0
 8003be0:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f040 80b9 	bne.w	8003d5e <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	785b      	ldrb	r3, [r3, #1]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d126      	bne.n	8003c42 <HAL_PCD_EP_DB_Transmit+0xc8>
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	461a      	mov	r2, r3
 8003c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c08:	4413      	add	r3, r2
 8003c0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	011a      	lsls	r2, r3, #4
 8003c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c14:	4413      	add	r3, r2
 8003c16:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003c1a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1e:	881b      	ldrh	r3, [r3, #0]
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2a:	801a      	strh	r2, [r3, #0]
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2e:	881b      	ldrh	r3, [r3, #0]
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c3a:	b29a      	uxth	r2, r3
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3e:	801a      	strh	r2, [r3, #0]
 8003c40:	e01a      	b.n	8003c78 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	785b      	ldrb	r3, [r3, #1]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d116      	bne.n	8003c78 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	633b      	str	r3, [r7, #48]	; 0x30
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c5e:	4413      	add	r3, r2
 8003c60:	633b      	str	r3, [r7, #48]	; 0x30
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	011a      	lsls	r2, r3, #4
 8003c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c6a:	4413      	add	r3, r2
 8003c6c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003c70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c74:	2200      	movs	r2, #0
 8003c76:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	623b      	str	r3, [r7, #32]
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	785b      	ldrb	r3, [r3, #1]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d126      	bne.n	8003cd4 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	61bb      	str	r3, [r7, #24]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	461a      	mov	r2, r3
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	4413      	add	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	011a      	lsls	r2, r3, #4
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003cac:	617b      	str	r3, [r7, #20]
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	801a      	strh	r2, [r3, #0]
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	881b      	ldrh	r3, [r3, #0]
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	801a      	strh	r2, [r3, #0]
 8003cd2:	e017      	b.n	8003d04 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	785b      	ldrb	r3, [r3, #1]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d113      	bne.n	8003d04 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	6a3b      	ldr	r3, [r7, #32]
 8003cea:	4413      	add	r3, r2
 8003cec:	623b      	str	r3, [r7, #32]
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	011a      	lsls	r2, r3, #4
 8003cf4:	6a3b      	ldr	r3, [r7, #32]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003cfc:	61fb      	str	r3, [r7, #28]
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	2200      	movs	r2, #0
 8003d02:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	4619      	mov	r1, r3
 8003d0a:	68f8      	ldr	r0, [r7, #12]
 8003d0c:	f006 fc1f 	bl	800a54e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d10:	88fb      	ldrh	r3, [r7, #6]
 8003d12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	f000 82d4 	beq.w	80042c4 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	461a      	mov	r2, r3
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	4413      	add	r3, r2
 8003d2a:	881b      	ldrh	r3, [r3, #0]
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d36:	827b      	strh	r3, [r7, #18]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	441a      	add	r2, r3
 8003d46:	8a7b      	ldrh	r3, [r7, #18]
 8003d48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	8013      	strh	r3, [r2, #0]
 8003d5c:	e2b2      	b.n	80042c4 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d5e:	88fb      	ldrh	r3, [r7, #6]
 8003d60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d021      	beq.n	8003dac <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	4413      	add	r3, r2
 8003d76:	881b      	ldrh	r3, [r3, #0]
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d82:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	441a      	add	r2, r3
 8003d94:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003d98:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d9c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003da0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003da4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	f040 8286 	bne.w	80042c4 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	695a      	ldr	r2, [r3, #20]
 8003dbc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003dc0:	441a      	add	r2, r3
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	69da      	ldr	r2, [r3, #28]
 8003dca:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003dce:	441a      	add	r2, r3
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	6a1a      	ldr	r2, [r3, #32]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d309      	bcc.n	8003df4 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	691b      	ldr	r3, [r3, #16]
 8003de4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	6a1a      	ldr	r2, [r3, #32]
 8003dea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003dec:	1ad2      	subs	r2, r2, r3
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	621a      	str	r2, [r3, #32]
 8003df2:	e015      	b.n	8003e20 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d107      	bne.n	8003e0c <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 8003dfc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003e00:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003e0a:	e009      	b.n	8003e20 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	785b      	ldrb	r3, [r3, #1]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d155      	bne.n	8003ed4 <HAL_PCD_EP_DB_Transmit+0x35a>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	461a      	mov	r2, r3
 8003e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e3c:	4413      	add	r3, r2
 8003e3e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	011a      	lsls	r2, r3, #4
 8003e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e48:	4413      	add	r3, r2
 8003e4a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003e4e:	637b      	str	r3, [r7, #52]	; 0x34
 8003e50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d112      	bne.n	8003e7c <HAL_PCD_EP_DB_Transmit+0x302>
 8003e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e58:	881b      	ldrh	r3, [r3, #0]
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e64:	801a      	strh	r2, [r3, #0]
 8003e66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e68:	881b      	ldrh	r3, [r3, #0]
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e78:	801a      	strh	r2, [r3, #0]
 8003e7a:	e047      	b.n	8003f0c <HAL_PCD_EP_DB_Transmit+0x392>
 8003e7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e7e:	2b3e      	cmp	r3, #62	; 0x3e
 8003e80:	d811      	bhi.n	8003ea6 <HAL_PCD_EP_DB_Transmit+0x32c>
 8003e82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e84:	085b      	lsrs	r3, r3, #1
 8003e86:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d002      	beq.n	8003e98 <HAL_PCD_EP_DB_Transmit+0x31e>
 8003e92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e94:	3301      	adds	r3, #1
 8003e96:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	029b      	lsls	r3, r3, #10
 8003e9e:	b29a      	uxth	r2, r3
 8003ea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ea2:	801a      	strh	r2, [r3, #0]
 8003ea4:	e032      	b.n	8003f0c <HAL_PCD_EP_DB_Transmit+0x392>
 8003ea6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ea8:	095b      	lsrs	r3, r3, #5
 8003eaa:	64bb      	str	r3, [r7, #72]	; 0x48
 8003eac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003eae:	f003 031f 	and.w	r3, r3, #31
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d102      	bne.n	8003ebc <HAL_PCD_EP_DB_Transmit+0x342>
 8003eb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ebc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	029b      	lsls	r3, r3, #10
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ec8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ed0:	801a      	strh	r2, [r3, #0]
 8003ed2:	e01b      	b.n	8003f0c <HAL_PCD_EP_DB_Transmit+0x392>
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	785b      	ldrb	r3, [r3, #1]
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d117      	bne.n	8003f0c <HAL_PCD_EP_DB_Transmit+0x392>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	643b      	str	r3, [r7, #64]	; 0x40
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	461a      	mov	r2, r3
 8003eee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ef0:	4413      	add	r3, r2
 8003ef2:	643b      	str	r3, [r7, #64]	; 0x40
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	011a      	lsls	r2, r3, #4
 8003efa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003efc:	4413      	add	r3, r2
 8003efe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003f02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f06:	b29a      	uxth	r2, r3
 8003f08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f0a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6818      	ldr	r0, [r3, #0]
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	6959      	ldr	r1, [r3, #20]
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	891a      	ldrh	r2, [r3, #8]
 8003f18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	f004 fca8 	bl	8008870 <USB_WritePMA>
 8003f20:	e1d0      	b.n	80042c4 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	4413      	add	r3, r2
 8003f36:	3306      	adds	r3, #6
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	6812      	ldr	r2, [r2, #0]
 8003f3e:	4413      	add	r3, r2
 8003f40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f44:	881b      	ldrh	r3, [r3, #0]
 8003f46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f4a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	699a      	ldr	r2, [r3, #24]
 8003f52:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d307      	bcc.n	8003f6a <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	699a      	ldr	r2, [r3, #24]
 8003f5e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003f62:	1ad2      	subs	r2, r2, r3
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	619a      	str	r2, [r3, #24]
 8003f68:	e002      	b.n	8003f70 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	f040 80c4 	bne.w	8004102 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	785b      	ldrb	r3, [r3, #1]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d126      	bne.n	8003fd0 <HAL_PCD_EP_DB_Transmit+0x456>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	461a      	mov	r2, r3
 8003f94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f96:	4413      	add	r3, r2
 8003f98:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	011a      	lsls	r2, r3, #4
 8003fa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fa2:	4413      	add	r3, r2
 8003fa4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003fa8:	66bb      	str	r3, [r7, #104]	; 0x68
 8003faa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003fac:	881b      	ldrh	r3, [r3, #0]
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003fb4:	b29a      	uxth	r2, r3
 8003fb6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003fb8:	801a      	strh	r2, [r3, #0]
 8003fba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003fcc:	801a      	strh	r2, [r3, #0]
 8003fce:	e01a      	b.n	8004006 <HAL_PCD_EP_DB_Transmit+0x48c>
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	785b      	ldrb	r3, [r3, #1]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d116      	bne.n	8004006 <HAL_PCD_EP_DB_Transmit+0x48c>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	677b      	str	r3, [r7, #116]	; 0x74
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	461a      	mov	r2, r3
 8003fea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fec:	4413      	add	r3, r2
 8003fee:	677b      	str	r3, [r7, #116]	; 0x74
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	011a      	lsls	r2, r3, #4
 8003ff6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ff8:	4413      	add	r3, r2
 8003ffa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003ffe:	673b      	str	r3, [r7, #112]	; 0x70
 8004000:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004002:	2200      	movs	r2, #0
 8004004:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	67bb      	str	r3, [r7, #120]	; 0x78
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	785b      	ldrb	r3, [r3, #1]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d12f      	bne.n	8004074 <HAL_PCD_EP_DB_Transmit+0x4fa>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004024:	b29b      	uxth	r3, r3
 8004026:	461a      	mov	r2, r3
 8004028:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800402c:	4413      	add	r3, r2
 800402e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	011a      	lsls	r2, r3, #4
 8004038:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800403c:	4413      	add	r3, r2
 800403e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004042:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004046:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800404a:	881b      	ldrh	r3, [r3, #0]
 800404c:	b29b      	uxth	r3, r3
 800404e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004052:	b29a      	uxth	r2, r3
 8004054:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004058:	801a      	strh	r2, [r3, #0]
 800405a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800405e:	881b      	ldrh	r3, [r3, #0]
 8004060:	b29b      	uxth	r3, r3
 8004062:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004066:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800406a:	b29a      	uxth	r2, r3
 800406c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004070:	801a      	strh	r2, [r3, #0]
 8004072:	e017      	b.n	80040a4 <HAL_PCD_EP_DB_Transmit+0x52a>
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	785b      	ldrb	r3, [r3, #1]
 8004078:	2b01      	cmp	r3, #1
 800407a:	d113      	bne.n	80040a4 <HAL_PCD_EP_DB_Transmit+0x52a>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004084:	b29b      	uxth	r3, r3
 8004086:	461a      	mov	r2, r3
 8004088:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800408a:	4413      	add	r3, r2
 800408c:	67bb      	str	r3, [r7, #120]	; 0x78
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	781b      	ldrb	r3, [r3, #0]
 8004092:	011a      	lsls	r2, r3, #4
 8004094:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004096:	4413      	add	r3, r2
 8004098:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800409c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800409e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80040a0:	2200      	movs	r2, #0
 80040a2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	4619      	mov	r1, r3
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f006 fa4f 	bl	800a54e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80040b0:	88fb      	ldrh	r3, [r7, #6]
 80040b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f040 8104 	bne.w	80042c4 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	461a      	mov	r2, r3
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	881b      	ldrh	r3, [r3, #0]
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040d6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	441a      	add	r2, r3
 80040e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80040ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80040f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80040f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	8013      	strh	r3, [r2, #0]
 8004100:	e0e0      	b.n	80042c4 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004102:	88fb      	ldrh	r3, [r7, #6]
 8004104:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d121      	bne.n	8004150 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	461a      	mov	r2, r3
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4413      	add	r3, r2
 800411a:	881b      	ldrh	r3, [r3, #0]
 800411c:	b29b      	uxth	r3, r3
 800411e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004126:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	461a      	mov	r2, r3
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	441a      	add	r2, r3
 8004138:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800413c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004140:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004144:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800414c:	b29b      	uxth	r3, r3
 800414e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004156:	2b01      	cmp	r3, #1
 8004158:	f040 80b4 	bne.w	80042c4 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	695a      	ldr	r2, [r3, #20]
 8004160:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004164:	441a      	add	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	69da      	ldr	r2, [r3, #28]
 800416e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004172:	441a      	add	r2, r3
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	6a1a      	ldr	r2, [r3, #32]
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	429a      	cmp	r2, r3
 8004182:	d309      	bcc.n	8004198 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	6a1a      	ldr	r2, [r3, #32]
 800418e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004190:	1ad2      	subs	r2, r2, r3
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	621a      	str	r2, [r3, #32]
 8004196:	e015      	b.n	80041c4 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d107      	bne.n	80041b0 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 80041a0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80041a4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80041ae:	e009      	b.n	80041c4 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	2200      	movs	r2, #0
 80041ba:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	667b      	str	r3, [r7, #100]	; 0x64
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	785b      	ldrb	r3, [r3, #1]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d155      	bne.n	800427e <HAL_PCD_EP_DB_Transmit+0x704>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	461a      	mov	r2, r3
 80041e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041e6:	4413      	add	r3, r2
 80041e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	011a      	lsls	r2, r3, #4
 80041f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041f2:	4413      	add	r3, r2
 80041f4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80041f8:	65bb      	str	r3, [r7, #88]	; 0x58
 80041fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d112      	bne.n	8004226 <HAL_PCD_EP_DB_Transmit+0x6ac>
 8004200:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004202:	881b      	ldrh	r3, [r3, #0]
 8004204:	b29b      	uxth	r3, r3
 8004206:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800420a:	b29a      	uxth	r2, r3
 800420c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800420e:	801a      	strh	r2, [r3, #0]
 8004210:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004212:	881b      	ldrh	r3, [r3, #0]
 8004214:	b29b      	uxth	r3, r3
 8004216:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800421a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800421e:	b29a      	uxth	r2, r3
 8004220:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004222:	801a      	strh	r2, [r3, #0]
 8004224:	e044      	b.n	80042b0 <HAL_PCD_EP_DB_Transmit+0x736>
 8004226:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004228:	2b3e      	cmp	r3, #62	; 0x3e
 800422a:	d811      	bhi.n	8004250 <HAL_PCD_EP_DB_Transmit+0x6d6>
 800422c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800422e:	085b      	lsrs	r3, r3, #1
 8004230:	657b      	str	r3, [r7, #84]	; 0x54
 8004232:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004234:	f003 0301 	and.w	r3, r3, #1
 8004238:	2b00      	cmp	r3, #0
 800423a:	d002      	beq.n	8004242 <HAL_PCD_EP_DB_Transmit+0x6c8>
 800423c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800423e:	3301      	adds	r3, #1
 8004240:	657b      	str	r3, [r7, #84]	; 0x54
 8004242:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004244:	b29b      	uxth	r3, r3
 8004246:	029b      	lsls	r3, r3, #10
 8004248:	b29a      	uxth	r2, r3
 800424a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800424c:	801a      	strh	r2, [r3, #0]
 800424e:	e02f      	b.n	80042b0 <HAL_PCD_EP_DB_Transmit+0x736>
 8004250:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004252:	095b      	lsrs	r3, r3, #5
 8004254:	657b      	str	r3, [r7, #84]	; 0x54
 8004256:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004258:	f003 031f 	and.w	r3, r3, #31
 800425c:	2b00      	cmp	r3, #0
 800425e:	d102      	bne.n	8004266 <HAL_PCD_EP_DB_Transmit+0x6ec>
 8004260:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004262:	3b01      	subs	r3, #1
 8004264:	657b      	str	r3, [r7, #84]	; 0x54
 8004266:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004268:	b29b      	uxth	r3, r3
 800426a:	029b      	lsls	r3, r3, #10
 800426c:	b29b      	uxth	r3, r3
 800426e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004272:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004276:	b29a      	uxth	r2, r3
 8004278:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800427a:	801a      	strh	r2, [r3, #0]
 800427c:	e018      	b.n	80042b0 <HAL_PCD_EP_DB_Transmit+0x736>
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	785b      	ldrb	r3, [r3, #1]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d114      	bne.n	80042b0 <HAL_PCD_EP_DB_Transmit+0x736>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800428e:	b29b      	uxth	r3, r3
 8004290:	461a      	mov	r2, r3
 8004292:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004294:	4413      	add	r3, r2
 8004296:	667b      	str	r3, [r7, #100]	; 0x64
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	011a      	lsls	r2, r3, #4
 800429e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80042a0:	4413      	add	r3, r2
 80042a2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80042a6:	663b      	str	r3, [r7, #96]	; 0x60
 80042a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042ae:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6818      	ldr	r0, [r3, #0]
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	6959      	ldr	r1, [r3, #20]
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	895a      	ldrh	r2, [r3, #10]
 80042bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042be:	b29b      	uxth	r3, r3
 80042c0:	f004 fad6 	bl	8008870 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	461a      	mov	r2, r3
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	881b      	ldrh	r3, [r3, #0]
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042de:	823b      	strh	r3, [r7, #16]
 80042e0:	8a3b      	ldrh	r3, [r7, #16]
 80042e2:	f083 0310 	eor.w	r3, r3, #16
 80042e6:	823b      	strh	r3, [r7, #16]
 80042e8:	8a3b      	ldrh	r3, [r7, #16]
 80042ea:	f083 0320 	eor.w	r3, r3, #32
 80042ee:	823b      	strh	r3, [r7, #16]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	461a      	mov	r2, r3
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	441a      	add	r2, r3
 80042fe:	8a3b      	ldrh	r3, [r7, #16]
 8004300:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004304:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004308:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800430c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004310:	b29b      	uxth	r3, r3
 8004312:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004314:	2300      	movs	r3, #0
}
 8004316:	4618      	mov	r0, r3
 8004318:	3788      	adds	r7, #136	; 0x88
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800431e:	b480      	push	{r7}
 8004320:	b087      	sub	sp, #28
 8004322:	af00      	add	r7, sp, #0
 8004324:	60f8      	str	r0, [r7, #12]
 8004326:	607b      	str	r3, [r7, #4]
 8004328:	460b      	mov	r3, r1
 800432a:	817b      	strh	r3, [r7, #10]
 800432c:	4613      	mov	r3, r2
 800432e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004330:	897b      	ldrh	r3, [r7, #10]
 8004332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004336:	b29b      	uxth	r3, r3
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00b      	beq.n	8004354 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800433c:	897b      	ldrh	r3, [r7, #10]
 800433e:	f003 0307 	and.w	r3, r3, #7
 8004342:	1c5a      	adds	r2, r3, #1
 8004344:	4613      	mov	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4413      	add	r3, r2
 800434a:	00db      	lsls	r3, r3, #3
 800434c:	68fa      	ldr	r2, [r7, #12]
 800434e:	4413      	add	r3, r2
 8004350:	617b      	str	r3, [r7, #20]
 8004352:	e009      	b.n	8004368 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004354:	897a      	ldrh	r2, [r7, #10]
 8004356:	4613      	mov	r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	4413      	add	r3, r2
 800435c:	00db      	lsls	r3, r3, #3
 800435e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	4413      	add	r3, r2
 8004366:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004368:	893b      	ldrh	r3, [r7, #8]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d107      	bne.n	800437e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	2200      	movs	r2, #0
 8004372:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	b29a      	uxth	r2, r3
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	80da      	strh	r2, [r3, #6]
 800437c:	e00b      	b.n	8004396 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	2201      	movs	r2, #1
 8004382:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	b29a      	uxth	r2, r3
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	0c1b      	lsrs	r3, r3, #16
 8004390:	b29a      	uxth	r2, r3
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	371c      	adds	r7, #28
 800439c:	46bd      	mov	sp, r7
 800439e:	bc80      	pop	{r7}
 80043a0:	4770      	bx	lr
	...

080043a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b086      	sub	sp, #24
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e272      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	f000 8087 	beq.w	80044d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043c4:	4b92      	ldr	r3, [pc, #584]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f003 030c 	and.w	r3, r3, #12
 80043cc:	2b04      	cmp	r3, #4
 80043ce:	d00c      	beq.n	80043ea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80043d0:	4b8f      	ldr	r3, [pc, #572]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f003 030c 	and.w	r3, r3, #12
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d112      	bne.n	8004402 <HAL_RCC_OscConfig+0x5e>
 80043dc:	4b8c      	ldr	r3, [pc, #560]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043e8:	d10b      	bne.n	8004402 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043ea:	4b89      	ldr	r3, [pc, #548]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d06c      	beq.n	80044d0 <HAL_RCC_OscConfig+0x12c>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d168      	bne.n	80044d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e24c      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800440a:	d106      	bne.n	800441a <HAL_RCC_OscConfig+0x76>
 800440c:	4b80      	ldr	r3, [pc, #512]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a7f      	ldr	r2, [pc, #508]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004412:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004416:	6013      	str	r3, [r2, #0]
 8004418:	e02e      	b.n	8004478 <HAL_RCC_OscConfig+0xd4>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10c      	bne.n	800443c <HAL_RCC_OscConfig+0x98>
 8004422:	4b7b      	ldr	r3, [pc, #492]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a7a      	ldr	r2, [pc, #488]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004428:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800442c:	6013      	str	r3, [r2, #0]
 800442e:	4b78      	ldr	r3, [pc, #480]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a77      	ldr	r2, [pc, #476]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004434:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004438:	6013      	str	r3, [r2, #0]
 800443a:	e01d      	b.n	8004478 <HAL_RCC_OscConfig+0xd4>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004444:	d10c      	bne.n	8004460 <HAL_RCC_OscConfig+0xbc>
 8004446:	4b72      	ldr	r3, [pc, #456]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a71      	ldr	r2, [pc, #452]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 800444c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004450:	6013      	str	r3, [r2, #0]
 8004452:	4b6f      	ldr	r3, [pc, #444]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a6e      	ldr	r2, [pc, #440]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004458:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800445c:	6013      	str	r3, [r2, #0]
 800445e:	e00b      	b.n	8004478 <HAL_RCC_OscConfig+0xd4>
 8004460:	4b6b      	ldr	r3, [pc, #428]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a6a      	ldr	r2, [pc, #424]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004466:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800446a:	6013      	str	r3, [r2, #0]
 800446c:	4b68      	ldr	r3, [pc, #416]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a67      	ldr	r2, [pc, #412]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004472:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004476:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d013      	beq.n	80044a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004480:	f7fd fb16 	bl	8001ab0 <HAL_GetTick>
 8004484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004486:	e008      	b.n	800449a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004488:	f7fd fb12 	bl	8001ab0 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b64      	cmp	r3, #100	; 0x64
 8004494:	d901      	bls.n	800449a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e200      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800449a:	4b5d      	ldr	r3, [pc, #372]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d0f0      	beq.n	8004488 <HAL_RCC_OscConfig+0xe4>
 80044a6:	e014      	b.n	80044d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a8:	f7fd fb02 	bl	8001ab0 <HAL_GetTick>
 80044ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ae:	e008      	b.n	80044c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044b0:	f7fd fafe 	bl	8001ab0 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	2b64      	cmp	r3, #100	; 0x64
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e1ec      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044c2:	4b53      	ldr	r3, [pc, #332]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d1f0      	bne.n	80044b0 <HAL_RCC_OscConfig+0x10c>
 80044ce:	e000      	b.n	80044d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d063      	beq.n	80045a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044de:	4b4c      	ldr	r3, [pc, #304]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f003 030c 	and.w	r3, r3, #12
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00b      	beq.n	8004502 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80044ea:	4b49      	ldr	r3, [pc, #292]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f003 030c 	and.w	r3, r3, #12
 80044f2:	2b08      	cmp	r3, #8
 80044f4:	d11c      	bne.n	8004530 <HAL_RCC_OscConfig+0x18c>
 80044f6:	4b46      	ldr	r3, [pc, #280]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d116      	bne.n	8004530 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004502:	4b43      	ldr	r3, [pc, #268]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d005      	beq.n	800451a <HAL_RCC_OscConfig+0x176>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d001      	beq.n	800451a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e1c0      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800451a:	4b3d      	ldr	r3, [pc, #244]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	4939      	ldr	r1, [pc, #228]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 800452a:	4313      	orrs	r3, r2
 800452c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800452e:	e03a      	b.n	80045a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d020      	beq.n	800457a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004538:	4b36      	ldr	r3, [pc, #216]	; (8004614 <HAL_RCC_OscConfig+0x270>)
 800453a:	2201      	movs	r2, #1
 800453c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800453e:	f7fd fab7 	bl	8001ab0 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004544:	e008      	b.n	8004558 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004546:	f7fd fab3 	bl	8001ab0 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	2b02      	cmp	r3, #2
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e1a1      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004558:	4b2d      	ldr	r3, [pc, #180]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0f0      	beq.n	8004546 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004564:	4b2a      	ldr	r3, [pc, #168]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	695b      	ldr	r3, [r3, #20]
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	4927      	ldr	r1, [pc, #156]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 8004574:	4313      	orrs	r3, r2
 8004576:	600b      	str	r3, [r1, #0]
 8004578:	e015      	b.n	80045a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800457a:	4b26      	ldr	r3, [pc, #152]	; (8004614 <HAL_RCC_OscConfig+0x270>)
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004580:	f7fd fa96 	bl	8001ab0 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004588:	f7fd fa92 	bl	8001ab0 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e180      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800459a:	4b1d      	ldr	r3, [pc, #116]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1f0      	bne.n	8004588 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d03a      	beq.n	8004628 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d019      	beq.n	80045ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ba:	4b17      	ldr	r3, [pc, #92]	; (8004618 <HAL_RCC_OscConfig+0x274>)
 80045bc:	2201      	movs	r2, #1
 80045be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045c0:	f7fd fa76 	bl	8001ab0 <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045c8:	f7fd fa72 	bl	8001ab0 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e160      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045da:	4b0d      	ldr	r3, [pc, #52]	; (8004610 <HAL_RCC_OscConfig+0x26c>)
 80045dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d0f0      	beq.n	80045c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80045e6:	2001      	movs	r0, #1
 80045e8:	f000 fac4 	bl	8004b74 <RCC_Delay>
 80045ec:	e01c      	b.n	8004628 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045ee:	4b0a      	ldr	r3, [pc, #40]	; (8004618 <HAL_RCC_OscConfig+0x274>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045f4:	f7fd fa5c 	bl	8001ab0 <HAL_GetTick>
 80045f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045fa:	e00f      	b.n	800461c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045fc:	f7fd fa58 	bl	8001ab0 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b02      	cmp	r3, #2
 8004608:	d908      	bls.n	800461c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e146      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
 800460e:	bf00      	nop
 8004610:	40021000 	.word	0x40021000
 8004614:	42420000 	.word	0x42420000
 8004618:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800461c:	4b92      	ldr	r3, [pc, #584]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 800461e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1e9      	bne.n	80045fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0304 	and.w	r3, r3, #4
 8004630:	2b00      	cmp	r3, #0
 8004632:	f000 80a6 	beq.w	8004782 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004636:	2300      	movs	r3, #0
 8004638:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800463a:	4b8b      	ldr	r3, [pc, #556]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 800463c:	69db      	ldr	r3, [r3, #28]
 800463e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10d      	bne.n	8004662 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004646:	4b88      	ldr	r3, [pc, #544]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 8004648:	69db      	ldr	r3, [r3, #28]
 800464a:	4a87      	ldr	r2, [pc, #540]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 800464c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004650:	61d3      	str	r3, [r2, #28]
 8004652:	4b85      	ldr	r3, [pc, #532]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 8004654:	69db      	ldr	r3, [r3, #28]
 8004656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800465a:	60bb      	str	r3, [r7, #8]
 800465c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800465e:	2301      	movs	r3, #1
 8004660:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004662:	4b82      	ldr	r3, [pc, #520]	; (800486c <HAL_RCC_OscConfig+0x4c8>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800466a:	2b00      	cmp	r3, #0
 800466c:	d118      	bne.n	80046a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800466e:	4b7f      	ldr	r3, [pc, #508]	; (800486c <HAL_RCC_OscConfig+0x4c8>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a7e      	ldr	r2, [pc, #504]	; (800486c <HAL_RCC_OscConfig+0x4c8>)
 8004674:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004678:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800467a:	f7fd fa19 	bl	8001ab0 <HAL_GetTick>
 800467e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004680:	e008      	b.n	8004694 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004682:	f7fd fa15 	bl	8001ab0 <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	2b64      	cmp	r3, #100	; 0x64
 800468e:	d901      	bls.n	8004694 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004690:	2303      	movs	r3, #3
 8004692:	e103      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004694:	4b75      	ldr	r3, [pc, #468]	; (800486c <HAL_RCC_OscConfig+0x4c8>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800469c:	2b00      	cmp	r3, #0
 800469e:	d0f0      	beq.n	8004682 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d106      	bne.n	80046b6 <HAL_RCC_OscConfig+0x312>
 80046a8:	4b6f      	ldr	r3, [pc, #444]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	4a6e      	ldr	r2, [pc, #440]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80046ae:	f043 0301 	orr.w	r3, r3, #1
 80046b2:	6213      	str	r3, [r2, #32]
 80046b4:	e02d      	b.n	8004712 <HAL_RCC_OscConfig+0x36e>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d10c      	bne.n	80046d8 <HAL_RCC_OscConfig+0x334>
 80046be:	4b6a      	ldr	r3, [pc, #424]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80046c0:	6a1b      	ldr	r3, [r3, #32]
 80046c2:	4a69      	ldr	r2, [pc, #420]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80046c4:	f023 0301 	bic.w	r3, r3, #1
 80046c8:	6213      	str	r3, [r2, #32]
 80046ca:	4b67      	ldr	r3, [pc, #412]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80046cc:	6a1b      	ldr	r3, [r3, #32]
 80046ce:	4a66      	ldr	r2, [pc, #408]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80046d0:	f023 0304 	bic.w	r3, r3, #4
 80046d4:	6213      	str	r3, [r2, #32]
 80046d6:	e01c      	b.n	8004712 <HAL_RCC_OscConfig+0x36e>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	2b05      	cmp	r3, #5
 80046de:	d10c      	bne.n	80046fa <HAL_RCC_OscConfig+0x356>
 80046e0:	4b61      	ldr	r3, [pc, #388]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80046e2:	6a1b      	ldr	r3, [r3, #32]
 80046e4:	4a60      	ldr	r2, [pc, #384]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80046e6:	f043 0304 	orr.w	r3, r3, #4
 80046ea:	6213      	str	r3, [r2, #32]
 80046ec:	4b5e      	ldr	r3, [pc, #376]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80046ee:	6a1b      	ldr	r3, [r3, #32]
 80046f0:	4a5d      	ldr	r2, [pc, #372]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80046f2:	f043 0301 	orr.w	r3, r3, #1
 80046f6:	6213      	str	r3, [r2, #32]
 80046f8:	e00b      	b.n	8004712 <HAL_RCC_OscConfig+0x36e>
 80046fa:	4b5b      	ldr	r3, [pc, #364]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80046fc:	6a1b      	ldr	r3, [r3, #32]
 80046fe:	4a5a      	ldr	r2, [pc, #360]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 8004700:	f023 0301 	bic.w	r3, r3, #1
 8004704:	6213      	str	r3, [r2, #32]
 8004706:	4b58      	ldr	r3, [pc, #352]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 8004708:	6a1b      	ldr	r3, [r3, #32]
 800470a:	4a57      	ldr	r2, [pc, #348]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 800470c:	f023 0304 	bic.w	r3, r3, #4
 8004710:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d015      	beq.n	8004746 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800471a:	f7fd f9c9 	bl	8001ab0 <HAL_GetTick>
 800471e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004720:	e00a      	b.n	8004738 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004722:	f7fd f9c5 	bl	8001ab0 <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004730:	4293      	cmp	r3, r2
 8004732:	d901      	bls.n	8004738 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e0b1      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004738:	4b4b      	ldr	r3, [pc, #300]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 800473a:	6a1b      	ldr	r3, [r3, #32]
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d0ee      	beq.n	8004722 <HAL_RCC_OscConfig+0x37e>
 8004744:	e014      	b.n	8004770 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004746:	f7fd f9b3 	bl	8001ab0 <HAL_GetTick>
 800474a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800474c:	e00a      	b.n	8004764 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800474e:	f7fd f9af 	bl	8001ab0 <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	f241 3288 	movw	r2, #5000	; 0x1388
 800475c:	4293      	cmp	r3, r2
 800475e:	d901      	bls.n	8004764 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e09b      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004764:	4b40      	ldr	r3, [pc, #256]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	f003 0302 	and.w	r3, r3, #2
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1ee      	bne.n	800474e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004770:	7dfb      	ldrb	r3, [r7, #23]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d105      	bne.n	8004782 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004776:	4b3c      	ldr	r3, [pc, #240]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 8004778:	69db      	ldr	r3, [r3, #28]
 800477a:	4a3b      	ldr	r2, [pc, #236]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 800477c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004780:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	69db      	ldr	r3, [r3, #28]
 8004786:	2b00      	cmp	r3, #0
 8004788:	f000 8087 	beq.w	800489a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800478c:	4b36      	ldr	r3, [pc, #216]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f003 030c 	and.w	r3, r3, #12
 8004794:	2b08      	cmp	r3, #8
 8004796:	d061      	beq.n	800485c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	69db      	ldr	r3, [r3, #28]
 800479c:	2b02      	cmp	r3, #2
 800479e:	d146      	bne.n	800482e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047a0:	4b33      	ldr	r3, [pc, #204]	; (8004870 <HAL_RCC_OscConfig+0x4cc>)
 80047a2:	2200      	movs	r2, #0
 80047a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a6:	f7fd f983 	bl	8001ab0 <HAL_GetTick>
 80047aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047ac:	e008      	b.n	80047c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047ae:	f7fd f97f 	bl	8001ab0 <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d901      	bls.n	80047c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e06d      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047c0:	4b29      	ldr	r3, [pc, #164]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d1f0      	bne.n	80047ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a1b      	ldr	r3, [r3, #32]
 80047d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047d4:	d108      	bne.n	80047e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80047d6:	4b24      	ldr	r3, [pc, #144]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	4921      	ldr	r1, [pc, #132]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047e8:	4b1f      	ldr	r3, [pc, #124]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a19      	ldr	r1, [r3, #32]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f8:	430b      	orrs	r3, r1
 80047fa:	491b      	ldr	r1, [pc, #108]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 80047fc:	4313      	orrs	r3, r2
 80047fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004800:	4b1b      	ldr	r3, [pc, #108]	; (8004870 <HAL_RCC_OscConfig+0x4cc>)
 8004802:	2201      	movs	r2, #1
 8004804:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004806:	f7fd f953 	bl	8001ab0 <HAL_GetTick>
 800480a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800480c:	e008      	b.n	8004820 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800480e:	f7fd f94f 	bl	8001ab0 <HAL_GetTick>
 8004812:	4602      	mov	r2, r0
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	1ad3      	subs	r3, r2, r3
 8004818:	2b02      	cmp	r3, #2
 800481a:	d901      	bls.n	8004820 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e03d      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004820:	4b11      	ldr	r3, [pc, #68]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d0f0      	beq.n	800480e <HAL_RCC_OscConfig+0x46a>
 800482c:	e035      	b.n	800489a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800482e:	4b10      	ldr	r3, [pc, #64]	; (8004870 <HAL_RCC_OscConfig+0x4cc>)
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004834:	f7fd f93c 	bl	8001ab0 <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800483a:	e008      	b.n	800484e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800483c:	f7fd f938 	bl	8001ab0 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b02      	cmp	r3, #2
 8004848:	d901      	bls.n	800484e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e026      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800484e:	4b06      	ldr	r3, [pc, #24]	; (8004868 <HAL_RCC_OscConfig+0x4c4>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1f0      	bne.n	800483c <HAL_RCC_OscConfig+0x498>
 800485a:	e01e      	b.n	800489a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	69db      	ldr	r3, [r3, #28]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d107      	bne.n	8004874 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e019      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
 8004868:	40021000 	.word	0x40021000
 800486c:	40007000 	.word	0x40007000
 8004870:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004874:	4b0b      	ldr	r3, [pc, #44]	; (80048a4 <HAL_RCC_OscConfig+0x500>)
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6a1b      	ldr	r3, [r3, #32]
 8004884:	429a      	cmp	r2, r3
 8004886:	d106      	bne.n	8004896 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004892:	429a      	cmp	r2, r3
 8004894:	d001      	beq.n	800489a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e000      	b.n	800489c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3718      	adds	r7, #24
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	40021000 	.word	0x40021000

080048a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d101      	bne.n	80048bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e0d0      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048bc:	4b6a      	ldr	r3, [pc, #424]	; (8004a68 <HAL_RCC_ClockConfig+0x1c0>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0307 	and.w	r3, r3, #7
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d910      	bls.n	80048ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ca:	4b67      	ldr	r3, [pc, #412]	; (8004a68 <HAL_RCC_ClockConfig+0x1c0>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f023 0207 	bic.w	r2, r3, #7
 80048d2:	4965      	ldr	r1, [pc, #404]	; (8004a68 <HAL_RCC_ClockConfig+0x1c0>)
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048da:	4b63      	ldr	r3, [pc, #396]	; (8004a68 <HAL_RCC_ClockConfig+0x1c0>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0307 	and.w	r3, r3, #7
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d001      	beq.n	80048ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e0b8      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0302 	and.w	r3, r3, #2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d020      	beq.n	800493a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0304 	and.w	r3, r3, #4
 8004900:	2b00      	cmp	r3, #0
 8004902:	d005      	beq.n	8004910 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004904:	4b59      	ldr	r3, [pc, #356]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	4a58      	ldr	r2, [pc, #352]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 800490a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800490e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0308 	and.w	r3, r3, #8
 8004918:	2b00      	cmp	r3, #0
 800491a:	d005      	beq.n	8004928 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800491c:	4b53      	ldr	r3, [pc, #332]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	4a52      	ldr	r2, [pc, #328]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004922:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004926:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004928:	4b50      	ldr	r3, [pc, #320]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	494d      	ldr	r1, [pc, #308]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004936:	4313      	orrs	r3, r2
 8004938:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b00      	cmp	r3, #0
 8004944:	d040      	beq.n	80049c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d107      	bne.n	800495e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800494e:	4b47      	ldr	r3, [pc, #284]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d115      	bne.n	8004986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e07f      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	2b02      	cmp	r3, #2
 8004964:	d107      	bne.n	8004976 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004966:	4b41      	ldr	r3, [pc, #260]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d109      	bne.n	8004986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e073      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004976:	4b3d      	ldr	r3, [pc, #244]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e06b      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004986:	4b39      	ldr	r3, [pc, #228]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f023 0203 	bic.w	r2, r3, #3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	4936      	ldr	r1, [pc, #216]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004994:	4313      	orrs	r3, r2
 8004996:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004998:	f7fd f88a 	bl	8001ab0 <HAL_GetTick>
 800499c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800499e:	e00a      	b.n	80049b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049a0:	f7fd f886 	bl	8001ab0 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e053      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049b6:	4b2d      	ldr	r3, [pc, #180]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	f003 020c 	and.w	r2, r3, #12
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d1eb      	bne.n	80049a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049c8:	4b27      	ldr	r3, [pc, #156]	; (8004a68 <HAL_RCC_ClockConfig+0x1c0>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0307 	and.w	r3, r3, #7
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d210      	bcs.n	80049f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049d6:	4b24      	ldr	r3, [pc, #144]	; (8004a68 <HAL_RCC_ClockConfig+0x1c0>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f023 0207 	bic.w	r2, r3, #7
 80049de:	4922      	ldr	r1, [pc, #136]	; (8004a68 <HAL_RCC_ClockConfig+0x1c0>)
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049e6:	4b20      	ldr	r3, [pc, #128]	; (8004a68 <HAL_RCC_ClockConfig+0x1c0>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	683a      	ldr	r2, [r7, #0]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d001      	beq.n	80049f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e032      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0304 	and.w	r3, r3, #4
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d008      	beq.n	8004a16 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a04:	4b19      	ldr	r3, [pc, #100]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	4916      	ldr	r1, [pc, #88]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0308 	and.w	r3, r3, #8
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d009      	beq.n	8004a36 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a22:	4b12      	ldr	r3, [pc, #72]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	00db      	lsls	r3, r3, #3
 8004a30:	490e      	ldr	r1, [pc, #56]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004a32:	4313      	orrs	r3, r2
 8004a34:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a36:	f000 f821 	bl	8004a7c <HAL_RCC_GetSysClockFreq>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	4b0b      	ldr	r3, [pc, #44]	; (8004a6c <HAL_RCC_ClockConfig+0x1c4>)
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	091b      	lsrs	r3, r3, #4
 8004a42:	f003 030f 	and.w	r3, r3, #15
 8004a46:	490a      	ldr	r1, [pc, #40]	; (8004a70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a48:	5ccb      	ldrb	r3, [r1, r3]
 8004a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a4e:	4a09      	ldr	r2, [pc, #36]	; (8004a74 <HAL_RCC_ClockConfig+0x1cc>)
 8004a50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a52:	4b09      	ldr	r3, [pc, #36]	; (8004a78 <HAL_RCC_ClockConfig+0x1d0>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7fc ffe8 	bl	8001a2c <HAL_InitTick>

  return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	40022000 	.word	0x40022000
 8004a6c:	40021000 	.word	0x40021000
 8004a70:	0800ab10 	.word	0x0800ab10
 8004a74:	20000004 	.word	0x20000004
 8004a78:	20000008 	.word	0x20000008

08004a7c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a7c:	b490      	push	{r4, r7}
 8004a7e:	b08a      	sub	sp, #40	; 0x28
 8004a80:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004a82:	4b29      	ldr	r3, [pc, #164]	; (8004b28 <HAL_RCC_GetSysClockFreq+0xac>)
 8004a84:	1d3c      	adds	r4, r7, #4
 8004a86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004a88:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004a8c:	f240 2301 	movw	r3, #513	; 0x201
 8004a90:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004a92:	2300      	movs	r3, #0
 8004a94:	61fb      	str	r3, [r7, #28]
 8004a96:	2300      	movs	r3, #0
 8004a98:	61bb      	str	r3, [r7, #24]
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	627b      	str	r3, [r7, #36]	; 0x24
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004aa6:	4b21      	ldr	r3, [pc, #132]	; (8004b2c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	f003 030c 	and.w	r3, r3, #12
 8004ab2:	2b04      	cmp	r3, #4
 8004ab4:	d002      	beq.n	8004abc <HAL_RCC_GetSysClockFreq+0x40>
 8004ab6:	2b08      	cmp	r3, #8
 8004ab8:	d003      	beq.n	8004ac2 <HAL_RCC_GetSysClockFreq+0x46>
 8004aba:	e02b      	b.n	8004b14 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004abc:	4b1c      	ldr	r3, [pc, #112]	; (8004b30 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004abe:	623b      	str	r3, [r7, #32]
      break;
 8004ac0:	e02b      	b.n	8004b1a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	0c9b      	lsrs	r3, r3, #18
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	3328      	adds	r3, #40	; 0x28
 8004acc:	443b      	add	r3, r7
 8004ace:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004ad2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d012      	beq.n	8004b04 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004ade:	4b13      	ldr	r3, [pc, #76]	; (8004b2c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	0c5b      	lsrs	r3, r3, #17
 8004ae4:	f003 0301 	and.w	r3, r3, #1
 8004ae8:	3328      	adds	r3, #40	; 0x28
 8004aea:	443b      	add	r3, r7
 8004aec:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004af0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	4a0e      	ldr	r2, [pc, #56]	; (8004b30 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004af6:	fb03 f202 	mul.w	r2, r3, r2
 8004afa:	69bb      	ldr	r3, [r7, #24]
 8004afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b00:	627b      	str	r3, [r7, #36]	; 0x24
 8004b02:	e004      	b.n	8004b0e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	4a0b      	ldr	r2, [pc, #44]	; (8004b34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b08:	fb02 f303 	mul.w	r3, r2, r3
 8004b0c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b10:	623b      	str	r3, [r7, #32]
      break;
 8004b12:	e002      	b.n	8004b1a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b14:	4b06      	ldr	r3, [pc, #24]	; (8004b30 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004b16:	623b      	str	r3, [r7, #32]
      break;
 8004b18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b1a:	6a3b      	ldr	r3, [r7, #32]
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3728      	adds	r7, #40	; 0x28
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bc90      	pop	{r4, r7}
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	0800aaa0 	.word	0x0800aaa0
 8004b2c:	40021000 	.word	0x40021000
 8004b30:	007a1200 	.word	0x007a1200
 8004b34:	003d0900 	.word	0x003d0900

08004b38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b3c:	4b02      	ldr	r3, [pc, #8]	; (8004b48 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bc80      	pop	{r7}
 8004b46:	4770      	bx	lr
 8004b48:	20000004 	.word	0x20000004

08004b4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b50:	f7ff fff2 	bl	8004b38 <HAL_RCC_GetHCLKFreq>
 8004b54:	4602      	mov	r2, r0
 8004b56:	4b05      	ldr	r3, [pc, #20]	; (8004b6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	0adb      	lsrs	r3, r3, #11
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	4903      	ldr	r1, [pc, #12]	; (8004b70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b62:	5ccb      	ldrb	r3, [r1, r3]
 8004b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	0800ab20 	.word	0x0800ab20

08004b74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b7c:	4b0a      	ldr	r3, [pc, #40]	; (8004ba8 <RCC_Delay+0x34>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a0a      	ldr	r2, [pc, #40]	; (8004bac <RCC_Delay+0x38>)
 8004b82:	fba2 2303 	umull	r2, r3, r2, r3
 8004b86:	0a5b      	lsrs	r3, r3, #9
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	fb02 f303 	mul.w	r3, r2, r3
 8004b8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004b90:	bf00      	nop
  }
  while (Delay --);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	1e5a      	subs	r2, r3, #1
 8004b96:	60fa      	str	r2, [r7, #12]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d1f9      	bne.n	8004b90 <RCC_Delay+0x1c>
}
 8004b9c:	bf00      	nop
 8004b9e:	bf00      	nop
 8004ba0:	3714      	adds	r7, #20
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bc80      	pop	{r7}
 8004ba6:	4770      	bx	lr
 8004ba8:	20000004 	.word	0x20000004
 8004bac:	10624dd3 	.word	0x10624dd3

08004bb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	613b      	str	r3, [r7, #16]
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0301 	and.w	r3, r3, #1
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d07d      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bd0:	4b4f      	ldr	r3, [pc, #316]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bd2:	69db      	ldr	r3, [r3, #28]
 8004bd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d10d      	bne.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bdc:	4b4c      	ldr	r3, [pc, #304]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bde:	69db      	ldr	r3, [r3, #28]
 8004be0:	4a4b      	ldr	r2, [pc, #300]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004be2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004be6:	61d3      	str	r3, [r2, #28]
 8004be8:	4b49      	ldr	r3, [pc, #292]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bea:	69db      	ldr	r3, [r3, #28]
 8004bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bf0:	60bb      	str	r3, [r7, #8]
 8004bf2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bf8:	4b46      	ldr	r3, [pc, #280]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d118      	bne.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c04:	4b43      	ldr	r3, [pc, #268]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a42      	ldr	r2, [pc, #264]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c10:	f7fc ff4e 	bl	8001ab0 <HAL_GetTick>
 8004c14:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c16:	e008      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c18:	f7fc ff4a 	bl	8001ab0 <HAL_GetTick>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	2b64      	cmp	r3, #100	; 0x64
 8004c24:	d901      	bls.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e06d      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c2a:	4b3a      	ldr	r3, [pc, #232]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d0f0      	beq.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c36:	4b36      	ldr	r3, [pc, #216]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c38:	6a1b      	ldr	r3, [r3, #32]
 8004c3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c3e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d02e      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d027      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c54:	4b2e      	ldr	r3, [pc, #184]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c5c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c5e:	4b2e      	ldr	r3, [pc, #184]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c60:	2201      	movs	r2, #1
 8004c62:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c64:	4b2c      	ldr	r3, [pc, #176]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c66:	2200      	movs	r2, #0
 8004c68:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004c6a:	4a29      	ldr	r2, [pc, #164]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d014      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c7a:	f7fc ff19 	bl	8001ab0 <HAL_GetTick>
 8004c7e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c80:	e00a      	b.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c82:	f7fc ff15 	bl	8001ab0 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d901      	bls.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e036      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c98:	4b1d      	ldr	r3, [pc, #116]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c9a:	6a1b      	ldr	r3, [r3, #32]
 8004c9c:	f003 0302 	and.w	r3, r3, #2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d0ee      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ca4:	4b1a      	ldr	r3, [pc, #104]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ca6:	6a1b      	ldr	r3, [r3, #32]
 8004ca8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	4917      	ldr	r1, [pc, #92]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004cb6:	7dfb      	ldrb	r3, [r7, #23]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d105      	bne.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cbc:	4b14      	ldr	r3, [pc, #80]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cbe:	69db      	ldr	r3, [r3, #28]
 8004cc0:	4a13      	ldr	r2, [pc, #76]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cc6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0302 	and.w	r3, r3, #2
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d008      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004cd4:	4b0e      	ldr	r3, [pc, #56]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	490b      	ldr	r1, [pc, #44]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0310 	and.w	r3, r3, #16
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d008      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cf2:	4b07      	ldr	r3, [pc, #28]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	4904      	ldr	r1, [pc, #16]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3718      	adds	r7, #24
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	40021000 	.word	0x40021000
 8004d14:	40007000 	.word	0x40007000
 8004d18:	42420440 	.word	0x42420440

08004d1c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004d1c:	b590      	push	{r4, r7, lr}
 8004d1e:	b08d      	sub	sp, #52	; 0x34
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004d24:	4b58      	ldr	r3, [pc, #352]	; (8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8004d26:	f107 040c 	add.w	r4, r7, #12
 8004d2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004d2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004d30:	f240 2301 	movw	r3, #513	; 0x201
 8004d34:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004d36:	2300      	movs	r3, #0
 8004d38:	627b      	str	r3, [r7, #36]	; 0x24
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d3e:	2300      	movs	r3, #0
 8004d40:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004d42:	2300      	movs	r3, #0
 8004d44:	61fb      	str	r3, [r7, #28]
 8004d46:	2300      	movs	r3, #0
 8004d48:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b10      	cmp	r3, #16
 8004d4e:	d00a      	beq.n	8004d66 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2b10      	cmp	r3, #16
 8004d54:	f200 808e 	bhi.w	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d049      	beq.n	8004df2 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d079      	beq.n	8004e58 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004d64:	e086      	b.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8004d66:	4b49      	ldr	r3, [pc, #292]	; (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004d6c:	4b47      	ldr	r3, [pc, #284]	; (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d07f      	beq.n	8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	0c9b      	lsrs	r3, r3, #18
 8004d7c:	f003 030f 	and.w	r3, r3, #15
 8004d80:	3330      	adds	r3, #48	; 0x30
 8004d82:	443b      	add	r3, r7
 8004d84:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004d88:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d017      	beq.n	8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004d94:	4b3d      	ldr	r3, [pc, #244]	; (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	0c5b      	lsrs	r3, r3, #17
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	3330      	adds	r3, #48	; 0x30
 8004da0:	443b      	add	r3, r7
 8004da2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004da6:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00d      	beq.n	8004dce <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004db2:	4a37      	ldr	r2, [pc, #220]	; (8004e90 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8004db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db6:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dba:	6a3b      	ldr	r3, [r7, #32]
 8004dbc:	fb02 f303 	mul.w	r3, r2, r3
 8004dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004dc2:	e004      	b.n	8004dce <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004dc4:	6a3b      	ldr	r3, [r7, #32]
 8004dc6:	4a33      	ldr	r2, [pc, #204]	; (8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004dc8:	fb02 f303 	mul.w	r3, r2, r3
 8004dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004dce:	4b2f      	ldr	r3, [pc, #188]	; (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004dda:	d102      	bne.n	8004de2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8004ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dde:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004de0:	e04a      	b.n	8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8004de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004de4:	005b      	lsls	r3, r3, #1
 8004de6:	4a2c      	ldr	r2, [pc, #176]	; (8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8004de8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dec:	085b      	lsrs	r3, r3, #1
 8004dee:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004df0:	e042      	b.n	8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8004df2:	4b26      	ldr	r3, [pc, #152]	; (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e02:	d108      	bne.n	8004e16 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d003      	beq.n	8004e16 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8004e0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e12:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e14:	e01f      	b.n	8004e56 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e20:	d109      	bne.n	8004e36 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8004e22:	4b1a      	ldr	r3, [pc, #104]	; (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8004e2e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004e32:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e34:	e00f      	b.n	8004e56 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e40:	d11c      	bne.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8004e42:	4b12      	ldr	r3, [pc, #72]	; (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d016      	beq.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8004e4e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004e52:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004e54:	e012      	b.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8004e56:	e011      	b.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004e58:	f7ff fe78 	bl	8004b4c <HAL_RCC_GetPCLK2Freq>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	4b0b      	ldr	r3, [pc, #44]	; (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	0b9b      	lsrs	r3, r3, #14
 8004e64:	f003 0303 	and.w	r3, r3, #3
 8004e68:	3301      	adds	r3, #1
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e70:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004e72:	e004      	b.n	8004e7e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004e74:	bf00      	nop
 8004e76:	e002      	b.n	8004e7e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004e78:	bf00      	nop
 8004e7a:	e000      	b.n	8004e7e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004e7c:	bf00      	nop
    }
  }
  return (frequency);
 8004e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3734      	adds	r7, #52	; 0x34
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd90      	pop	{r4, r7, pc}
 8004e88:	0800aab0 	.word	0x0800aab0
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	007a1200 	.word	0x007a1200
 8004e94:	003d0900 	.word	0x003d0900
 8004e98:	aaaaaaab 	.word	0xaaaaaaab

08004e9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e041      	b.n	8004f32 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d106      	bne.n	8004ec8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f7fc f9aa 	bl	800121c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2202      	movs	r2, #2
 8004ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	3304      	adds	r3, #4
 8004ed8:	4619      	mov	r1, r3
 8004eda:	4610      	mov	r0, r2
 8004edc:	f000 fc7c 	bl	80057d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3708      	adds	r7, #8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
	...

08004f3c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b085      	sub	sp, #20
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d001      	beq.n	8004f54 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e032      	b.n	8004fba <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2202      	movs	r2, #2
 8004f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a18      	ldr	r2, [pc, #96]	; (8004fc4 <HAL_TIM_Base_Start+0x88>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d00e      	beq.n	8004f84 <HAL_TIM_Base_Start+0x48>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f6e:	d009      	beq.n	8004f84 <HAL_TIM_Base_Start+0x48>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a14      	ldr	r2, [pc, #80]	; (8004fc8 <HAL_TIM_Base_Start+0x8c>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d004      	beq.n	8004f84 <HAL_TIM_Base_Start+0x48>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a13      	ldr	r2, [pc, #76]	; (8004fcc <HAL_TIM_Base_Start+0x90>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d111      	bne.n	8004fa8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f003 0307 	and.w	r3, r3, #7
 8004f8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2b06      	cmp	r3, #6
 8004f94:	d010      	beq.n	8004fb8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f042 0201 	orr.w	r2, r2, #1
 8004fa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa6:	e007      	b.n	8004fb8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f042 0201 	orr.w	r2, r2, #1
 8004fb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bc80      	pop	{r7}
 8004fc2:	4770      	bx	lr
 8004fc4:	40012c00 	.word	0x40012c00
 8004fc8:	40000400 	.word	0x40000400
 8004fcc:	40000800 	.word	0x40000800

08004fd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d001      	beq.n	8004fe8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e03a      	b.n	800505e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2202      	movs	r2, #2
 8004fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68da      	ldr	r2, [r3, #12]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f042 0201 	orr.w	r2, r2, #1
 8004ffe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a18      	ldr	r2, [pc, #96]	; (8005068 <HAL_TIM_Base_Start_IT+0x98>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d00e      	beq.n	8005028 <HAL_TIM_Base_Start_IT+0x58>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005012:	d009      	beq.n	8005028 <HAL_TIM_Base_Start_IT+0x58>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a14      	ldr	r2, [pc, #80]	; (800506c <HAL_TIM_Base_Start_IT+0x9c>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d004      	beq.n	8005028 <HAL_TIM_Base_Start_IT+0x58>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a13      	ldr	r2, [pc, #76]	; (8005070 <HAL_TIM_Base_Start_IT+0xa0>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d111      	bne.n	800504c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 0307 	and.w	r3, r3, #7
 8005032:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2b06      	cmp	r3, #6
 8005038:	d010      	beq.n	800505c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f042 0201 	orr.w	r2, r2, #1
 8005048:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800504a:	e007      	b.n	800505c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f042 0201 	orr.w	r2, r2, #1
 800505a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	3714      	adds	r7, #20
 8005062:	46bd      	mov	sp, r7
 8005064:	bc80      	pop	{r7}
 8005066:	4770      	bx	lr
 8005068:	40012c00 	.word	0x40012c00
 800506c:	40000400 	.word	0x40000400
 8005070:	40000800 	.word	0x40000800

08005074 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d101      	bne.n	8005086 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e041      	b.n	800510a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800508c:	b2db      	uxtb	r3, r3
 800508e:	2b00      	cmp	r3, #0
 8005090:	d106      	bne.n	80050a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f000 f839 	bl	8005112 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2202      	movs	r2, #2
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	3304      	adds	r3, #4
 80050b0:	4619      	mov	r1, r3
 80050b2:	4610      	mov	r0, r2
 80050b4:	f000 fb90 	bl	80057d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3708      	adds	r7, #8
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005112:	b480      	push	{r7}
 8005114:	b083      	sub	sp, #12
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800511a:	bf00      	nop
 800511c:	370c      	adds	r7, #12
 800511e:	46bd      	mov	sp, r7
 8005120:	bc80      	pop	{r7}
 8005122:	4770      	bx	lr

08005124 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d109      	bne.n	8005148 <HAL_TIM_PWM_Start+0x24>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800513a:	b2db      	uxtb	r3, r3
 800513c:	2b01      	cmp	r3, #1
 800513e:	bf14      	ite	ne
 8005140:	2301      	movne	r3, #1
 8005142:	2300      	moveq	r3, #0
 8005144:	b2db      	uxtb	r3, r3
 8005146:	e022      	b.n	800518e <HAL_TIM_PWM_Start+0x6a>
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	2b04      	cmp	r3, #4
 800514c:	d109      	bne.n	8005162 <HAL_TIM_PWM_Start+0x3e>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b01      	cmp	r3, #1
 8005158:	bf14      	ite	ne
 800515a:	2301      	movne	r3, #1
 800515c:	2300      	moveq	r3, #0
 800515e:	b2db      	uxtb	r3, r3
 8005160:	e015      	b.n	800518e <HAL_TIM_PWM_Start+0x6a>
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	2b08      	cmp	r3, #8
 8005166:	d109      	bne.n	800517c <HAL_TIM_PWM_Start+0x58>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800516e:	b2db      	uxtb	r3, r3
 8005170:	2b01      	cmp	r3, #1
 8005172:	bf14      	ite	ne
 8005174:	2301      	movne	r3, #1
 8005176:	2300      	moveq	r3, #0
 8005178:	b2db      	uxtb	r3, r3
 800517a:	e008      	b.n	800518e <HAL_TIM_PWM_Start+0x6a>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005182:	b2db      	uxtb	r3, r3
 8005184:	2b01      	cmp	r3, #1
 8005186:	bf14      	ite	ne
 8005188:	2301      	movne	r3, #1
 800518a:	2300      	moveq	r3, #0
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d001      	beq.n	8005196 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e05e      	b.n	8005254 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d104      	bne.n	80051a6 <HAL_TIM_PWM_Start+0x82>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2202      	movs	r2, #2
 80051a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051a4:	e013      	b.n	80051ce <HAL_TIM_PWM_Start+0xaa>
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	2b04      	cmp	r3, #4
 80051aa:	d104      	bne.n	80051b6 <HAL_TIM_PWM_Start+0x92>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2202      	movs	r2, #2
 80051b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051b4:	e00b      	b.n	80051ce <HAL_TIM_PWM_Start+0xaa>
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b08      	cmp	r3, #8
 80051ba:	d104      	bne.n	80051c6 <HAL_TIM_PWM_Start+0xa2>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2202      	movs	r2, #2
 80051c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051c4:	e003      	b.n	80051ce <HAL_TIM_PWM_Start+0xaa>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2202      	movs	r2, #2
 80051ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2201      	movs	r2, #1
 80051d4:	6839      	ldr	r1, [r7, #0]
 80051d6:	4618      	mov	r0, r3
 80051d8:	f000 fd7e 	bl	8005cd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a1e      	ldr	r2, [pc, #120]	; (800525c <HAL_TIM_PWM_Start+0x138>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d107      	bne.n	80051f6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a18      	ldr	r2, [pc, #96]	; (800525c <HAL_TIM_PWM_Start+0x138>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d00e      	beq.n	800521e <HAL_TIM_PWM_Start+0xfa>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005208:	d009      	beq.n	800521e <HAL_TIM_PWM_Start+0xfa>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a14      	ldr	r2, [pc, #80]	; (8005260 <HAL_TIM_PWM_Start+0x13c>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d004      	beq.n	800521e <HAL_TIM_PWM_Start+0xfa>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a12      	ldr	r2, [pc, #72]	; (8005264 <HAL_TIM_PWM_Start+0x140>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d111      	bne.n	8005242 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	f003 0307 	and.w	r3, r3, #7
 8005228:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2b06      	cmp	r3, #6
 800522e:	d010      	beq.n	8005252 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f042 0201 	orr.w	r2, r2, #1
 800523e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005240:	e007      	b.n	8005252 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f042 0201 	orr.w	r2, r2, #1
 8005250:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005252:	2300      	movs	r3, #0
}
 8005254:	4618      	mov	r0, r3
 8005256:	3710      	adds	r7, #16
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	40012c00 	.word	0x40012c00
 8005260:	40000400 	.word	0x40000400
 8005264:	40000800 	.word	0x40000800

08005268 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b082      	sub	sp, #8
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	f003 0302 	and.w	r3, r3, #2
 800527a:	2b02      	cmp	r3, #2
 800527c:	d122      	bne.n	80052c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	2b02      	cmp	r3, #2
 800528a:	d11b      	bne.n	80052c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f06f 0202 	mvn.w	r2, #2
 8005294:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2201      	movs	r2, #1
 800529a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	f003 0303 	and.w	r3, r3, #3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d003      	beq.n	80052b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 fa78 	bl	80057a0 <HAL_TIM_IC_CaptureCallback>
 80052b0:	e005      	b.n	80052be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 fa6b 	bl	800578e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f000 fa7a 	bl	80057b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	f003 0304 	and.w	r3, r3, #4
 80052ce:	2b04      	cmp	r3, #4
 80052d0:	d122      	bne.n	8005318 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f003 0304 	and.w	r3, r3, #4
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d11b      	bne.n	8005318 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f06f 0204 	mvn.w	r2, #4
 80052e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2202      	movs	r2, #2
 80052ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 fa4e 	bl	80057a0 <HAL_TIM_IC_CaptureCallback>
 8005304:	e005      	b.n	8005312 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fa41 	bl	800578e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 fa50 	bl	80057b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	691b      	ldr	r3, [r3, #16]
 800531e:	f003 0308 	and.w	r3, r3, #8
 8005322:	2b08      	cmp	r3, #8
 8005324:	d122      	bne.n	800536c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	f003 0308 	and.w	r3, r3, #8
 8005330:	2b08      	cmp	r3, #8
 8005332:	d11b      	bne.n	800536c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f06f 0208 	mvn.w	r2, #8
 800533c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2204      	movs	r2, #4
 8005342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	f003 0303 	and.w	r3, r3, #3
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 fa24 	bl	80057a0 <HAL_TIM_IC_CaptureCallback>
 8005358:	e005      	b.n	8005366 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 fa17 	bl	800578e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f000 fa26 	bl	80057b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	f003 0310 	and.w	r3, r3, #16
 8005376:	2b10      	cmp	r3, #16
 8005378:	d122      	bne.n	80053c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	f003 0310 	and.w	r3, r3, #16
 8005384:	2b10      	cmp	r3, #16
 8005386:	d11b      	bne.n	80053c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f06f 0210 	mvn.w	r2, #16
 8005390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2208      	movs	r2, #8
 8005396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d003      	beq.n	80053ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 f9fa 	bl	80057a0 <HAL_TIM_IC_CaptureCallback>
 80053ac:	e005      	b.n	80053ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 f9ed 	bl	800578e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 f9fc 	bl	80057b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d10e      	bne.n	80053ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d107      	bne.n	80053ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f06f 0201 	mvn.w	r2, #1
 80053e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 f9c8 	bl	800577c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053f6:	2b80      	cmp	r3, #128	; 0x80
 80053f8:	d10e      	bne.n	8005418 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005404:	2b80      	cmp	r3, #128	; 0x80
 8005406:	d107      	bne.n	8005418 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 fceb 	bl	8005dee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005422:	2b40      	cmp	r3, #64	; 0x40
 8005424:	d10e      	bne.n	8005444 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005430:	2b40      	cmp	r3, #64	; 0x40
 8005432:	d107      	bne.n	8005444 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800543c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 f9c0 	bl	80057c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	f003 0320 	and.w	r3, r3, #32
 800544e:	2b20      	cmp	r3, #32
 8005450:	d10e      	bne.n	8005470 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	f003 0320 	and.w	r3, r3, #32
 800545c:	2b20      	cmp	r3, #32
 800545e:	d107      	bne.n	8005470 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f06f 0220 	mvn.w	r2, #32
 8005468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 fcb6 	bl	8005ddc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005470:	bf00      	nop
 8005472:	3708      	adds	r7, #8
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800548a:	2b01      	cmp	r3, #1
 800548c:	d101      	bne.n	8005492 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800548e:	2302      	movs	r3, #2
 8005490:	e0ac      	b.n	80055ec <HAL_TIM_PWM_ConfigChannel+0x174>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2201      	movs	r2, #1
 8005496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2b0c      	cmp	r3, #12
 800549e:	f200 809f 	bhi.w	80055e0 <HAL_TIM_PWM_ConfigChannel+0x168>
 80054a2:	a201      	add	r2, pc, #4	; (adr r2, 80054a8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80054a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a8:	080054dd 	.word	0x080054dd
 80054ac:	080055e1 	.word	0x080055e1
 80054b0:	080055e1 	.word	0x080055e1
 80054b4:	080055e1 	.word	0x080055e1
 80054b8:	0800551d 	.word	0x0800551d
 80054bc:	080055e1 	.word	0x080055e1
 80054c0:	080055e1 	.word	0x080055e1
 80054c4:	080055e1 	.word	0x080055e1
 80054c8:	0800555f 	.word	0x0800555f
 80054cc:	080055e1 	.word	0x080055e1
 80054d0:	080055e1 	.word	0x080055e1
 80054d4:	080055e1 	.word	0x080055e1
 80054d8:	0800559f 	.word	0x0800559f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68b9      	ldr	r1, [r7, #8]
 80054e2:	4618      	mov	r0, r3
 80054e4:	f000 f9da 	bl	800589c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	699a      	ldr	r2, [r3, #24]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0208 	orr.w	r2, r2, #8
 80054f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	699a      	ldr	r2, [r3, #24]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f022 0204 	bic.w	r2, r2, #4
 8005506:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6999      	ldr	r1, [r3, #24]
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	691a      	ldr	r2, [r3, #16]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	619a      	str	r2, [r3, #24]
      break;
 800551a:	e062      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	68b9      	ldr	r1, [r7, #8]
 8005522:	4618      	mov	r0, r3
 8005524:	f000 fa20 	bl	8005968 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	699a      	ldr	r2, [r3, #24]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005536:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	699a      	ldr	r2, [r3, #24]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005546:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	6999      	ldr	r1, [r3, #24]
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	021a      	lsls	r2, r3, #8
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	430a      	orrs	r2, r1
 800555a:	619a      	str	r2, [r3, #24]
      break;
 800555c:	e041      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68b9      	ldr	r1, [r7, #8]
 8005564:	4618      	mov	r0, r3
 8005566:	f000 fa69 	bl	8005a3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	69da      	ldr	r2, [r3, #28]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f042 0208 	orr.w	r2, r2, #8
 8005578:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	69da      	ldr	r2, [r3, #28]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f022 0204 	bic.w	r2, r2, #4
 8005588:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	69d9      	ldr	r1, [r3, #28]
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	691a      	ldr	r2, [r3, #16]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	430a      	orrs	r2, r1
 800559a:	61da      	str	r2, [r3, #28]
      break;
 800559c:	e021      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68b9      	ldr	r1, [r7, #8]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f000 fab3 	bl	8005b10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	69da      	ldr	r2, [r3, #28]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	69da      	ldr	r2, [r3, #28]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	69d9      	ldr	r1, [r3, #28]
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	691b      	ldr	r3, [r3, #16]
 80055d4:	021a      	lsls	r2, r3, #8
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	430a      	orrs	r2, r1
 80055dc:	61da      	str	r2, [r3, #28]
      break;
 80055de:	e000      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80055e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3710      	adds	r7, #16
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005604:	2b01      	cmp	r3, #1
 8005606:	d101      	bne.n	800560c <HAL_TIM_ConfigClockSource+0x18>
 8005608:	2302      	movs	r3, #2
 800560a:	e0b3      	b.n	8005774 <HAL_TIM_ConfigClockSource+0x180>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2202      	movs	r2, #2
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800562a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005632:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68fa      	ldr	r2, [r7, #12]
 800563a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005644:	d03e      	beq.n	80056c4 <HAL_TIM_ConfigClockSource+0xd0>
 8005646:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800564a:	f200 8087 	bhi.w	800575c <HAL_TIM_ConfigClockSource+0x168>
 800564e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005652:	f000 8085 	beq.w	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005656:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800565a:	d87f      	bhi.n	800575c <HAL_TIM_ConfigClockSource+0x168>
 800565c:	2b70      	cmp	r3, #112	; 0x70
 800565e:	d01a      	beq.n	8005696 <HAL_TIM_ConfigClockSource+0xa2>
 8005660:	2b70      	cmp	r3, #112	; 0x70
 8005662:	d87b      	bhi.n	800575c <HAL_TIM_ConfigClockSource+0x168>
 8005664:	2b60      	cmp	r3, #96	; 0x60
 8005666:	d050      	beq.n	800570a <HAL_TIM_ConfigClockSource+0x116>
 8005668:	2b60      	cmp	r3, #96	; 0x60
 800566a:	d877      	bhi.n	800575c <HAL_TIM_ConfigClockSource+0x168>
 800566c:	2b50      	cmp	r3, #80	; 0x50
 800566e:	d03c      	beq.n	80056ea <HAL_TIM_ConfigClockSource+0xf6>
 8005670:	2b50      	cmp	r3, #80	; 0x50
 8005672:	d873      	bhi.n	800575c <HAL_TIM_ConfigClockSource+0x168>
 8005674:	2b40      	cmp	r3, #64	; 0x40
 8005676:	d058      	beq.n	800572a <HAL_TIM_ConfigClockSource+0x136>
 8005678:	2b40      	cmp	r3, #64	; 0x40
 800567a:	d86f      	bhi.n	800575c <HAL_TIM_ConfigClockSource+0x168>
 800567c:	2b30      	cmp	r3, #48	; 0x30
 800567e:	d064      	beq.n	800574a <HAL_TIM_ConfigClockSource+0x156>
 8005680:	2b30      	cmp	r3, #48	; 0x30
 8005682:	d86b      	bhi.n	800575c <HAL_TIM_ConfigClockSource+0x168>
 8005684:	2b20      	cmp	r3, #32
 8005686:	d060      	beq.n	800574a <HAL_TIM_ConfigClockSource+0x156>
 8005688:	2b20      	cmp	r3, #32
 800568a:	d867      	bhi.n	800575c <HAL_TIM_ConfigClockSource+0x168>
 800568c:	2b00      	cmp	r3, #0
 800568e:	d05c      	beq.n	800574a <HAL_TIM_ConfigClockSource+0x156>
 8005690:	2b10      	cmp	r3, #16
 8005692:	d05a      	beq.n	800574a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005694:	e062      	b.n	800575c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6818      	ldr	r0, [r3, #0]
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	6899      	ldr	r1, [r3, #8]
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	685a      	ldr	r2, [r3, #4]
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f000 faf8 	bl	8005c9a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80056b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	609a      	str	r2, [r3, #8]
      break;
 80056c2:	e04e      	b.n	8005762 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6818      	ldr	r0, [r3, #0]
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	6899      	ldr	r1, [r3, #8]
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	685a      	ldr	r2, [r3, #4]
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	f000 fae1 	bl	8005c9a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	689a      	ldr	r2, [r3, #8]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056e6:	609a      	str	r2, [r3, #8]
      break;
 80056e8:	e03b      	b.n	8005762 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6818      	ldr	r0, [r3, #0]
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	6859      	ldr	r1, [r3, #4]
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	461a      	mov	r2, r3
 80056f8:	f000 fa58 	bl	8005bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2150      	movs	r1, #80	; 0x50
 8005702:	4618      	mov	r0, r3
 8005704:	f000 faaf 	bl	8005c66 <TIM_ITRx_SetConfig>
      break;
 8005708:	e02b      	b.n	8005762 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6818      	ldr	r0, [r3, #0]
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	6859      	ldr	r1, [r3, #4]
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	461a      	mov	r2, r3
 8005718:	f000 fa76 	bl	8005c08 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2160      	movs	r1, #96	; 0x60
 8005722:	4618      	mov	r0, r3
 8005724:	f000 fa9f 	bl	8005c66 <TIM_ITRx_SetConfig>
      break;
 8005728:	e01b      	b.n	8005762 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6818      	ldr	r0, [r3, #0]
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	6859      	ldr	r1, [r3, #4]
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	461a      	mov	r2, r3
 8005738:	f000 fa38 	bl	8005bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2140      	movs	r1, #64	; 0x40
 8005742:	4618      	mov	r0, r3
 8005744:	f000 fa8f 	bl	8005c66 <TIM_ITRx_SetConfig>
      break;
 8005748:	e00b      	b.n	8005762 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4619      	mov	r1, r3
 8005754:	4610      	mov	r0, r2
 8005756:	f000 fa86 	bl	8005c66 <TIM_ITRx_SetConfig>
        break;
 800575a:	e002      	b.n	8005762 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800575c:	bf00      	nop
 800575e:	e000      	b.n	8005762 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005760:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2201      	movs	r2, #1
 8005766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005784:	bf00      	nop
 8005786:	370c      	adds	r7, #12
 8005788:	46bd      	mov	sp, r7
 800578a:	bc80      	pop	{r7}
 800578c:	4770      	bx	lr

0800578e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800578e:	b480      	push	{r7}
 8005790:	b083      	sub	sp, #12
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005796:	bf00      	nop
 8005798:	370c      	adds	r7, #12
 800579a:	46bd      	mov	sp, r7
 800579c:	bc80      	pop	{r7}
 800579e:	4770      	bx	lr

080057a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057a8:	bf00      	nop
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bc80      	pop	{r7}
 80057b0:	4770      	bx	lr

080057b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b083      	sub	sp, #12
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057ba:	bf00      	nop
 80057bc:	370c      	adds	r7, #12
 80057be:	46bd      	mov	sp, r7
 80057c0:	bc80      	pop	{r7}
 80057c2:	4770      	bx	lr

080057c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bc80      	pop	{r7}
 80057d4:	4770      	bx	lr
	...

080057d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a29      	ldr	r2, [pc, #164]	; (8005890 <TIM_Base_SetConfig+0xb8>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d00b      	beq.n	8005808 <TIM_Base_SetConfig+0x30>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057f6:	d007      	beq.n	8005808 <TIM_Base_SetConfig+0x30>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a26      	ldr	r2, [pc, #152]	; (8005894 <TIM_Base_SetConfig+0xbc>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d003      	beq.n	8005808 <TIM_Base_SetConfig+0x30>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a25      	ldr	r2, [pc, #148]	; (8005898 <TIM_Base_SetConfig+0xc0>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d108      	bne.n	800581a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800580e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a1c      	ldr	r2, [pc, #112]	; (8005890 <TIM_Base_SetConfig+0xb8>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d00b      	beq.n	800583a <TIM_Base_SetConfig+0x62>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005828:	d007      	beq.n	800583a <TIM_Base_SetConfig+0x62>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a19      	ldr	r2, [pc, #100]	; (8005894 <TIM_Base_SetConfig+0xbc>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d003      	beq.n	800583a <TIM_Base_SetConfig+0x62>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a18      	ldr	r2, [pc, #96]	; (8005898 <TIM_Base_SetConfig+0xc0>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d108      	bne.n	800584c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005840:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	4313      	orrs	r3, r2
 800584a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	4313      	orrs	r3, r2
 8005858:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	68fa      	ldr	r2, [r7, #12]
 800585e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	689a      	ldr	r2, [r3, #8]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a07      	ldr	r2, [pc, #28]	; (8005890 <TIM_Base_SetConfig+0xb8>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d103      	bne.n	8005880 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	691a      	ldr	r2, [r3, #16]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	615a      	str	r2, [r3, #20]
}
 8005886:	bf00      	nop
 8005888:	3714      	adds	r7, #20
 800588a:	46bd      	mov	sp, r7
 800588c:	bc80      	pop	{r7}
 800588e:	4770      	bx	lr
 8005890:	40012c00 	.word	0x40012c00
 8005894:	40000400 	.word	0x40000400
 8005898:	40000800 	.word	0x40000800

0800589c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800589c:	b480      	push	{r7}
 800589e:	b087      	sub	sp, #28
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a1b      	ldr	r3, [r3, #32]
 80058aa:	f023 0201 	bic.w	r2, r3, #1
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a1b      	ldr	r3, [r3, #32]
 80058b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f023 0303 	bic.w	r3, r3, #3
 80058d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	68fa      	ldr	r2, [r7, #12]
 80058da:	4313      	orrs	r3, r2
 80058dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	f023 0302 	bic.w	r3, r3, #2
 80058e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a1c      	ldr	r2, [pc, #112]	; (8005964 <TIM_OC1_SetConfig+0xc8>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d10c      	bne.n	8005912 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	f023 0308 	bic.w	r3, r3, #8
 80058fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	4313      	orrs	r3, r2
 8005908:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	f023 0304 	bic.w	r3, r3, #4
 8005910:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a13      	ldr	r2, [pc, #76]	; (8005964 <TIM_OC1_SetConfig+0xc8>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d111      	bne.n	800593e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005920:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005928:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	695b      	ldr	r3, [r3, #20]
 800592e:	693a      	ldr	r2, [r7, #16]
 8005930:	4313      	orrs	r3, r2
 8005932:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	699b      	ldr	r3, [r3, #24]
 8005938:	693a      	ldr	r2, [r7, #16]
 800593a:	4313      	orrs	r3, r2
 800593c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	685a      	ldr	r2, [r3, #4]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	697a      	ldr	r2, [r7, #20]
 8005956:	621a      	str	r2, [r3, #32]
}
 8005958:	bf00      	nop
 800595a:	371c      	adds	r7, #28
 800595c:	46bd      	mov	sp, r7
 800595e:	bc80      	pop	{r7}
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	40012c00 	.word	0x40012c00

08005968 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005968:	b480      	push	{r7}
 800596a:	b087      	sub	sp, #28
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	f023 0210 	bic.w	r2, r3, #16
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800599e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	021b      	lsls	r3, r3, #8
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f023 0320 	bic.w	r3, r3, #32
 80059b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	011b      	lsls	r3, r3, #4
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	4313      	orrs	r3, r2
 80059be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a1d      	ldr	r2, [pc, #116]	; (8005a38 <TIM_OC2_SetConfig+0xd0>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d10d      	bne.n	80059e4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	011b      	lsls	r3, r3, #4
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	4313      	orrs	r3, r2
 80059da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a14      	ldr	r2, [pc, #80]	; (8005a38 <TIM_OC2_SetConfig+0xd0>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d113      	bne.n	8005a14 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	695b      	ldr	r3, [r3, #20]
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	699b      	ldr	r3, [r3, #24]
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	693a      	ldr	r2, [r7, #16]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685a      	ldr	r2, [r3, #4]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	697a      	ldr	r2, [r7, #20]
 8005a2c:	621a      	str	r2, [r3, #32]
}
 8005a2e:	bf00      	nop
 8005a30:	371c      	adds	r7, #28
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bc80      	pop	{r7}
 8005a36:	4770      	bx	lr
 8005a38:	40012c00 	.word	0x40012c00

08005a3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b087      	sub	sp, #28
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a1b      	ldr	r3, [r3, #32]
 8005a4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	69db      	ldr	r3, [r3, #28]
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f023 0303 	bic.w	r3, r3, #3
 8005a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	021b      	lsls	r3, r3, #8
 8005a8c:	697a      	ldr	r2, [r7, #20]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a1d      	ldr	r2, [pc, #116]	; (8005b0c <TIM_OC3_SetConfig+0xd0>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d10d      	bne.n	8005ab6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005aa0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	021b      	lsls	r3, r3, #8
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ab4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a14      	ldr	r2, [pc, #80]	; (8005b0c <TIM_OC3_SetConfig+0xd0>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d113      	bne.n	8005ae6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ac4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005acc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	011b      	lsls	r3, r3, #4
 8005ad4:	693a      	ldr	r2, [r7, #16]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	699b      	ldr	r3, [r3, #24]
 8005ade:	011b      	lsls	r3, r3, #4
 8005ae0:	693a      	ldr	r2, [r7, #16]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	693a      	ldr	r2, [r7, #16]
 8005aea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	68fa      	ldr	r2, [r7, #12]
 8005af0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	685a      	ldr	r2, [r3, #4]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	697a      	ldr	r2, [r7, #20]
 8005afe:	621a      	str	r2, [r3, #32]
}
 8005b00:	bf00      	nop
 8005b02:	371c      	adds	r7, #28
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bc80      	pop	{r7}
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	40012c00 	.word	0x40012c00

08005b10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	69db      	ldr	r3, [r3, #28]
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	021b      	lsls	r3, r3, #8
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	031b      	lsls	r3, r3, #12
 8005b62:	693a      	ldr	r2, [r7, #16]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a0f      	ldr	r2, [pc, #60]	; (8005ba8 <TIM_OC4_SetConfig+0x98>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d109      	bne.n	8005b84 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	695b      	ldr	r3, [r3, #20]
 8005b7c:	019b      	lsls	r3, r3, #6
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	697a      	ldr	r2, [r7, #20]
 8005b88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	685a      	ldr	r2, [r3, #4]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	621a      	str	r2, [r3, #32]
}
 8005b9e:	bf00      	nop
 8005ba0:	371c      	adds	r7, #28
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bc80      	pop	{r7}
 8005ba6:	4770      	bx	lr
 8005ba8:	40012c00 	.word	0x40012c00

08005bac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b087      	sub	sp, #28
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6a1b      	ldr	r3, [r3, #32]
 8005bbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	f023 0201 	bic.w	r2, r3, #1
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	699b      	ldr	r3, [r3, #24]
 8005bce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	011b      	lsls	r3, r3, #4
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	f023 030a 	bic.w	r3, r3, #10
 8005be8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005bea:	697a      	ldr	r2, [r7, #20]
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	693a      	ldr	r2, [r7, #16]
 8005bf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	697a      	ldr	r2, [r7, #20]
 8005bfc:	621a      	str	r2, [r3, #32]
}
 8005bfe:	bf00      	nop
 8005c00:	371c      	adds	r7, #28
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bc80      	pop	{r7}
 8005c06:	4770      	bx	lr

08005c08 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b087      	sub	sp, #28
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6a1b      	ldr	r3, [r3, #32]
 8005c18:	f023 0210 	bic.w	r2, r3, #16
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	699b      	ldr	r3, [r3, #24]
 8005c24:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	031b      	lsls	r3, r3, #12
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c44:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	011b      	lsls	r3, r3, #4
 8005c4a:	693a      	ldr	r2, [r7, #16]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	697a      	ldr	r2, [r7, #20]
 8005c54:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	693a      	ldr	r2, [r7, #16]
 8005c5a:	621a      	str	r2, [r3, #32]
}
 8005c5c:	bf00      	nop
 8005c5e:	371c      	adds	r7, #28
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bc80      	pop	{r7}
 8005c64:	4770      	bx	lr

08005c66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c66:	b480      	push	{r7}
 8005c68:	b085      	sub	sp, #20
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
 8005c6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c7e:	683a      	ldr	r2, [r7, #0]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	f043 0307 	orr.w	r3, r3, #7
 8005c88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	609a      	str	r2, [r3, #8]
}
 8005c90:	bf00      	nop
 8005c92:	3714      	adds	r7, #20
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bc80      	pop	{r7}
 8005c98:	4770      	bx	lr

08005c9a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c9a:	b480      	push	{r7}
 8005c9c:	b087      	sub	sp, #28
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	60f8      	str	r0, [r7, #12]
 8005ca2:	60b9      	str	r1, [r7, #8]
 8005ca4:	607a      	str	r2, [r7, #4]
 8005ca6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cb4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	021a      	lsls	r2, r3, #8
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	609a      	str	r2, [r3, #8]
}
 8005cce:	bf00      	nop
 8005cd0:	371c      	adds	r7, #28
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bc80      	pop	{r7}
 8005cd6:	4770      	bx	lr

08005cd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b087      	sub	sp, #28
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	f003 031f 	and.w	r3, r3, #31
 8005cea:	2201      	movs	r2, #1
 8005cec:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6a1a      	ldr	r2, [r3, #32]
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	43db      	mvns	r3, r3
 8005cfa:	401a      	ands	r2, r3
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6a1a      	ldr	r2, [r3, #32]
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	f003 031f 	and.w	r3, r3, #31
 8005d0a:	6879      	ldr	r1, [r7, #4]
 8005d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d10:	431a      	orrs	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	621a      	str	r2, [r3, #32]
}
 8005d16:	bf00      	nop
 8005d18:	371c      	adds	r7, #28
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bc80      	pop	{r7}
 8005d1e:	4770      	bx	lr

08005d20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d101      	bne.n	8005d38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d34:	2302      	movs	r3, #2
 8005d36:	e046      	b.n	8005dc6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2202      	movs	r2, #2
 8005d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a16      	ldr	r2, [pc, #88]	; (8005dd0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d00e      	beq.n	8005d9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d84:	d009      	beq.n	8005d9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a12      	ldr	r2, [pc, #72]	; (8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d004      	beq.n	8005d9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a10      	ldr	r2, [pc, #64]	; (8005dd8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d10c      	bne.n	8005db4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005da0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	68ba      	ldr	r2, [r7, #8]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68ba      	ldr	r2, [r7, #8]
 8005db2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3714      	adds	r7, #20
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bc80      	pop	{r7}
 8005dce:	4770      	bx	lr
 8005dd0:	40012c00 	.word	0x40012c00
 8005dd4:	40000400 	.word	0x40000400
 8005dd8:	40000800 	.word	0x40000800

08005ddc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005de4:	bf00      	nop
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bc80      	pop	{r7}
 8005dec:	4770      	bx	lr

08005dee <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005dee:	b480      	push	{r7}
 8005df0:	b083      	sub	sp, #12
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005df6:	bf00      	nop
 8005df8:	370c      	adds	r7, #12
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bc80      	pop	{r7}
 8005dfe:	4770      	bx	lr

08005e00 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005e00:	b084      	sub	sp, #16
 8005e02:	b480      	push	{r7}
 8005e04:	b083      	sub	sp, #12
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
 8005e0a:	f107 0014 	add.w	r0, r7, #20
 8005e0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005e12:	2300      	movs	r3, #0
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	370c      	adds	r7, #12
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bc80      	pop	{r7}
 8005e1c:	b004      	add	sp, #16
 8005e1e:	4770      	bx	lr

08005e20 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b085      	sub	sp, #20
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005e30:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005e34:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3714      	adds	r7, #20
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bc80      	pop	{r7}
 8005e4a:	4770      	bx	lr

08005e4c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005e54:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005e58:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005e60:	b29a      	uxth	r2, r3
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	43db      	mvns	r3, r3
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005e74:	2300      	movs	r3, #0
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3714      	adds	r7, #20
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bc80      	pop	{r7}
 8005e7e:	4770      	bx	lr

08005e80 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	460b      	mov	r3, r1
 8005e8a:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	370c      	adds	r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bc80      	pop	{r7}
 8005e96:	4770      	bx	lr

08005e98 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005e98:	b084      	sub	sp, #16
 8005e9a:	b480      	push	{r7}
 8005e9c:	b083      	sub	sp, #12
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
 8005ea2:	f107 0014 	add.w	r0, r7, #20
 8005ea6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2201      	movs	r2, #1
 8005eae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	370c      	adds	r7, #12
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bc80      	pop	{r7}
 8005ed4:	b004      	add	sp, #16
 8005ed6:	4770      	bx	lr

08005ed8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b09b      	sub	sp, #108	; 0x6c
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	4413      	add	r3, r2
 8005ef2:	881b      	ldrh	r3, [r3, #0]
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005efe:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	78db      	ldrb	r3, [r3, #3]
 8005f06:	2b03      	cmp	r3, #3
 8005f08:	d81f      	bhi.n	8005f4a <USB_ActivateEndpoint+0x72>
 8005f0a:	a201      	add	r2, pc, #4	; (adr r2, 8005f10 <USB_ActivateEndpoint+0x38>)
 8005f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f10:	08005f21 	.word	0x08005f21
 8005f14:	08005f3d 	.word	0x08005f3d
 8005f18:	08005f53 	.word	0x08005f53
 8005f1c:	08005f2f 	.word	0x08005f2f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005f20:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005f24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f28:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005f2c:	e012      	b.n	8005f54 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005f2e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005f32:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8005f36:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005f3a:	e00b      	b.n	8005f54 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005f3c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005f40:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005f44:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005f48:	e004      	b.n	8005f54 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8005f50:	e000      	b.n	8005f54 <USB_ActivateEndpoint+0x7c>
      break;
 8005f52:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	781b      	ldrb	r3, [r3, #0]
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	441a      	add	r2, r3
 8005f5e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005f62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	781b      	ldrb	r3, [r3, #0]
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4413      	add	r3, r2
 8005f80:	881b      	ldrh	r3, [r3, #0]
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	4313      	orrs	r3, r2
 8005f96:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	441a      	add	r2, r3
 8005fa4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8005fa8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005fac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005fb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	7b1b      	ldrb	r3, [r3, #12]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f040 8149 	bne.w	8006258 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	785b      	ldrb	r3, [r3, #1]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f000 8084 	beq.w	80060d8 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	617b      	str	r3, [r7, #20]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	461a      	mov	r2, r3
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	4413      	add	r3, r2
 8005fe2:	617b      	str	r3, [r7, #20]
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	011a      	lsls	r2, r3, #4
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	4413      	add	r3, r2
 8005fee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ff2:	613b      	str	r3, [r7, #16]
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	88db      	ldrh	r3, [r3, #6]
 8005ff8:	085b      	lsrs	r3, r3, #1
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	005b      	lsls	r3, r3, #1
 8005ffe:	b29a      	uxth	r2, r3
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	4413      	add	r3, r2
 800600e:	881b      	ldrh	r3, [r3, #0]
 8006010:	81fb      	strh	r3, [r7, #14]
 8006012:	89fb      	ldrh	r3, [r7, #14]
 8006014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006018:	2b00      	cmp	r3, #0
 800601a:	d01b      	beq.n	8006054 <USB_ActivateEndpoint+0x17c>
 800601c:	687a      	ldr	r2, [r7, #4]
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	4413      	add	r3, r2
 8006026:	881b      	ldrh	r3, [r3, #0]
 8006028:	b29b      	uxth	r3, r3
 800602a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800602e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006032:	81bb      	strh	r3, [r7, #12]
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	441a      	add	r2, r3
 800603e:	89bb      	ldrh	r3, [r7, #12]
 8006040:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006044:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006048:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800604c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006050:	b29b      	uxth	r3, r3
 8006052:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	78db      	ldrb	r3, [r3, #3]
 8006058:	2b01      	cmp	r3, #1
 800605a:	d020      	beq.n	800609e <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800605c:	687a      	ldr	r2, [r7, #4]
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	781b      	ldrb	r3, [r3, #0]
 8006062:	009b      	lsls	r3, r3, #2
 8006064:	4413      	add	r3, r2
 8006066:	881b      	ldrh	r3, [r3, #0]
 8006068:	b29b      	uxth	r3, r3
 800606a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800606e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006072:	813b      	strh	r3, [r7, #8]
 8006074:	893b      	ldrh	r3, [r7, #8]
 8006076:	f083 0320 	eor.w	r3, r3, #32
 800607a:	813b      	strh	r3, [r7, #8]
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	441a      	add	r2, r3
 8006086:	893b      	ldrh	r3, [r7, #8]
 8006088:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800608c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006090:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006094:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006098:	b29b      	uxth	r3, r3
 800609a:	8013      	strh	r3, [r2, #0]
 800609c:	e27f      	b.n	800659e <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	4413      	add	r3, r2
 80060a8:	881b      	ldrh	r3, [r3, #0]
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060b4:	817b      	strh	r3, [r7, #10]
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	441a      	add	r2, r3
 80060c0:	897b      	ldrh	r3, [r7, #10]
 80060c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	8013      	strh	r3, [r2, #0]
 80060d6:	e262      	b.n	800659e <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	461a      	mov	r2, r3
 80060e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060e8:	4413      	add	r3, r2
 80060ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	781b      	ldrb	r3, [r3, #0]
 80060f0:	011a      	lsls	r2, r3, #4
 80060f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060f4:	4413      	add	r3, r2
 80060f6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80060fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	88db      	ldrh	r3, [r3, #6]
 8006100:	085b      	lsrs	r3, r3, #1
 8006102:	b29b      	uxth	r3, r3
 8006104:	005b      	lsls	r3, r3, #1
 8006106:	b29a      	uxth	r2, r3
 8006108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800610a:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	627b      	str	r3, [r7, #36]	; 0x24
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006116:	b29b      	uxth	r3, r3
 8006118:	461a      	mov	r2, r3
 800611a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800611c:	4413      	add	r3, r2
 800611e:	627b      	str	r3, [r7, #36]	; 0x24
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	781b      	ldrb	r3, [r3, #0]
 8006124:	011a      	lsls	r2, r3, #4
 8006126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006128:	4413      	add	r3, r2
 800612a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800612e:	623b      	str	r3, [r7, #32]
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d112      	bne.n	800615e <USB_ActivateEndpoint+0x286>
 8006138:	6a3b      	ldr	r3, [r7, #32]
 800613a:	881b      	ldrh	r3, [r3, #0]
 800613c:	b29b      	uxth	r3, r3
 800613e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006142:	b29a      	uxth	r2, r3
 8006144:	6a3b      	ldr	r3, [r7, #32]
 8006146:	801a      	strh	r2, [r3, #0]
 8006148:	6a3b      	ldr	r3, [r7, #32]
 800614a:	881b      	ldrh	r3, [r3, #0]
 800614c:	b29b      	uxth	r3, r3
 800614e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006152:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006156:	b29a      	uxth	r2, r3
 8006158:	6a3b      	ldr	r3, [r7, #32]
 800615a:	801a      	strh	r2, [r3, #0]
 800615c:	e02f      	b.n	80061be <USB_ActivateEndpoint+0x2e6>
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	2b3e      	cmp	r3, #62	; 0x3e
 8006164:	d813      	bhi.n	800618e <USB_ActivateEndpoint+0x2b6>
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	085b      	lsrs	r3, r3, #1
 800616c:	663b      	str	r3, [r7, #96]	; 0x60
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	691b      	ldr	r3, [r3, #16]
 8006172:	f003 0301 	and.w	r3, r3, #1
 8006176:	2b00      	cmp	r3, #0
 8006178:	d002      	beq.n	8006180 <USB_ActivateEndpoint+0x2a8>
 800617a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800617c:	3301      	adds	r3, #1
 800617e:	663b      	str	r3, [r7, #96]	; 0x60
 8006180:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006182:	b29b      	uxth	r3, r3
 8006184:	029b      	lsls	r3, r3, #10
 8006186:	b29a      	uxth	r2, r3
 8006188:	6a3b      	ldr	r3, [r7, #32]
 800618a:	801a      	strh	r2, [r3, #0]
 800618c:	e017      	b.n	80061be <USB_ActivateEndpoint+0x2e6>
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	095b      	lsrs	r3, r3, #5
 8006194:	663b      	str	r3, [r7, #96]	; 0x60
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	f003 031f 	and.w	r3, r3, #31
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d102      	bne.n	80061a8 <USB_ActivateEndpoint+0x2d0>
 80061a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80061a4:	3b01      	subs	r3, #1
 80061a6:	663b      	str	r3, [r7, #96]	; 0x60
 80061a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	029b      	lsls	r3, r3, #10
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061b8:	b29a      	uxth	r2, r3
 80061ba:	6a3b      	ldr	r3, [r7, #32]
 80061bc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	881b      	ldrh	r3, [r3, #0]
 80061ca:	83fb      	strh	r3, [r7, #30]
 80061cc:	8bfb      	ldrh	r3, [r7, #30]
 80061ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d01b      	beq.n	800620e <USB_ActivateEndpoint+0x336>
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4413      	add	r3, r2
 80061e0:	881b      	ldrh	r3, [r3, #0]
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ec:	83bb      	strh	r3, [r7, #28]
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	009b      	lsls	r3, r3, #2
 80061f6:	441a      	add	r2, r3
 80061f8:	8bbb      	ldrh	r3, [r7, #28]
 80061fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006202:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006206:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800620a:	b29b      	uxth	r3, r3
 800620c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	4413      	add	r3, r2
 8006218:	881b      	ldrh	r3, [r3, #0]
 800621a:	b29b      	uxth	r3, r3
 800621c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006220:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006224:	837b      	strh	r3, [r7, #26]
 8006226:	8b7b      	ldrh	r3, [r7, #26]
 8006228:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800622c:	837b      	strh	r3, [r7, #26]
 800622e:	8b7b      	ldrh	r3, [r7, #26]
 8006230:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006234:	837b      	strh	r3, [r7, #26]
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	441a      	add	r2, r3
 8006240:	8b7b      	ldrh	r3, [r7, #26]
 8006242:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006246:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800624a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800624e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006252:	b29b      	uxth	r3, r3
 8006254:	8013      	strh	r3, [r2, #0]
 8006256:	e1a2      	b.n	800659e <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	781b      	ldrb	r3, [r3, #0]
 800625e:	009b      	lsls	r3, r3, #2
 8006260:	4413      	add	r3, r2
 8006262:	881b      	ldrh	r3, [r3, #0]
 8006264:	b29b      	uxth	r3, r3
 8006266:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800626a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800626e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	781b      	ldrb	r3, [r3, #0]
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	441a      	add	r2, r3
 800627c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8006280:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006284:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006288:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800628c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006290:	b29b      	uxth	r3, r3
 8006292:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	65bb      	str	r3, [r7, #88]	; 0x58
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800629e:	b29b      	uxth	r3, r3
 80062a0:	461a      	mov	r2, r3
 80062a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80062a4:	4413      	add	r3, r2
 80062a6:	65bb      	str	r3, [r7, #88]	; 0x58
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	781b      	ldrb	r3, [r3, #0]
 80062ac:	011a      	lsls	r2, r3, #4
 80062ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80062b0:	4413      	add	r3, r2
 80062b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062b6:	657b      	str	r3, [r7, #84]	; 0x54
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	891b      	ldrh	r3, [r3, #8]
 80062bc:	085b      	lsrs	r3, r3, #1
 80062be:	b29b      	uxth	r3, r3
 80062c0:	005b      	lsls	r3, r3, #1
 80062c2:	b29a      	uxth	r2, r3
 80062c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062c6:	801a      	strh	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	653b      	str	r3, [r7, #80]	; 0x50
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	461a      	mov	r2, r3
 80062d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062d8:	4413      	add	r3, r2
 80062da:	653b      	str	r3, [r7, #80]	; 0x50
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	781b      	ldrb	r3, [r3, #0]
 80062e0:	011a      	lsls	r2, r3, #4
 80062e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062e4:	4413      	add	r3, r2
 80062e6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80062ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	895b      	ldrh	r3, [r3, #10]
 80062f0:	085b      	lsrs	r3, r3, #1
 80062f2:	b29b      	uxth	r3, r3
 80062f4:	005b      	lsls	r3, r3, #1
 80062f6:	b29a      	uxth	r2, r3
 80062f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062fa:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	785b      	ldrb	r3, [r3, #1]
 8006300:	2b00      	cmp	r3, #0
 8006302:	f040 8091 	bne.w	8006428 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	4413      	add	r3, r2
 8006310:	881b      	ldrh	r3, [r3, #0]
 8006312:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8006314:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006316:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800631a:	2b00      	cmp	r3, #0
 800631c:	d01b      	beq.n	8006356 <USB_ActivateEndpoint+0x47e>
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	781b      	ldrb	r3, [r3, #0]
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	4413      	add	r3, r2
 8006328:	881b      	ldrh	r3, [r3, #0]
 800632a:	b29b      	uxth	r3, r3
 800632c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006330:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006334:	877b      	strh	r3, [r7, #58]	; 0x3a
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	009b      	lsls	r3, r3, #2
 800633e:	441a      	add	r2, r3
 8006340:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006342:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006346:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800634a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800634e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006352:	b29b      	uxth	r3, r3
 8006354:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	4413      	add	r3, r2
 8006360:	881b      	ldrh	r3, [r3, #0]
 8006362:	873b      	strh	r3, [r7, #56]	; 0x38
 8006364:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800636a:	2b00      	cmp	r3, #0
 800636c:	d01b      	beq.n	80063a6 <USB_ActivateEndpoint+0x4ce>
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	781b      	ldrb	r3, [r3, #0]
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	4413      	add	r3, r2
 8006378:	881b      	ldrh	r3, [r3, #0]
 800637a:	b29b      	uxth	r3, r3
 800637c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006380:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006384:	86fb      	strh	r3, [r7, #54]	; 0x36
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	441a      	add	r2, r3
 8006390:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006392:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006396:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800639a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800639e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	781b      	ldrb	r3, [r3, #0]
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	4413      	add	r3, r2
 80063b0:	881b      	ldrh	r3, [r3, #0]
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80063b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063bc:	86bb      	strh	r3, [r7, #52]	; 0x34
 80063be:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80063c0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80063c4:	86bb      	strh	r3, [r7, #52]	; 0x34
 80063c6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80063c8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80063cc:	86bb      	strh	r3, [r7, #52]	; 0x34
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	441a      	add	r2, r3
 80063d8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80063da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80063de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80063e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	4413      	add	r3, r2
 80063f8:	881b      	ldrh	r3, [r3, #0]
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006400:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006404:	867b      	strh	r3, [r7, #50]	; 0x32
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	009b      	lsls	r3, r3, #2
 800640e:	441a      	add	r2, r3
 8006410:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8006412:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006416:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800641a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800641e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006422:	b29b      	uxth	r3, r3
 8006424:	8013      	strh	r3, [r2, #0]
 8006426:	e0ba      	b.n	800659e <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	781b      	ldrb	r3, [r3, #0]
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	4413      	add	r3, r2
 8006432:	881b      	ldrh	r3, [r3, #0]
 8006434:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006438:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800643c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006440:	2b00      	cmp	r3, #0
 8006442:	d01d      	beq.n	8006480 <USB_ActivateEndpoint+0x5a8>
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	781b      	ldrb	r3, [r3, #0]
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	4413      	add	r3, r2
 800644e:	881b      	ldrh	r3, [r3, #0]
 8006450:	b29b      	uxth	r3, r3
 8006452:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800645a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	009b      	lsls	r3, r3, #2
 8006466:	441a      	add	r2, r3
 8006468:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800646c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006470:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006474:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006478:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800647c:	b29b      	uxth	r3, r3
 800647e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	781b      	ldrb	r3, [r3, #0]
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	4413      	add	r3, r2
 800648a:	881b      	ldrh	r3, [r3, #0]
 800648c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8006490:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006498:	2b00      	cmp	r3, #0
 800649a:	d01d      	beq.n	80064d8 <USB_ActivateEndpoint+0x600>
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	781b      	ldrb	r3, [r3, #0]
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	4413      	add	r3, r2
 80064a6:	881b      	ldrh	r3, [r3, #0]
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064b2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	781b      	ldrb	r3, [r3, #0]
 80064bc:	009b      	lsls	r3, r3, #2
 80064be:	441a      	add	r2, r3
 80064c0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80064c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064d0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	78db      	ldrb	r3, [r3, #3]
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d024      	beq.n	800652a <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	4413      	add	r3, r2
 80064ea:	881b      	ldrh	r3, [r3, #0]
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064f6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80064fa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80064fe:	f083 0320 	eor.w	r3, r3, #32
 8006502:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006506:	687a      	ldr	r2, [r7, #4]
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	781b      	ldrb	r3, [r3, #0]
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	441a      	add	r2, r3
 8006510:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006514:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006518:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800651c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006520:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006524:	b29b      	uxth	r3, r3
 8006526:	8013      	strh	r3, [r2, #0]
 8006528:	e01d      	b.n	8006566 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	4413      	add	r3, r2
 8006534:	881b      	ldrh	r3, [r3, #0]
 8006536:	b29b      	uxth	r3, r3
 8006538:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800653c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006540:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	441a      	add	r2, r3
 800654e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006552:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006556:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800655a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800655e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006562:	b29b      	uxth	r3, r3
 8006564:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	4413      	add	r3, r2
 8006570:	881b      	ldrh	r3, [r3, #0]
 8006572:	b29b      	uxth	r3, r3
 8006574:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006578:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800657c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	441a      	add	r2, r3
 8006588:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800658a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800658e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006592:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006596:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800659a:	b29b      	uxth	r3, r3
 800659c:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800659e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	376c      	adds	r7, #108	; 0x6c
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bc80      	pop	{r7}
 80065aa:	4770      	bx	lr

080065ac <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b08d      	sub	sp, #52	; 0x34
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	7b1b      	ldrb	r3, [r3, #12]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f040 808e 	bne.w	80066dc <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	785b      	ldrb	r3, [r3, #1]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d044      	beq.n	8006652 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	781b      	ldrb	r3, [r3, #0]
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	4413      	add	r3, r2
 80065d2:	881b      	ldrh	r3, [r3, #0]
 80065d4:	81bb      	strh	r3, [r7, #12]
 80065d6:	89bb      	ldrh	r3, [r7, #12]
 80065d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d01b      	beq.n	8006618 <USB_DeactivateEndpoint+0x6c>
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	781b      	ldrb	r3, [r3, #0]
 80065e6:	009b      	lsls	r3, r3, #2
 80065e8:	4413      	add	r3, r2
 80065ea:	881b      	ldrh	r3, [r3, #0]
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065f6:	817b      	strh	r3, [r7, #10]
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	441a      	add	r2, r3
 8006602:	897b      	ldrh	r3, [r7, #10]
 8006604:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006608:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800660c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006610:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006614:	b29b      	uxth	r3, r3
 8006616:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	4413      	add	r3, r2
 8006622:	881b      	ldrh	r3, [r3, #0]
 8006624:	b29b      	uxth	r3, r3
 8006626:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800662a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800662e:	813b      	strh	r3, [r7, #8]
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	781b      	ldrb	r3, [r3, #0]
 8006636:	009b      	lsls	r3, r3, #2
 8006638:	441a      	add	r2, r3
 800663a:	893b      	ldrh	r3, [r7, #8]
 800663c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006640:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006644:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800664c:	b29b      	uxth	r3, r3
 800664e:	8013      	strh	r3, [r2, #0]
 8006650:	e192      	b.n	8006978 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	009b      	lsls	r3, r3, #2
 800665a:	4413      	add	r3, r2
 800665c:	881b      	ldrh	r3, [r3, #0]
 800665e:	827b      	strh	r3, [r7, #18]
 8006660:	8a7b      	ldrh	r3, [r7, #18]
 8006662:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006666:	2b00      	cmp	r3, #0
 8006668:	d01b      	beq.n	80066a2 <USB_DeactivateEndpoint+0xf6>
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	781b      	ldrb	r3, [r3, #0]
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	4413      	add	r3, r2
 8006674:	881b      	ldrh	r3, [r3, #0]
 8006676:	b29b      	uxth	r3, r3
 8006678:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800667c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006680:	823b      	strh	r3, [r7, #16]
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	781b      	ldrb	r3, [r3, #0]
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	441a      	add	r2, r3
 800668c:	8a3b      	ldrh	r3, [r7, #16]
 800668e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006692:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006696:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800669a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800669e:	b29b      	uxth	r3, r3
 80066a0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	4413      	add	r3, r2
 80066ac:	881b      	ldrh	r3, [r3, #0]
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80066b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066b8:	81fb      	strh	r3, [r7, #14]
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	781b      	ldrb	r3, [r3, #0]
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	441a      	add	r2, r3
 80066c4:	89fb      	ldrh	r3, [r7, #14]
 80066c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	8013      	strh	r3, [r2, #0]
 80066da:	e14d      	b.n	8006978 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	785b      	ldrb	r3, [r3, #1]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f040 80a5 	bne.w	8006830 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80066e6:	687a      	ldr	r2, [r7, #4]
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	781b      	ldrb	r3, [r3, #0]
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	4413      	add	r3, r2
 80066f0:	881b      	ldrh	r3, [r3, #0]
 80066f2:	843b      	strh	r3, [r7, #32]
 80066f4:	8c3b      	ldrh	r3, [r7, #32]
 80066f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d01b      	beq.n	8006736 <USB_DeactivateEndpoint+0x18a>
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	781b      	ldrb	r3, [r3, #0]
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	4413      	add	r3, r2
 8006708:	881b      	ldrh	r3, [r3, #0]
 800670a:	b29b      	uxth	r3, r3
 800670c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006710:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006714:	83fb      	strh	r3, [r7, #30]
 8006716:	687a      	ldr	r2, [r7, #4]
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	441a      	add	r2, r3
 8006720:	8bfb      	ldrh	r3, [r7, #30]
 8006722:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006726:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800672a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800672e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006732:	b29b      	uxth	r3, r3
 8006734:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4413      	add	r3, r2
 8006740:	881b      	ldrh	r3, [r3, #0]
 8006742:	83bb      	strh	r3, [r7, #28]
 8006744:	8bbb      	ldrh	r3, [r7, #28]
 8006746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800674a:	2b00      	cmp	r3, #0
 800674c:	d01b      	beq.n	8006786 <USB_DeactivateEndpoint+0x1da>
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	4413      	add	r3, r2
 8006758:	881b      	ldrh	r3, [r3, #0]
 800675a:	b29b      	uxth	r3, r3
 800675c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006764:	837b      	strh	r3, [r7, #26]
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	781b      	ldrb	r3, [r3, #0]
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	441a      	add	r2, r3
 8006770:	8b7b      	ldrh	r3, [r7, #26]
 8006772:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006776:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800677a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800677e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006782:	b29b      	uxth	r3, r3
 8006784:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	4413      	add	r3, r2
 8006790:	881b      	ldrh	r3, [r3, #0]
 8006792:	b29b      	uxth	r3, r3
 8006794:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006798:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800679c:	833b      	strh	r3, [r7, #24]
 800679e:	687a      	ldr	r2, [r7, #4]
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	009b      	lsls	r3, r3, #2
 80067a6:	441a      	add	r2, r3
 80067a8:	8b3b      	ldrh	r3, [r7, #24]
 80067aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80067ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80067b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067b6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	4413      	add	r3, r2
 80067c8:	881b      	ldrh	r3, [r3, #0]
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067d4:	82fb      	strh	r3, [r7, #22]
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	441a      	add	r2, r3
 80067e0:	8afb      	ldrh	r3, [r7, #22]
 80067e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80067e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80067ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	4413      	add	r3, r2
 8006800:	881b      	ldrh	r3, [r3, #0]
 8006802:	b29b      	uxth	r3, r3
 8006804:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006808:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800680c:	82bb      	strh	r3, [r7, #20]
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	009b      	lsls	r3, r3, #2
 8006816:	441a      	add	r2, r3
 8006818:	8abb      	ldrh	r3, [r7, #20]
 800681a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800681e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006822:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006826:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800682a:	b29b      	uxth	r3, r3
 800682c:	8013      	strh	r3, [r2, #0]
 800682e:	e0a3      	b.n	8006978 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	781b      	ldrb	r3, [r3, #0]
 8006836:	009b      	lsls	r3, r3, #2
 8006838:	4413      	add	r3, r2
 800683a:	881b      	ldrh	r3, [r3, #0]
 800683c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800683e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006840:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d01b      	beq.n	8006880 <USB_DeactivateEndpoint+0x2d4>
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	4413      	add	r3, r2
 8006852:	881b      	ldrh	r3, [r3, #0]
 8006854:	b29b      	uxth	r3, r3
 8006856:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800685a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800685e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	441a      	add	r2, r3
 800686a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800686c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006870:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006874:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006878:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800687c:	b29b      	uxth	r3, r3
 800687e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	4413      	add	r3, r2
 800688a:	881b      	ldrh	r3, [r3, #0]
 800688c:	857b      	strh	r3, [r7, #42]	; 0x2a
 800688e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006894:	2b00      	cmp	r3, #0
 8006896:	d01b      	beq.n	80068d0 <USB_DeactivateEndpoint+0x324>
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	4413      	add	r3, r2
 80068a2:	881b      	ldrh	r3, [r3, #0]
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ae:	853b      	strh	r3, [r7, #40]	; 0x28
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	781b      	ldrb	r3, [r3, #0]
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	441a      	add	r2, r3
 80068ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80068bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068c8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	4413      	add	r3, r2
 80068da:	881b      	ldrh	r3, [r3, #0]
 80068dc:	b29b      	uxth	r3, r3
 80068de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068e6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	781b      	ldrb	r3, [r3, #0]
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	441a      	add	r2, r3
 80068f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80068f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006900:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006904:	b29b      	uxth	r3, r3
 8006906:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	4413      	add	r3, r2
 8006912:	881b      	ldrh	r3, [r3, #0]
 8006914:	b29b      	uxth	r3, r3
 8006916:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800691a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800691e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	441a      	add	r2, r3
 800692a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800692c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006930:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006934:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006938:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800693c:	b29b      	uxth	r3, r3
 800693e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	009b      	lsls	r3, r3, #2
 8006948:	4413      	add	r3, r2
 800694a:	881b      	ldrh	r3, [r3, #0]
 800694c:	b29b      	uxth	r3, r3
 800694e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006956:	847b      	strh	r3, [r7, #34]	; 0x22
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	781b      	ldrb	r3, [r3, #0]
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	441a      	add	r2, r3
 8006962:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006964:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006968:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800696c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006974:	b29b      	uxth	r3, r3
 8006976:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006978:	2300      	movs	r3, #0
}
 800697a:	4618      	mov	r0, r3
 800697c:	3734      	adds	r7, #52	; 0x34
 800697e:	46bd      	mov	sp, r7
 8006980:	bc80      	pop	{r7}
 8006982:	4770      	bx	lr

08006984 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b0cc      	sub	sp, #304	; 0x130
 8006988:	af00      	add	r7, sp, #0
 800698a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800698e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006992:	6018      	str	r0, [r3, #0]
 8006994:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006998:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800699c:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800699e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	785b      	ldrb	r3, [r3, #1]
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	f041 817d 	bne.w	8007caa <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80069b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	699a      	ldr	r2, [r3, #24]
 80069bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d908      	bls.n	80069de <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80069cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	691b      	ldr	r3, [r3, #16]
 80069d8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80069dc:	e007      	b.n	80069ee <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80069de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	699b      	ldr	r3, [r3, #24]
 80069ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80069ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	7b1b      	ldrb	r3, [r3, #12]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d152      	bne.n	8006aa4 <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80069fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a02:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	6959      	ldr	r1, [r3, #20]
 8006a0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a0e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	88da      	ldrh	r2, [r3, #6]
 8006a16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006a20:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006a24:	6800      	ldr	r0, [r0, #0]
 8006a26:	f001 ff23 	bl	8008870 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006a2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a2e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8006a32:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006a36:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006a3a:	6812      	ldr	r2, [r2, #0]
 8006a3c:	601a      	str	r2, [r3, #0]
 8006a3e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a42:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	4619      	mov	r1, r3
 8006a50:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a54:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8006a58:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006a5c:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8006a60:	6812      	ldr	r2, [r2, #0]
 8006a62:	440a      	add	r2, r1
 8006a64:	601a      	str	r2, [r3, #0]
 8006a66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a6a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	011a      	lsls	r2, r3, #4
 8006a74:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a78:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4413      	add	r3, r2
 8006a80:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006a84:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a88:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8006a8c:	601a      	str	r2, [r3, #0]
 8006a8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a92:	b29a      	uxth	r2, r3
 8006a94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a98:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	801a      	strh	r2, [r3, #0]
 8006aa0:	f001 b8b5 	b.w	8007c0e <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006aa4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006aa8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	78db      	ldrb	r3, [r3, #3]
 8006ab0:	2b02      	cmp	r3, #2
 8006ab2:	f040 84c6 	bne.w	8007442 <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006ab6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006aba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6a1a      	ldr	r2, [r3, #32]
 8006ac2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ac6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	691b      	ldr	r3, [r3, #16]
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	f240 8443 	bls.w	800735a <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8006ad4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ad8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ae2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	4413      	add	r3, r2
 8006aee:	881b      	ldrh	r3, [r3, #0]
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006afa:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8006afe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b02:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b0c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	441a      	add	r2, r3
 8006b18:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006b1c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b20:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b24:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8006b28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006b30:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b34:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6a1a      	ldr	r2, [r3, #32]
 8006b3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b40:	1ad2      	subs	r2, r2, r3
 8006b42:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b46:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006b4e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b52:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b5c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	4413      	add	r3, r2
 8006b68:	881b      	ldrh	r3, [r3, #0]
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f000 823e 	beq.w	8006ff2 <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006b76:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b7a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006b7e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006b82:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006b86:	6812      	ldr	r2, [r2, #0]
 8006b88:	601a      	str	r2, [r3, #0]
 8006b8a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b8e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	785b      	ldrb	r3, [r3, #1]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	f040 809a 	bne.w	8006cd0 <USB_EPStartXfer+0x34c>
 8006b9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ba0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ba4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006ba8:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006bac:	6812      	ldr	r2, [r2, #0]
 8006bae:	601a      	str	r2, [r3, #0]
 8006bb0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bb4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bc6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006bca:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006bce:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8006bd2:	6812      	ldr	r2, [r2, #0]
 8006bd4:	440a      	add	r2, r1
 8006bd6:	601a      	str	r2, [r3, #0]
 8006bd8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bdc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	781b      	ldrb	r3, [r3, #0]
 8006be4:	011a      	lsls	r2, r3, #4
 8006be6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4413      	add	r3, r2
 8006bf2:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8006bf6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bfa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006bfe:	601a      	str	r2, [r3, #0]
 8006c00:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d122      	bne.n	8006c4e <USB_EPStartXfer+0x2ca>
 8006c08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c0c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	881b      	ldrh	r3, [r3, #0]
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006c1a:	b29a      	uxth	r2, r3
 8006c1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c20:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	801a      	strh	r2, [r3, #0]
 8006c28:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c2c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	881b      	ldrh	r3, [r3, #0]
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c44:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	801a      	strh	r2, [r3, #0]
 8006c4c:	e079      	b.n	8006d42 <USB_EPStartXfer+0x3be>
 8006c4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c52:	2b3e      	cmp	r3, #62	; 0x3e
 8006c54:	d81b      	bhi.n	8006c8e <USB_EPStartXfer+0x30a>
 8006c56:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c5a:	085b      	lsrs	r3, r3, #1
 8006c5c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006c60:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c64:	f003 0301 	and.w	r3, r3, #1
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d004      	beq.n	8006c76 <USB_EPStartXfer+0x2f2>
 8006c6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006c70:	3301      	adds	r3, #1
 8006c72:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006c76:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	029b      	lsls	r3, r3, #10
 8006c7e:	b29a      	uxth	r2, r3
 8006c80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c84:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	801a      	strh	r2, [r3, #0]
 8006c8c:	e059      	b.n	8006d42 <USB_EPStartXfer+0x3be>
 8006c8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c92:	095b      	lsrs	r3, r3, #5
 8006c94:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006c98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c9c:	f003 031f 	and.w	r3, r3, #31
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d104      	bne.n	8006cae <USB_EPStartXfer+0x32a>
 8006ca4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006cae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	029b      	lsls	r3, r3, #10
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cc0:	b29a      	uxth	r2, r3
 8006cc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cc6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	801a      	strh	r2, [r3, #0]
 8006cce:	e038      	b.n	8006d42 <USB_EPStartXfer+0x3be>
 8006cd0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cd4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	785b      	ldrb	r3, [r3, #1]
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d130      	bne.n	8006d42 <USB_EPStartXfer+0x3be>
 8006ce0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ce4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	4619      	mov	r1, r3
 8006cf2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cf6:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006cfa:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006cfe:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8006d02:	6812      	ldr	r2, [r2, #0]
 8006d04:	440a      	add	r2, r1
 8006d06:	601a      	str	r2, [r3, #0]
 8006d08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d0c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	011a      	lsls	r2, r3, #4
 8006d16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d1a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4413      	add	r3, r2
 8006d22:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8006d26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d2a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006d2e:	601a      	str	r2, [r3, #0]
 8006d30:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d34:	b29a      	uxth	r2, r3
 8006d36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d3a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006d42:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d46:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	895b      	ldrh	r3, [r3, #10]
 8006d4e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6959      	ldr	r1, [r3, #20]
 8006d5e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006d68:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006d6c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006d70:	6800      	ldr	r0, [r0, #0]
 8006d72:	f001 fd7d 	bl	8008870 <USB_WritePMA>
            ep->xfer_buff += len;
 8006d76:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d7a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	695a      	ldr	r2, [r3, #20]
 8006d82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d86:	441a      	add	r2, r3
 8006d88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d8c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006d94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d98:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	6a1a      	ldr	r2, [r3, #32]
 8006da0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006da4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d90f      	bls.n	8006dd0 <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 8006db0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006db4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	6a1a      	ldr	r2, [r3, #32]
 8006dbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006dc0:	1ad2      	subs	r2, r2, r3
 8006dc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dc6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	621a      	str	r2, [r3, #32]
 8006dce:	e00e      	b.n	8006dee <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 8006dd0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dd4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	6a1b      	ldr	r3, [r3, #32]
 8006ddc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8006de0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006de4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2200      	movs	r2, #0
 8006dec:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006dee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006df2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	785b      	ldrb	r3, [r3, #1]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	f040 809a 	bne.w	8006f34 <USB_EPStartXfer+0x5b0>
 8006e00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e04:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8006e08:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006e0c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006e10:	6812      	ldr	r2, [r2, #0]
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e18:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	4619      	mov	r1, r3
 8006e26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e2a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8006e2e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006e32:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8006e36:	6812      	ldr	r2, [r2, #0]
 8006e38:	440a      	add	r2, r1
 8006e3a:	601a      	str	r2, [r3, #0]
 8006e3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e40:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	011a      	lsls	r2, r3, #4
 8006e4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e4e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4413      	add	r3, r2
 8006e56:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006e5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e5e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006e62:	601a      	str	r2, [r3, #0]
 8006e64:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d122      	bne.n	8006eb2 <USB_EPStartXfer+0x52e>
 8006e6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e70:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	881b      	ldrh	r3, [r3, #0]
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e7e:	b29a      	uxth	r2, r3
 8006e80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e84:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	801a      	strh	r2, [r3, #0]
 8006e8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e90:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	881b      	ldrh	r3, [r3, #0]
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ea2:	b29a      	uxth	r2, r3
 8006ea4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ea8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	801a      	strh	r2, [r3, #0]
 8006eb0:	e083      	b.n	8006fba <USB_EPStartXfer+0x636>
 8006eb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006eb6:	2b3e      	cmp	r3, #62	; 0x3e
 8006eb8:	d81b      	bhi.n	8006ef2 <USB_EPStartXfer+0x56e>
 8006eba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ebe:	085b      	lsrs	r3, r3, #1
 8006ec0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006ec4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ec8:	f003 0301 	and.w	r3, r3, #1
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d004      	beq.n	8006eda <USB_EPStartXfer+0x556>
 8006ed0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006eda:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	029b      	lsls	r3, r3, #10
 8006ee2:	b29a      	uxth	r2, r3
 8006ee4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ee8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	801a      	strh	r2, [r3, #0]
 8006ef0:	e063      	b.n	8006fba <USB_EPStartXfer+0x636>
 8006ef2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ef6:	095b      	lsrs	r3, r3, #5
 8006ef8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006efc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f00:	f003 031f 	and.w	r3, r3, #31
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d104      	bne.n	8006f12 <USB_EPStartXfer+0x58e>
 8006f08:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006f0c:	3b01      	subs	r3, #1
 8006f0e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006f12:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	029b      	lsls	r3, r3, #10
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f24:	b29a      	uxth	r2, r3
 8006f26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f2a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	801a      	strh	r2, [r3, #0]
 8006f32:	e042      	b.n	8006fba <USB_EPStartXfer+0x636>
 8006f34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f38:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	785b      	ldrb	r3, [r3, #1]
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d13a      	bne.n	8006fba <USB_EPStartXfer+0x636>
 8006f44:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f48:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006f4c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006f50:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006f54:	6812      	ldr	r2, [r2, #0]
 8006f56:	601a      	str	r2, [r3, #0]
 8006f58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f5c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	4619      	mov	r1, r3
 8006f6a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f6e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006f72:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006f76:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8006f7a:	6812      	ldr	r2, [r2, #0]
 8006f7c:	440a      	add	r2, r1
 8006f7e:	601a      	str	r2, [r3, #0]
 8006f80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f84:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	011a      	lsls	r2, r3, #4
 8006f8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f92:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4413      	add	r3, r2
 8006f9a:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006f9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fa2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8006fa6:	601a      	str	r2, [r3, #0]
 8006fa8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006fac:	b29a      	uxth	r2, r3
 8006fae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fb2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006fba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fbe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	891b      	ldrh	r3, [r3, #8]
 8006fc6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006fca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	6959      	ldr	r1, [r3, #20]
 8006fd6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006fe0:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006fe4:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006fe8:	6800      	ldr	r0, [r0, #0]
 8006fea:	f001 fc41 	bl	8008870 <USB_WritePMA>
 8006fee:	f000 be0e 	b.w	8007c0e <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006ff2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ff6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	785b      	ldrb	r3, [r3, #1]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d16d      	bne.n	80070de <USB_EPStartXfer+0x75a>
 8007002:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007006:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	64bb      	str	r3, [r7, #72]	; 0x48
 800700e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007012:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800701c:	b29b      	uxth	r3, r3
 800701e:	461a      	mov	r2, r3
 8007020:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007022:	4413      	add	r3, r2
 8007024:	64bb      	str	r3, [r7, #72]	; 0x48
 8007026:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800702a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	011a      	lsls	r2, r3, #4
 8007034:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007036:	4413      	add	r3, r2
 8007038:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800703c:	647b      	str	r3, [r7, #68]	; 0x44
 800703e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007042:	2b00      	cmp	r3, #0
 8007044:	d112      	bne.n	800706c <USB_EPStartXfer+0x6e8>
 8007046:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007048:	881b      	ldrh	r3, [r3, #0]
 800704a:	b29b      	uxth	r3, r3
 800704c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007050:	b29a      	uxth	r2, r3
 8007052:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007054:	801a      	strh	r2, [r3, #0]
 8007056:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007058:	881b      	ldrh	r3, [r3, #0]
 800705a:	b29b      	uxth	r3, r3
 800705c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007060:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007064:	b29a      	uxth	r2, r3
 8007066:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007068:	801a      	strh	r2, [r3, #0]
 800706a:	e063      	b.n	8007134 <USB_EPStartXfer+0x7b0>
 800706c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007070:	2b3e      	cmp	r3, #62	; 0x3e
 8007072:	d817      	bhi.n	80070a4 <USB_EPStartXfer+0x720>
 8007074:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007078:	085b      	lsrs	r3, r3, #1
 800707a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800707e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	2b00      	cmp	r3, #0
 8007088:	d004      	beq.n	8007094 <USB_EPStartXfer+0x710>
 800708a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800708e:	3301      	adds	r3, #1
 8007090:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007094:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007098:	b29b      	uxth	r3, r3
 800709a:	029b      	lsls	r3, r3, #10
 800709c:	b29a      	uxth	r2, r3
 800709e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070a0:	801a      	strh	r2, [r3, #0]
 80070a2:	e047      	b.n	8007134 <USB_EPStartXfer+0x7b0>
 80070a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070a8:	095b      	lsrs	r3, r3, #5
 80070aa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80070ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070b2:	f003 031f 	and.w	r3, r3, #31
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d104      	bne.n	80070c4 <USB_EPStartXfer+0x740>
 80070ba:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80070be:	3b01      	subs	r3, #1
 80070c0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80070c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	029b      	lsls	r3, r3, #10
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070d6:	b29a      	uxth	r2, r3
 80070d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070da:	801a      	strh	r2, [r3, #0]
 80070dc:	e02a      	b.n	8007134 <USB_EPStartXfer+0x7b0>
 80070de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	785b      	ldrb	r3, [r3, #1]
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d122      	bne.n	8007134 <USB_EPStartXfer+0x7b0>
 80070ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070f2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	653b      	str	r3, [r7, #80]	; 0x50
 80070fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070fe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007108:	b29b      	uxth	r3, r3
 800710a:	461a      	mov	r2, r3
 800710c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800710e:	4413      	add	r3, r2
 8007110:	653b      	str	r3, [r7, #80]	; 0x50
 8007112:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007116:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	781b      	ldrb	r3, [r3, #0]
 800711e:	011a      	lsls	r2, r3, #4
 8007120:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007122:	4413      	add	r3, r2
 8007124:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007128:	64fb      	str	r3, [r7, #76]	; 0x4c
 800712a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800712e:	b29a      	uxth	r2, r3
 8007130:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007132:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007134:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007138:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	891b      	ldrh	r3, [r3, #8]
 8007140:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007144:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007148:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	6959      	ldr	r1, [r3, #20]
 8007150:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007154:	b29b      	uxth	r3, r3
 8007156:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800715a:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800715e:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8007162:	6800      	ldr	r0, [r0, #0]
 8007164:	f001 fb84 	bl	8008870 <USB_WritePMA>
            ep->xfer_buff += len;
 8007168:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800716c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	695a      	ldr	r2, [r3, #20]
 8007174:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007178:	441a      	add	r2, r3
 800717a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800717e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007186:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800718a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	6a1a      	ldr	r2, [r3, #32]
 8007192:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007196:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	691b      	ldr	r3, [r3, #16]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d90f      	bls.n	80071c2 <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 80071a2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071a6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	6a1a      	ldr	r2, [r3, #32]
 80071ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071b2:	1ad2      	subs	r2, r2, r3
 80071b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071b8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	621a      	str	r2, [r3, #32]
 80071c0:	e00e      	b.n	80071e0 <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 80071c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	6a1b      	ldr	r3, [r3, #32]
 80071ce:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 80071d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2200      	movs	r2, #0
 80071de:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80071e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	643b      	str	r3, [r7, #64]	; 0x40
 80071ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071f0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	785b      	ldrb	r3, [r3, #1]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d16d      	bne.n	80072d8 <USB_EPStartXfer+0x954>
 80071fc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007200:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	63bb      	str	r3, [r7, #56]	; 0x38
 8007208:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800720c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007216:	b29b      	uxth	r3, r3
 8007218:	461a      	mov	r2, r3
 800721a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800721c:	4413      	add	r3, r2
 800721e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007220:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007224:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	781b      	ldrb	r3, [r3, #0]
 800722c:	011a      	lsls	r2, r3, #4
 800722e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007230:	4413      	add	r3, r2
 8007232:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007236:	637b      	str	r3, [r7, #52]	; 0x34
 8007238:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800723c:	2b00      	cmp	r3, #0
 800723e:	d112      	bne.n	8007266 <USB_EPStartXfer+0x8e2>
 8007240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007242:	881b      	ldrh	r3, [r3, #0]
 8007244:	b29b      	uxth	r3, r3
 8007246:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800724a:	b29a      	uxth	r2, r3
 800724c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800724e:	801a      	strh	r2, [r3, #0]
 8007250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007252:	881b      	ldrh	r3, [r3, #0]
 8007254:	b29b      	uxth	r3, r3
 8007256:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800725a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800725e:	b29a      	uxth	r2, r3
 8007260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007262:	801a      	strh	r2, [r3, #0]
 8007264:	e05d      	b.n	8007322 <USB_EPStartXfer+0x99e>
 8007266:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800726a:	2b3e      	cmp	r3, #62	; 0x3e
 800726c:	d817      	bhi.n	800729e <USB_EPStartXfer+0x91a>
 800726e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007272:	085b      	lsrs	r3, r3, #1
 8007274:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007278:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800727c:	f003 0301 	and.w	r3, r3, #1
 8007280:	2b00      	cmp	r3, #0
 8007282:	d004      	beq.n	800728e <USB_EPStartXfer+0x90a>
 8007284:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007288:	3301      	adds	r3, #1
 800728a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800728e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007292:	b29b      	uxth	r3, r3
 8007294:	029b      	lsls	r3, r3, #10
 8007296:	b29a      	uxth	r2, r3
 8007298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800729a:	801a      	strh	r2, [r3, #0]
 800729c:	e041      	b.n	8007322 <USB_EPStartXfer+0x99e>
 800729e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072a2:	095b      	lsrs	r3, r3, #5
 80072a4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80072a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072ac:	f003 031f 	and.w	r3, r3, #31
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d104      	bne.n	80072be <USB_EPStartXfer+0x93a>
 80072b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80072b8:	3b01      	subs	r3, #1
 80072ba:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80072be:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	029b      	lsls	r3, r3, #10
 80072c6:	b29b      	uxth	r3, r3
 80072c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072d0:	b29a      	uxth	r2, r3
 80072d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072d4:	801a      	strh	r2, [r3, #0]
 80072d6:	e024      	b.n	8007322 <USB_EPStartXfer+0x99e>
 80072d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80072dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	785b      	ldrb	r3, [r3, #1]
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d11c      	bne.n	8007322 <USB_EPStartXfer+0x99e>
 80072e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80072ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	461a      	mov	r2, r3
 80072fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072fc:	4413      	add	r3, r2
 80072fe:	643b      	str	r3, [r7, #64]	; 0x40
 8007300:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007304:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	011a      	lsls	r2, r3, #4
 800730e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007310:	4413      	add	r3, r2
 8007312:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007316:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007318:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800731c:	b29a      	uxth	r2, r3
 800731e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007320:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007322:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007326:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	895b      	ldrh	r3, [r3, #10]
 800732e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007332:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007336:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	6959      	ldr	r1, [r3, #20]
 800733e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007342:	b29b      	uxth	r3, r3
 8007344:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007348:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800734c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8007350:	6800      	ldr	r0, [r0, #0]
 8007352:	f001 fa8d 	bl	8008870 <USB_WritePMA>
 8007356:	f000 bc5a 	b.w	8007c0e <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800735a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800735e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6a1b      	ldr	r3, [r3, #32]
 8007366:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800736a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800736e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007378:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	009b      	lsls	r3, r3, #2
 8007382:	4413      	add	r3, r2
 8007384:	881b      	ldrh	r3, [r3, #0]
 8007386:	b29b      	uxth	r3, r3
 8007388:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800738c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007390:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8007394:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007398:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	781b      	ldrb	r3, [r3, #0]
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	441a      	add	r2, r3
 80073ae:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80073b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80073b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80073ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80073c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073ca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073d6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	461a      	mov	r2, r3
 80073e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073e6:	4413      	add	r3, r2
 80073e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	781b      	ldrb	r3, [r3, #0]
 80073f6:	011a      	lsls	r2, r3, #4
 80073f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073fa:	4413      	add	r3, r2
 80073fc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007400:	65bb      	str	r3, [r7, #88]	; 0x58
 8007402:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007406:	b29a      	uxth	r2, r3
 8007408:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800740a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800740c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007410:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	891b      	ldrh	r3, [r3, #8]
 8007418:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800741c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007420:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	6959      	ldr	r1, [r3, #20]
 8007428:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800742c:	b29b      	uxth	r3, r3
 800742e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007432:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007436:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800743a:	6800      	ldr	r0, [r0, #0]
 800743c:	f001 fa18 	bl	8008870 <USB_WritePMA>
 8007440:	e3e5      	b.n	8007c0e <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 8007442:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007446:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007450:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	781b      	ldrb	r3, [r3, #0]
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	4413      	add	r3, r2
 800745c:	881b      	ldrh	r3, [r3, #0]
 800745e:	b29b      	uxth	r3, r3
 8007460:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007464:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007468:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 800746c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007470:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800747a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	441a      	add	r2, r3
 8007486:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800748a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800748e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007492:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007496:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800749a:	b29b      	uxth	r3, r3
 800749c:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800749e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	6a1a      	ldr	r2, [r3, #32]
 80074aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80074ae:	1ad2      	subs	r2, r2, r3
 80074b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80074bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074c0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80074c4:	681a      	ldr	r2, [r3, #0]
 80074c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	009b      	lsls	r3, r3, #2
 80074d4:	4413      	add	r3, r2
 80074d6:	881b      	ldrh	r3, [r3, #0]
 80074d8:	b29b      	uxth	r3, r3
 80074da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074de:	2b00      	cmp	r3, #0
 80074e0:	f000 81bc 	beq.w	800785c <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80074e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074e8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80074f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	785b      	ldrb	r3, [r3, #1]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d16d      	bne.n	80075de <USB_EPStartXfer+0xc5a>
 8007502:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007506:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	67bb      	str	r3, [r7, #120]	; 0x78
 800750e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007512:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800751c:	b29b      	uxth	r3, r3
 800751e:	461a      	mov	r2, r3
 8007520:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007522:	4413      	add	r3, r2
 8007524:	67bb      	str	r3, [r7, #120]	; 0x78
 8007526:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800752a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	781b      	ldrb	r3, [r3, #0]
 8007532:	011a      	lsls	r2, r3, #4
 8007534:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007536:	4413      	add	r3, r2
 8007538:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800753c:	677b      	str	r3, [r7, #116]	; 0x74
 800753e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007542:	2b00      	cmp	r3, #0
 8007544:	d112      	bne.n	800756c <USB_EPStartXfer+0xbe8>
 8007546:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007548:	881b      	ldrh	r3, [r3, #0]
 800754a:	b29b      	uxth	r3, r3
 800754c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007550:	b29a      	uxth	r2, r3
 8007552:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007554:	801a      	strh	r2, [r3, #0]
 8007556:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007558:	881b      	ldrh	r3, [r3, #0]
 800755a:	b29b      	uxth	r3, r3
 800755c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007560:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007564:	b29a      	uxth	r2, r3
 8007566:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007568:	801a      	strh	r2, [r3, #0]
 800756a:	e060      	b.n	800762e <USB_EPStartXfer+0xcaa>
 800756c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007570:	2b3e      	cmp	r3, #62	; 0x3e
 8007572:	d817      	bhi.n	80075a4 <USB_EPStartXfer+0xc20>
 8007574:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007578:	085b      	lsrs	r3, r3, #1
 800757a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800757e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007582:	f003 0301 	and.w	r3, r3, #1
 8007586:	2b00      	cmp	r3, #0
 8007588:	d004      	beq.n	8007594 <USB_EPStartXfer+0xc10>
 800758a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800758e:	3301      	adds	r3, #1
 8007590:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8007594:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8007598:	b29b      	uxth	r3, r3
 800759a:	029b      	lsls	r3, r3, #10
 800759c:	b29a      	uxth	r2, r3
 800759e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80075a0:	801a      	strh	r2, [r3, #0]
 80075a2:	e044      	b.n	800762e <USB_EPStartXfer+0xcaa>
 80075a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075a8:	095b      	lsrs	r3, r3, #5
 80075aa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80075ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075b2:	f003 031f 	and.w	r3, r3, #31
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d104      	bne.n	80075c4 <USB_EPStartXfer+0xc40>
 80075ba:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80075be:	3b01      	subs	r3, #1
 80075c0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80075c4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	029b      	lsls	r3, r3, #10
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075d6:	b29a      	uxth	r2, r3
 80075d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80075da:	801a      	strh	r2, [r3, #0]
 80075dc:	e027      	b.n	800762e <USB_EPStartXfer+0xcaa>
 80075de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80075e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	785b      	ldrb	r3, [r3, #1]
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d11f      	bne.n	800762e <USB_EPStartXfer+0xcaa>
 80075ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80075f2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	461a      	mov	r2, r3
 8007600:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007604:	4413      	add	r3, r2
 8007606:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800760a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800760e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	781b      	ldrb	r3, [r3, #0]
 8007616:	011a      	lsls	r2, r3, #4
 8007618:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800761c:	4413      	add	r3, r2
 800761e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007622:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007624:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007628:	b29a      	uxth	r2, r3
 800762a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800762c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800762e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007632:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	895b      	ldrh	r3, [r3, #10]
 800763a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800763e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007642:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	6959      	ldr	r1, [r3, #20]
 800764a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800764e:	b29b      	uxth	r3, r3
 8007650:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007654:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007658:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800765c:	6800      	ldr	r0, [r0, #0]
 800765e:	f001 f907 	bl	8008870 <USB_WritePMA>
          ep->xfer_buff += len;
 8007662:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007666:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	695a      	ldr	r2, [r3, #20]
 800766e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007672:	441a      	add	r2, r3
 8007674:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007678:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8007680:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007684:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	6a1a      	ldr	r2, [r3, #32]
 800768c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007690:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	691b      	ldr	r3, [r3, #16]
 8007698:	429a      	cmp	r2, r3
 800769a:	d90f      	bls.n	80076bc <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 800769c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076a0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	6a1a      	ldr	r2, [r3, #32]
 80076a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076ac:	1ad2      	subs	r2, r2, r3
 80076ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076b2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	621a      	str	r2, [r3, #32]
 80076ba:	e00e      	b.n	80076da <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 80076bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	6a1b      	ldr	r3, [r3, #32]
 80076c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 80076cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2200      	movs	r2, #0
 80076d8:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 80076da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076de:	2b00      	cmp	r3, #0
 80076e0:	f000 8295 	beq.w	8007c0e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80076e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076e8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	785b      	ldrb	r3, [r3, #1]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d16d      	bne.n	80077d0 <USB_EPStartXfer+0xe4c>
 80076f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8007700:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007704:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800770e:	b29b      	uxth	r3, r3
 8007710:	461a      	mov	r2, r3
 8007712:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007714:	4413      	add	r3, r2
 8007716:	66bb      	str	r3, [r7, #104]	; 0x68
 8007718:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800771c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	781b      	ldrb	r3, [r3, #0]
 8007724:	011a      	lsls	r2, r3, #4
 8007726:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007728:	4413      	add	r3, r2
 800772a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800772e:	667b      	str	r3, [r7, #100]	; 0x64
 8007730:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007734:	2b00      	cmp	r3, #0
 8007736:	d112      	bne.n	800775e <USB_EPStartXfer+0xdda>
 8007738:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800773a:	881b      	ldrh	r3, [r3, #0]
 800773c:	b29b      	uxth	r3, r3
 800773e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007742:	b29a      	uxth	r2, r3
 8007744:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007746:	801a      	strh	r2, [r3, #0]
 8007748:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800774a:	881b      	ldrh	r3, [r3, #0]
 800774c:	b29b      	uxth	r3, r3
 800774e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007752:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007756:	b29a      	uxth	r2, r3
 8007758:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800775a:	801a      	strh	r2, [r3, #0]
 800775c:	e063      	b.n	8007826 <USB_EPStartXfer+0xea2>
 800775e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007762:	2b3e      	cmp	r3, #62	; 0x3e
 8007764:	d817      	bhi.n	8007796 <USB_EPStartXfer+0xe12>
 8007766:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800776a:	085b      	lsrs	r3, r3, #1
 800776c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007770:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007774:	f003 0301 	and.w	r3, r3, #1
 8007778:	2b00      	cmp	r3, #0
 800777a:	d004      	beq.n	8007786 <USB_EPStartXfer+0xe02>
 800777c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007780:	3301      	adds	r3, #1
 8007782:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007786:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800778a:	b29b      	uxth	r3, r3
 800778c:	029b      	lsls	r3, r3, #10
 800778e:	b29a      	uxth	r2, r3
 8007790:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007792:	801a      	strh	r2, [r3, #0]
 8007794:	e047      	b.n	8007826 <USB_EPStartXfer+0xea2>
 8007796:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800779a:	095b      	lsrs	r3, r3, #5
 800779c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80077a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077a4:	f003 031f 	and.w	r3, r3, #31
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d104      	bne.n	80077b6 <USB_EPStartXfer+0xe32>
 80077ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80077b0:	3b01      	subs	r3, #1
 80077b2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80077b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	029b      	lsls	r3, r3, #10
 80077be:	b29b      	uxth	r3, r3
 80077c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077c8:	b29a      	uxth	r2, r3
 80077ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80077cc:	801a      	strh	r2, [r3, #0]
 80077ce:	e02a      	b.n	8007826 <USB_EPStartXfer+0xea2>
 80077d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80077d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	785b      	ldrb	r3, [r3, #1]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d122      	bne.n	8007826 <USB_EPStartXfer+0xea2>
 80077e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80077e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	673b      	str	r3, [r7, #112]	; 0x70
 80077ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80077f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	461a      	mov	r2, r3
 80077fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007800:	4413      	add	r3, r2
 8007802:	673b      	str	r3, [r7, #112]	; 0x70
 8007804:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007808:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	011a      	lsls	r2, r3, #4
 8007812:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007814:	4413      	add	r3, r2
 8007816:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800781a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800781c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007820:	b29a      	uxth	r2, r3
 8007822:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007824:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007826:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800782a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	891b      	ldrh	r3, [r3, #8]
 8007832:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007836:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800783a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	6959      	ldr	r1, [r3, #20]
 8007842:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007846:	b29b      	uxth	r3, r3
 8007848:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800784c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007850:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8007854:	6800      	ldr	r0, [r0, #0]
 8007856:	f001 f80b 	bl	8008870 <USB_WritePMA>
 800785a:	e1d8      	b.n	8007c0e <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800785c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007860:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	785b      	ldrb	r3, [r3, #1]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d178      	bne.n	800795e <USB_EPStartXfer+0xfda>
 800786c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007870:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800787a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800787e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007888:	b29b      	uxth	r3, r3
 800788a:	461a      	mov	r2, r3
 800788c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007890:	4413      	add	r3, r2
 8007892:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007896:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800789a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	781b      	ldrb	r3, [r3, #0]
 80078a2:	011a      	lsls	r2, r3, #4
 80078a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80078a8:	4413      	add	r3, r2
 80078aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80078ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80078b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d116      	bne.n	80078e8 <USB_EPStartXfer+0xf64>
 80078ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80078be:	881b      	ldrh	r3, [r3, #0]
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80078c6:	b29a      	uxth	r2, r3
 80078c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80078cc:	801a      	strh	r2, [r3, #0]
 80078ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80078d2:	881b      	ldrh	r3, [r3, #0]
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078de:	b29a      	uxth	r2, r3
 80078e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80078e4:	801a      	strh	r2, [r3, #0]
 80078e6:	e06b      	b.n	80079c0 <USB_EPStartXfer+0x103c>
 80078e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80078ec:	2b3e      	cmp	r3, #62	; 0x3e
 80078ee:	d818      	bhi.n	8007922 <USB_EPStartXfer+0xf9e>
 80078f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80078f4:	085b      	lsrs	r3, r3, #1
 80078f6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80078fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80078fe:	f003 0301 	and.w	r3, r3, #1
 8007902:	2b00      	cmp	r3, #0
 8007904:	d004      	beq.n	8007910 <USB_EPStartXfer+0xf8c>
 8007906:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800790a:	3301      	adds	r3, #1
 800790c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007910:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007914:	b29b      	uxth	r3, r3
 8007916:	029b      	lsls	r3, r3, #10
 8007918:	b29a      	uxth	r2, r3
 800791a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800791e:	801a      	strh	r2, [r3, #0]
 8007920:	e04e      	b.n	80079c0 <USB_EPStartXfer+0x103c>
 8007922:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007926:	095b      	lsrs	r3, r3, #5
 8007928:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800792c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007930:	f003 031f 	and.w	r3, r3, #31
 8007934:	2b00      	cmp	r3, #0
 8007936:	d104      	bne.n	8007942 <USB_EPStartXfer+0xfbe>
 8007938:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800793c:	3b01      	subs	r3, #1
 800793e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007942:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007946:	b29b      	uxth	r3, r3
 8007948:	029b      	lsls	r3, r3, #10
 800794a:	b29b      	uxth	r3, r3
 800794c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007954:	b29a      	uxth	r2, r3
 8007956:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800795a:	801a      	strh	r2, [r3, #0]
 800795c:	e030      	b.n	80079c0 <USB_EPStartXfer+0x103c>
 800795e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007962:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	785b      	ldrb	r3, [r3, #1]
 800796a:	2b01      	cmp	r3, #1
 800796c:	d128      	bne.n	80079c0 <USB_EPStartXfer+0x103c>
 800796e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007972:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800797c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007980:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800798a:	b29b      	uxth	r3, r3
 800798c:	461a      	mov	r2, r3
 800798e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007992:	4413      	add	r3, r2
 8007994:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007998:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800799c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	011a      	lsls	r2, r3, #4
 80079a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80079aa:	4413      	add	r3, r2
 80079ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80079b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80079b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079b8:	b29a      	uxth	r2, r3
 80079ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80079be:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80079c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80079c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	891b      	ldrh	r3, [r3, #8]
 80079cc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80079d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	6959      	ldr	r1, [r3, #20]
 80079dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80079e6:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80079ea:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80079ee:	6800      	ldr	r0, [r0, #0]
 80079f0:	f000 ff3e 	bl	8008870 <USB_WritePMA>
          ep->xfer_buff += len;
 80079f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80079f8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	695a      	ldr	r2, [r3, #20]
 8007a00:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a04:	441a      	add	r2, r3
 8007a06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a0a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8007a12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	6a1a      	ldr	r2, [r3, #32]
 8007a1e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a22:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	691b      	ldr	r3, [r3, #16]
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d90f      	bls.n	8007a4e <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 8007a2e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a32:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	6a1a      	ldr	r2, [r3, #32]
 8007a3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a3e:	1ad2      	subs	r2, r2, r3
 8007a40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a44:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	621a      	str	r2, [r3, #32]
 8007a4c:	e00e      	b.n	8007a6c <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 8007a4e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a52:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	6a1b      	ldr	r3, [r3, #32]
 8007a5a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8007a5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a62:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8007a6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f000 80cc 	beq.w	8007c0e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007a76:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a7a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007a84:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a88:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	785b      	ldrb	r3, [r3, #1]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d178      	bne.n	8007b86 <USB_EPStartXfer+0x1202>
 8007a94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a98:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007aa2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007aa6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	461a      	mov	r2, r3
 8007ab4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007ab8:	4413      	add	r3, r2
 8007aba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007abe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ac2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	781b      	ldrb	r3, [r3, #0]
 8007aca:	011a      	lsls	r2, r3, #4
 8007acc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007ad0:	4413      	add	r3, r2
 8007ad2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007ad6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007ada:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d116      	bne.n	8007b10 <USB_EPStartXfer+0x118c>
 8007ae2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007ae6:	881b      	ldrh	r3, [r3, #0]
 8007ae8:	b29b      	uxth	r3, r3
 8007aea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007aee:	b29a      	uxth	r2, r3
 8007af0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007af4:	801a      	strh	r2, [r3, #0]
 8007af6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007afa:	881b      	ldrh	r3, [r3, #0]
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007b0c:	801a      	strh	r2, [r3, #0]
 8007b0e:	e064      	b.n	8007bda <USB_EPStartXfer+0x1256>
 8007b10:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b14:	2b3e      	cmp	r3, #62	; 0x3e
 8007b16:	d818      	bhi.n	8007b4a <USB_EPStartXfer+0x11c6>
 8007b18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b1c:	085b      	lsrs	r3, r3, #1
 8007b1e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007b22:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b26:	f003 0301 	and.w	r3, r3, #1
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d004      	beq.n	8007b38 <USB_EPStartXfer+0x11b4>
 8007b2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b32:	3301      	adds	r3, #1
 8007b34:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007b38:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	029b      	lsls	r3, r3, #10
 8007b40:	b29a      	uxth	r2, r3
 8007b42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007b46:	801a      	strh	r2, [r3, #0]
 8007b48:	e047      	b.n	8007bda <USB_EPStartXfer+0x1256>
 8007b4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b4e:	095b      	lsrs	r3, r3, #5
 8007b50:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007b54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b58:	f003 031f 	and.w	r3, r3, #31
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d104      	bne.n	8007b6a <USB_EPStartXfer+0x11e6>
 8007b60:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b64:	3b01      	subs	r3, #1
 8007b66:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007b6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	029b      	lsls	r3, r3, #10
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b7c:	b29a      	uxth	r2, r3
 8007b7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007b82:	801a      	strh	r2, [r3, #0]
 8007b84:	e029      	b.n	8007bda <USB_EPStartXfer+0x1256>
 8007b86:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b8a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	785b      	ldrb	r3, [r3, #1]
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d121      	bne.n	8007bda <USB_EPStartXfer+0x1256>
 8007b96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b9a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007bac:	4413      	add	r3, r2
 8007bae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007bb2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bb6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	011a      	lsls	r2, r3, #4
 8007bc0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007bc4:	4413      	add	r3, r2
 8007bc6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007bca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8007bce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007bd2:	b29a      	uxth	r2, r3
 8007bd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007bd8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007bda:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bde:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	895b      	ldrh	r3, [r3, #10]
 8007be6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007bea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007bee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	6959      	ldr	r1, [r3, #20]
 8007bf6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007c00:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8007c04:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8007c08:	6800      	ldr	r0, [r0, #0]
 8007c0a:	f000 fe31 	bl	8008870 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007c0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c12:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007c16:	681a      	ldr	r2, [r3, #0]
 8007c18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c1c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	009b      	lsls	r3, r3, #2
 8007c26:	4413      	add	r3, r2
 8007c28:	881b      	ldrh	r3, [r3, #0]
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007c30:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8007c34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c3c:	8013      	strh	r3, [r2, #0]
 8007c3e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c42:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8007c46:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007c4a:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8007c4e:	8812      	ldrh	r2, [r2, #0]
 8007c50:	f082 0210 	eor.w	r2, r2, #16
 8007c54:	801a      	strh	r2, [r3, #0]
 8007c56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c5a:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8007c5e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007c62:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8007c66:	8812      	ldrh	r2, [r2, #0]
 8007c68:	f082 0220 	eor.w	r2, r2, #32
 8007c6c:	801a      	strh	r2, [r3, #0]
 8007c6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c72:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c7c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	781b      	ldrb	r3, [r3, #0]
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	441a      	add	r2, r3
 8007c88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007c8c:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8007c90:	881b      	ldrh	r3, [r3, #0]
 8007c92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	8013      	strh	r3, [r2, #0]
 8007ca6:	f000 bc9f 	b.w	80085e8 <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007caa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	7b1b      	ldrb	r3, [r3, #12]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	f040 80ae 	bne.w	8007e18 <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007cbc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cc0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	699a      	ldr	r2, [r3, #24]
 8007cc8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ccc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	691b      	ldr	r3, [r3, #16]
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	d917      	bls.n	8007d08 <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 8007cd8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cdc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	691b      	ldr	r3, [r3, #16]
 8007ce4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 8007ce8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	699a      	ldr	r2, [r3, #24]
 8007cf4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007cf8:	1ad2      	subs	r2, r2, r3
 8007cfa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007cfe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	619a      	str	r2, [r3, #24]
 8007d06:	e00e      	b.n	8007d26 <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 8007d08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d0c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	699b      	ldr	r3, [r3, #24]
 8007d14:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 8007d18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d1c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	2200      	movs	r2, #0
 8007d24:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007d26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d2a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007d34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d38:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d42:	b29b      	uxth	r3, r3
 8007d44:	461a      	mov	r2, r3
 8007d46:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007d50:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007d54:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	011a      	lsls	r2, r3, #4
 8007d5e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007d62:	4413      	add	r3, r2
 8007d64:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007d68:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007d6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d116      	bne.n	8007da2 <USB_EPStartXfer+0x141e>
 8007d74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007d78:	881b      	ldrh	r3, [r3, #0]
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007d80:	b29a      	uxth	r2, r3
 8007d82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007d86:	801a      	strh	r2, [r3, #0]
 8007d88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007d8c:	881b      	ldrh	r3, [r3, #0]
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d98:	b29a      	uxth	r2, r3
 8007d9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007d9e:	801a      	strh	r2, [r3, #0]
 8007da0:	e3e8      	b.n	8008574 <USB_EPStartXfer+0x1bf0>
 8007da2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007da6:	2b3e      	cmp	r3, #62	; 0x3e
 8007da8:	d818      	bhi.n	8007ddc <USB_EPStartXfer+0x1458>
 8007daa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007dae:	085b      	lsrs	r3, r3, #1
 8007db0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007db4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007db8:	f003 0301 	and.w	r3, r3, #1
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d004      	beq.n	8007dca <USB_EPStartXfer+0x1446>
 8007dc0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007dca:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	029b      	lsls	r3, r3, #10
 8007dd2:	b29a      	uxth	r2, r3
 8007dd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007dd8:	801a      	strh	r2, [r3, #0]
 8007dda:	e3cb      	b.n	8008574 <USB_EPStartXfer+0x1bf0>
 8007ddc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007de0:	095b      	lsrs	r3, r3, #5
 8007de2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007de6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007dea:	f003 031f 	and.w	r3, r3, #31
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d104      	bne.n	8007dfc <USB_EPStartXfer+0x1478>
 8007df2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007df6:	3b01      	subs	r3, #1
 8007df8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007dfc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	029b      	lsls	r3, r3, #10
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e0e:	b29a      	uxth	r2, r3
 8007e10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e14:	801a      	strh	r2, [r3, #0]
 8007e16:	e3ad      	b.n	8008574 <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007e18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e1c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	78db      	ldrb	r3, [r3, #3]
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	f040 8200 	bne.w	800822a <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007e2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	785b      	ldrb	r3, [r3, #1]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	f040 8091 	bne.w	8007f5e <USB_EPStartXfer+0x15da>
 8007e3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e40:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007e4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e4e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007e60:	4413      	add	r3, r2
 8007e62:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007e66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e6a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	011a      	lsls	r2, r3, #4
 8007e74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007e78:	4413      	add	r3, r2
 8007e7a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007e7e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007e82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007e86:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	691b      	ldr	r3, [r3, #16]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d116      	bne.n	8007ec0 <USB_EPStartXfer+0x153c>
 8007e92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007e96:	881b      	ldrh	r3, [r3, #0]
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007e9e:	b29a      	uxth	r2, r3
 8007ea0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007ea4:	801a      	strh	r2, [r3, #0]
 8007ea6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007eaa:	881b      	ldrh	r3, [r3, #0]
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007eb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007eb6:	b29a      	uxth	r2, r3
 8007eb8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007ebc:	801a      	strh	r2, [r3, #0]
 8007ebe:	e083      	b.n	8007fc8 <USB_EPStartXfer+0x1644>
 8007ec0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ec4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	2b3e      	cmp	r3, #62	; 0x3e
 8007ece:	d820      	bhi.n	8007f12 <USB_EPStartXfer+0x158e>
 8007ed0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ed4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	691b      	ldr	r3, [r3, #16]
 8007edc:	085b      	lsrs	r3, r3, #1
 8007ede:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007ee2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ee6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	f003 0301 	and.w	r3, r3, #1
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d004      	beq.n	8007f00 <USB_EPStartXfer+0x157c>
 8007ef6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007efa:	3301      	adds	r3, #1
 8007efc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007f00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	029b      	lsls	r3, r3, #10
 8007f08:	b29a      	uxth	r2, r3
 8007f0a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007f0e:	801a      	strh	r2, [r3, #0]
 8007f10:	e05a      	b.n	8007fc8 <USB_EPStartXfer+0x1644>
 8007f12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	691b      	ldr	r3, [r3, #16]
 8007f1e:	095b      	lsrs	r3, r3, #5
 8007f20:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007f24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f28:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	691b      	ldr	r3, [r3, #16]
 8007f30:	f003 031f 	and.w	r3, r3, #31
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d104      	bne.n	8007f42 <USB_EPStartXfer+0x15be>
 8007f38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f3c:	3b01      	subs	r3, #1
 8007f3e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007f42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	029b      	lsls	r3, r3, #10
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f54:	b29a      	uxth	r2, r3
 8007f56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007f5a:	801a      	strh	r2, [r3, #0]
 8007f5c:	e034      	b.n	8007fc8 <USB_EPStartXfer+0x1644>
 8007f5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f62:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	785b      	ldrb	r3, [r3, #1]
 8007f6a:	2b01      	cmp	r3, #1
 8007f6c:	d12c      	bne.n	8007fc8 <USB_EPStartXfer+0x1644>
 8007f6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f72:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007f7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f80:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007f92:	4413      	add	r3, r2
 8007f94:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007f98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007f9c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	011a      	lsls	r2, r3, #4
 8007fa6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007faa:	4413      	add	r3, r2
 8007fac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007fb0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007fb4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fb8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	691b      	ldr	r3, [r3, #16]
 8007fc0:	b29a      	uxth	r2, r3
 8007fc2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007fc6:	801a      	strh	r2, [r3, #0]
 8007fc8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fcc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007fd6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fda:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	785b      	ldrb	r3, [r3, #1]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	f040 8091 	bne.w	800810a <USB_EPStartXfer+0x1786>
 8007fe8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007ff6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ffa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008004:	b29b      	uxth	r3, r3
 8008006:	461a      	mov	r2, r3
 8008008:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800800c:	4413      	add	r3, r2
 800800e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8008012:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008016:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	011a      	lsls	r2, r3, #4
 8008020:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008024:	4413      	add	r3, r2
 8008026:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800802a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800802e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008032:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	691b      	ldr	r3, [r3, #16]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d116      	bne.n	800806c <USB_EPStartXfer+0x16e8>
 800803e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008042:	881b      	ldrh	r3, [r3, #0]
 8008044:	b29b      	uxth	r3, r3
 8008046:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800804a:	b29a      	uxth	r2, r3
 800804c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008050:	801a      	strh	r2, [r3, #0]
 8008052:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008056:	881b      	ldrh	r3, [r3, #0]
 8008058:	b29b      	uxth	r3, r3
 800805a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800805e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008062:	b29a      	uxth	r2, r3
 8008064:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008068:	801a      	strh	r2, [r3, #0]
 800806a:	e07c      	b.n	8008166 <USB_EPStartXfer+0x17e2>
 800806c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008070:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	691b      	ldr	r3, [r3, #16]
 8008078:	2b3e      	cmp	r3, #62	; 0x3e
 800807a:	d820      	bhi.n	80080be <USB_EPStartXfer+0x173a>
 800807c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008080:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	691b      	ldr	r3, [r3, #16]
 8008088:	085b      	lsrs	r3, r3, #1
 800808a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800808e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008092:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	691b      	ldr	r3, [r3, #16]
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d004      	beq.n	80080ac <USB_EPStartXfer+0x1728>
 80080a2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80080a6:	3301      	adds	r3, #1
 80080a8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80080ac:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	029b      	lsls	r3, r3, #10
 80080b4:	b29a      	uxth	r2, r3
 80080b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80080ba:	801a      	strh	r2, [r3, #0]
 80080bc:	e053      	b.n	8008166 <USB_EPStartXfer+0x17e2>
 80080be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080c2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	691b      	ldr	r3, [r3, #16]
 80080ca:	095b      	lsrs	r3, r3, #5
 80080cc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80080d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	691b      	ldr	r3, [r3, #16]
 80080dc:	f003 031f 	and.w	r3, r3, #31
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d104      	bne.n	80080ee <USB_EPStartXfer+0x176a>
 80080e4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80080e8:	3b01      	subs	r3, #1
 80080ea:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80080ee:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	029b      	lsls	r3, r3, #10
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008100:	b29a      	uxth	r2, r3
 8008102:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008106:	801a      	strh	r2, [r3, #0]
 8008108:	e02d      	b.n	8008166 <USB_EPStartXfer+0x17e2>
 800810a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800810e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	785b      	ldrb	r3, [r3, #1]
 8008116:	2b01      	cmp	r3, #1
 8008118:	d125      	bne.n	8008166 <USB_EPStartXfer+0x17e2>
 800811a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800811e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008128:	b29b      	uxth	r3, r3
 800812a:	461a      	mov	r2, r3
 800812c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008130:	4413      	add	r3, r2
 8008132:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008136:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800813a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	011a      	lsls	r2, r3, #4
 8008144:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008148:	4413      	add	r3, r2
 800814a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800814e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008152:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008156:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	691b      	ldr	r3, [r3, #16]
 800815e:	b29a      	uxth	r2, r3
 8008160:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008164:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008166:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800816a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	69db      	ldr	r3, [r3, #28]
 8008172:	2b00      	cmp	r3, #0
 8008174:	f000 81fe 	beq.w	8008574 <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008178:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800817c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008186:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	881b      	ldrh	r3, [r3, #0]
 8008194:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008198:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800819c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d005      	beq.n	80081b0 <USB_EPStartXfer+0x182c>
 80081a4:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80081a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d10d      	bne.n	80081cc <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80081b0:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80081b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	f040 81db 	bne.w	8008574 <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80081be:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80081c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f040 81d4 	bne.w	8008574 <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80081cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081d0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	4413      	add	r3, r2
 80081e6:	881b      	ldrh	r3, [r3, #0]
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081f2:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 80081f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008204:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	441a      	add	r2, r3
 8008210:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8008214:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008218:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800821c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008220:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008224:	b29b      	uxth	r3, r3
 8008226:	8013      	strh	r3, [r2, #0]
 8008228:	e1a4      	b.n	8008574 <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800822a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800822e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	78db      	ldrb	r3, [r3, #3]
 8008236:	2b01      	cmp	r3, #1
 8008238:	f040 819a 	bne.w	8008570 <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800823c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008240:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	699a      	ldr	r2, [r3, #24]
 8008248:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800824c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	691b      	ldr	r3, [r3, #16]
 8008254:	429a      	cmp	r2, r3
 8008256:	d917      	bls.n	8008288 <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 8008258:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800825c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	691b      	ldr	r3, [r3, #16]
 8008264:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 8008268:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800826c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	699a      	ldr	r2, [r3, #24]
 8008274:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008278:	1ad2      	subs	r2, r2, r3
 800827a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800827e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	619a      	str	r2, [r3, #24]
 8008286:	e00e      	b.n	80082a6 <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 8008288:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800828c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	699b      	ldr	r3, [r3, #24]
 8008294:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 8008298:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800829c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	2200      	movs	r2, #0
 80082a4:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80082a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082aa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	785b      	ldrb	r3, [r3, #1]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d178      	bne.n	80083a8 <USB_EPStartXfer+0x1a24>
 80082b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082ba:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80082c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082c8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	461a      	mov	r2, r3
 80082d6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80082da:	4413      	add	r3, r2
 80082dc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80082e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082e4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	781b      	ldrb	r3, [r3, #0]
 80082ec:	011a      	lsls	r2, r3, #4
 80082ee:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80082f2:	4413      	add	r3, r2
 80082f4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80082f8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80082fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008300:	2b00      	cmp	r3, #0
 8008302:	d116      	bne.n	8008332 <USB_EPStartXfer+0x19ae>
 8008304:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008308:	881b      	ldrh	r3, [r3, #0]
 800830a:	b29b      	uxth	r3, r3
 800830c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008310:	b29a      	uxth	r2, r3
 8008312:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008316:	801a      	strh	r2, [r3, #0]
 8008318:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800831c:	881b      	ldrh	r3, [r3, #0]
 800831e:	b29b      	uxth	r3, r3
 8008320:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008324:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008328:	b29a      	uxth	r2, r3
 800832a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800832e:	801a      	strh	r2, [r3, #0]
 8008330:	e06b      	b.n	800840a <USB_EPStartXfer+0x1a86>
 8008332:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008336:	2b3e      	cmp	r3, #62	; 0x3e
 8008338:	d818      	bhi.n	800836c <USB_EPStartXfer+0x19e8>
 800833a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800833e:	085b      	lsrs	r3, r3, #1
 8008340:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008344:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008348:	f003 0301 	and.w	r3, r3, #1
 800834c:	2b00      	cmp	r3, #0
 800834e:	d004      	beq.n	800835a <USB_EPStartXfer+0x19d6>
 8008350:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008354:	3301      	adds	r3, #1
 8008356:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800835a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800835e:	b29b      	uxth	r3, r3
 8008360:	029b      	lsls	r3, r3, #10
 8008362:	b29a      	uxth	r2, r3
 8008364:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008368:	801a      	strh	r2, [r3, #0]
 800836a:	e04e      	b.n	800840a <USB_EPStartXfer+0x1a86>
 800836c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008370:	095b      	lsrs	r3, r3, #5
 8008372:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008376:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800837a:	f003 031f 	and.w	r3, r3, #31
 800837e:	2b00      	cmp	r3, #0
 8008380:	d104      	bne.n	800838c <USB_EPStartXfer+0x1a08>
 8008382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008386:	3b01      	subs	r3, #1
 8008388:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800838c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008390:	b29b      	uxth	r3, r3
 8008392:	029b      	lsls	r3, r3, #10
 8008394:	b29b      	uxth	r3, r3
 8008396:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800839a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800839e:	b29a      	uxth	r2, r3
 80083a0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80083a4:	801a      	strh	r2, [r3, #0]
 80083a6:	e030      	b.n	800840a <USB_EPStartXfer+0x1a86>
 80083a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083ac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	785b      	ldrb	r3, [r3, #1]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d128      	bne.n	800840a <USB_EPStartXfer+0x1a86>
 80083b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083bc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80083c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083ca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	461a      	mov	r2, r3
 80083d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083dc:	4413      	add	r3, r2
 80083de:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80083e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083e6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	011a      	lsls	r2, r3, #4
 80083f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083f4:	4413      	add	r3, r2
 80083f6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80083fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80083fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008402:	b29a      	uxth	r2, r3
 8008404:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008408:	801a      	strh	r2, [r3, #0]
 800840a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800840e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008418:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800841c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	785b      	ldrb	r3, [r3, #1]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d178      	bne.n	800851a <USB_EPStartXfer+0x1b96>
 8008428:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800842c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008436:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800843a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008444:	b29b      	uxth	r3, r3
 8008446:	461a      	mov	r2, r3
 8008448:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800844c:	4413      	add	r3, r2
 800844e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008452:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008456:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	781b      	ldrb	r3, [r3, #0]
 800845e:	011a      	lsls	r2, r3, #4
 8008460:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008464:	4413      	add	r3, r2
 8008466:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800846a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800846e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008472:	2b00      	cmp	r3, #0
 8008474:	d116      	bne.n	80084a4 <USB_EPStartXfer+0x1b20>
 8008476:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800847a:	881b      	ldrh	r3, [r3, #0]
 800847c:	b29b      	uxth	r3, r3
 800847e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008482:	b29a      	uxth	r2, r3
 8008484:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008488:	801a      	strh	r2, [r3, #0]
 800848a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800848e:	881b      	ldrh	r3, [r3, #0]
 8008490:	b29b      	uxth	r3, r3
 8008492:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008496:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800849a:	b29a      	uxth	r2, r3
 800849c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80084a0:	801a      	strh	r2, [r3, #0]
 80084a2:	e067      	b.n	8008574 <USB_EPStartXfer+0x1bf0>
 80084a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084a8:	2b3e      	cmp	r3, #62	; 0x3e
 80084aa:	d818      	bhi.n	80084de <USB_EPStartXfer+0x1b5a>
 80084ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084b0:	085b      	lsrs	r3, r3, #1
 80084b2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80084b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084ba:	f003 0301 	and.w	r3, r3, #1
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d004      	beq.n	80084cc <USB_EPStartXfer+0x1b48>
 80084c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80084c6:	3301      	adds	r3, #1
 80084c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80084cc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	029b      	lsls	r3, r3, #10
 80084d4:	b29a      	uxth	r2, r3
 80084d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80084da:	801a      	strh	r2, [r3, #0]
 80084dc:	e04a      	b.n	8008574 <USB_EPStartXfer+0x1bf0>
 80084de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084e2:	095b      	lsrs	r3, r3, #5
 80084e4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80084e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084ec:	f003 031f 	and.w	r3, r3, #31
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d104      	bne.n	80084fe <USB_EPStartXfer+0x1b7a>
 80084f4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80084f8:	3b01      	subs	r3, #1
 80084fa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80084fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008502:	b29b      	uxth	r3, r3
 8008504:	029b      	lsls	r3, r3, #10
 8008506:	b29b      	uxth	r3, r3
 8008508:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800850c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008510:	b29a      	uxth	r2, r3
 8008512:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008516:	801a      	strh	r2, [r3, #0]
 8008518:	e02c      	b.n	8008574 <USB_EPStartXfer+0x1bf0>
 800851a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800851e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	785b      	ldrb	r3, [r3, #1]
 8008526:	2b01      	cmp	r3, #1
 8008528:	d124      	bne.n	8008574 <USB_EPStartXfer+0x1bf0>
 800852a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800852e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008538:	b29b      	uxth	r3, r3
 800853a:	461a      	mov	r2, r3
 800853c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008540:	4413      	add	r3, r2
 8008542:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008546:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800854a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	011a      	lsls	r2, r3, #4
 8008554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008558:	4413      	add	r3, r2
 800855a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800855e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008562:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008566:	b29a      	uxth	r2, r3
 8008568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800856c:	801a      	strh	r2, [r3, #0]
 800856e:	e001      	b.n	8008574 <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	e03a      	b.n	80085ea <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008574:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008578:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008582:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	009b      	lsls	r3, r3, #2
 800858c:	4413      	add	r3, r2
 800858e:	881b      	ldrh	r3, [r3, #0]
 8008590:	b29b      	uxth	r3, r3
 8008592:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800859a:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800859e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80085a2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80085a6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80085aa:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80085ae:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80085b2:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80085b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085ba:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80085be:	681a      	ldr	r2, [r3, #0]
 80085c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	009b      	lsls	r3, r3, #2
 80085ce:	441a      	add	r2, r3
 80085d0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80085d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80085d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80085dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085e4:	b29b      	uxth	r3, r3
 80085e6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}

080085f4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b085      	sub	sp, #20
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	785b      	ldrb	r3, [r3, #1]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d020      	beq.n	8008648 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	781b      	ldrb	r3, [r3, #0]
 800860c:	009b      	lsls	r3, r3, #2
 800860e:	4413      	add	r3, r2
 8008610:	881b      	ldrh	r3, [r3, #0]
 8008612:	b29b      	uxth	r3, r3
 8008614:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008618:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800861c:	81bb      	strh	r3, [r7, #12]
 800861e:	89bb      	ldrh	r3, [r7, #12]
 8008620:	f083 0310 	eor.w	r3, r3, #16
 8008624:	81bb      	strh	r3, [r7, #12]
 8008626:	687a      	ldr	r2, [r7, #4]
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	441a      	add	r2, r3
 8008630:	89bb      	ldrh	r3, [r7, #12]
 8008632:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008636:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800863a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800863e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008642:	b29b      	uxth	r3, r3
 8008644:	8013      	strh	r3, [r2, #0]
 8008646:	e01f      	b.n	8008688 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	781b      	ldrb	r3, [r3, #0]
 800864e:	009b      	lsls	r3, r3, #2
 8008650:	4413      	add	r3, r2
 8008652:	881b      	ldrh	r3, [r3, #0]
 8008654:	b29b      	uxth	r3, r3
 8008656:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800865a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800865e:	81fb      	strh	r3, [r7, #14]
 8008660:	89fb      	ldrh	r3, [r7, #14]
 8008662:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008666:	81fb      	strh	r3, [r7, #14]
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	781b      	ldrb	r3, [r3, #0]
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	441a      	add	r2, r3
 8008672:	89fb      	ldrh	r3, [r7, #14]
 8008674:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008678:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800867c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008684:	b29b      	uxth	r3, r3
 8008686:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008688:	2300      	movs	r3, #0
}
 800868a:	4618      	mov	r0, r3
 800868c:	3714      	adds	r7, #20
 800868e:	46bd      	mov	sp, r7
 8008690:	bc80      	pop	{r7}
 8008692:	4770      	bx	lr

08008694 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008694:	b480      	push	{r7}
 8008696:	b087      	sub	sp, #28
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	7b1b      	ldrb	r3, [r3, #12]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	f040 809d 	bne.w	80087e2 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	785b      	ldrb	r3, [r3, #1]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d04c      	beq.n	800874a <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	781b      	ldrb	r3, [r3, #0]
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	4413      	add	r3, r2
 80086ba:	881b      	ldrh	r3, [r3, #0]
 80086bc:	823b      	strh	r3, [r7, #16]
 80086be:	8a3b      	ldrh	r3, [r7, #16]
 80086c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d01b      	beq.n	8008700 <USB_EPClearStall+0x6c>
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	4413      	add	r3, r2
 80086d2:	881b      	ldrh	r3, [r3, #0]
 80086d4:	b29b      	uxth	r3, r3
 80086d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80086da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086de:	81fb      	strh	r3, [r7, #14]
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	781b      	ldrb	r3, [r3, #0]
 80086e6:	009b      	lsls	r3, r3, #2
 80086e8:	441a      	add	r2, r3
 80086ea:	89fb      	ldrh	r3, [r7, #14]
 80086ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80086f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80086f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086f8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	78db      	ldrb	r3, [r3, #3]
 8008704:	2b01      	cmp	r3, #1
 8008706:	d06c      	beq.n	80087e2 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	4413      	add	r3, r2
 8008712:	881b      	ldrh	r3, [r3, #0]
 8008714:	b29b      	uxth	r3, r3
 8008716:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800871a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800871e:	81bb      	strh	r3, [r7, #12]
 8008720:	89bb      	ldrh	r3, [r7, #12]
 8008722:	f083 0320 	eor.w	r3, r3, #32
 8008726:	81bb      	strh	r3, [r7, #12]
 8008728:	687a      	ldr	r2, [r7, #4]
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	781b      	ldrb	r3, [r3, #0]
 800872e:	009b      	lsls	r3, r3, #2
 8008730:	441a      	add	r2, r3
 8008732:	89bb      	ldrh	r3, [r7, #12]
 8008734:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008738:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800873c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008744:	b29b      	uxth	r3, r3
 8008746:	8013      	strh	r3, [r2, #0]
 8008748:	e04b      	b.n	80087e2 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800874a:	687a      	ldr	r2, [r7, #4]
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	4413      	add	r3, r2
 8008754:	881b      	ldrh	r3, [r3, #0]
 8008756:	82fb      	strh	r3, [r7, #22]
 8008758:	8afb      	ldrh	r3, [r7, #22]
 800875a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800875e:	2b00      	cmp	r3, #0
 8008760:	d01b      	beq.n	800879a <USB_EPClearStall+0x106>
 8008762:	687a      	ldr	r2, [r7, #4]
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	781b      	ldrb	r3, [r3, #0]
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	4413      	add	r3, r2
 800876c:	881b      	ldrh	r3, [r3, #0]
 800876e:	b29b      	uxth	r3, r3
 8008770:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008774:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008778:	82bb      	strh	r3, [r7, #20]
 800877a:	687a      	ldr	r2, [r7, #4]
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	781b      	ldrb	r3, [r3, #0]
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	441a      	add	r2, r3
 8008784:	8abb      	ldrh	r3, [r7, #20]
 8008786:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800878a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800878e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008792:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008796:	b29b      	uxth	r3, r3
 8008798:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800879a:	687a      	ldr	r2, [r7, #4]
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	4413      	add	r3, r2
 80087a4:	881b      	ldrh	r3, [r3, #0]
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80087ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087b0:	827b      	strh	r3, [r7, #18]
 80087b2:	8a7b      	ldrh	r3, [r7, #18]
 80087b4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80087b8:	827b      	strh	r3, [r7, #18]
 80087ba:	8a7b      	ldrh	r3, [r7, #18]
 80087bc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80087c0:	827b      	strh	r3, [r7, #18]
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	441a      	add	r2, r3
 80087cc:	8a7b      	ldrh	r3, [r7, #18]
 80087ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80087d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80087d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087de:	b29b      	uxth	r3, r3
 80087e0:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	371c      	adds	r7, #28
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bc80      	pop	{r7}
 80087ec:	4770      	bx	lr

080087ee <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80087ee:	b480      	push	{r7}
 80087f0:	b083      	sub	sp, #12
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	6078      	str	r0, [r7, #4]
 80087f6:	460b      	mov	r3, r1
 80087f8:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80087fa:	78fb      	ldrb	r3, [r7, #3]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d103      	bne.n	8008808 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2280      	movs	r2, #128	; 0x80
 8008804:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008808:	2300      	movs	r3, #0
}
 800880a:	4618      	mov	r0, r3
 800880c:	370c      	adds	r7, #12
 800880e:	46bd      	mov	sp, r7
 8008810:	bc80      	pop	{r7}
 8008812:	4770      	bx	lr

08008814 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008814:	b480      	push	{r7}
 8008816:	b083      	sub	sp, #12
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800881c:	2300      	movs	r3, #0
}
 800881e:	4618      	mov	r0, r3
 8008820:	370c      	adds	r7, #12
 8008822:	46bd      	mov	sp, r7
 8008824:	bc80      	pop	{r7}
 8008826:	4770      	bx	lr

08008828 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008830:	2300      	movs	r3, #0
}
 8008832:	4618      	mov	r0, r3
 8008834:	370c      	adds	r7, #12
 8008836:	46bd      	mov	sp, r7
 8008838:	bc80      	pop	{r7}
 800883a:	4770      	bx	lr

0800883c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800883c:	b480      	push	{r7}
 800883e:	b085      	sub	sp, #20
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800884a:	b29b      	uxth	r3, r3
 800884c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800884e:	68fb      	ldr	r3, [r7, #12]
}
 8008850:	4618      	mov	r0, r3
 8008852:	3714      	adds	r7, #20
 8008854:	46bd      	mov	sp, r7
 8008856:	bc80      	pop	{r7}
 8008858:	4770      	bx	lr

0800885a <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800885a:	b480      	push	{r7}
 800885c:	b083      	sub	sp, #12
 800885e:	af00      	add	r7, sp, #0
 8008860:	6078      	str	r0, [r7, #4]
 8008862:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	370c      	adds	r7, #12
 800886a:	46bd      	mov	sp, r7
 800886c:	bc80      	pop	{r7}
 800886e:	4770      	bx	lr

08008870 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008870:	b480      	push	{r7}
 8008872:	b08d      	sub	sp, #52	; 0x34
 8008874:	af00      	add	r7, sp, #0
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	60b9      	str	r1, [r7, #8]
 800887a:	4611      	mov	r1, r2
 800887c:	461a      	mov	r2, r3
 800887e:	460b      	mov	r3, r1
 8008880:	80fb      	strh	r3, [r7, #6]
 8008882:	4613      	mov	r3, r2
 8008884:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008886:	88bb      	ldrh	r3, [r7, #4]
 8008888:	3301      	adds	r3, #1
 800888a:	085b      	lsrs	r3, r3, #1
 800888c:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008896:	88fb      	ldrh	r3, [r7, #6]
 8008898:	005a      	lsls	r2, r3, #1
 800889a:	69fb      	ldr	r3, [r7, #28]
 800889c:	4413      	add	r3, r2
 800889e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80088a2:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80088a4:	6a3b      	ldr	r3, [r7, #32]
 80088a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80088a8:	e01e      	b.n	80088e8 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80088aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ac:	781b      	ldrb	r3, [r3, #0]
 80088ae:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80088b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b2:	3301      	adds	r3, #1
 80088b4:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80088b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	021b      	lsls	r3, r3, #8
 80088be:	b29b      	uxth	r3, r3
 80088c0:	461a      	mov	r2, r3
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	4313      	orrs	r3, r2
 80088c6:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	b29a      	uxth	r2, r3
 80088cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ce:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80088d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088d2:	3302      	adds	r3, #2
 80088d4:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80088d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088d8:	3302      	adds	r3, #2
 80088da:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80088dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088de:	3301      	adds	r3, #1
 80088e0:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80088e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088e4:	3b01      	subs	r3, #1
 80088e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80088e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d1dd      	bne.n	80088aa <USB_WritePMA+0x3a>
  }
}
 80088ee:	bf00      	nop
 80088f0:	bf00      	nop
 80088f2:	3734      	adds	r7, #52	; 0x34
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bc80      	pop	{r7}
 80088f8:	4770      	bx	lr

080088fa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80088fa:	b480      	push	{r7}
 80088fc:	b08b      	sub	sp, #44	; 0x2c
 80088fe:	af00      	add	r7, sp, #0
 8008900:	60f8      	str	r0, [r7, #12]
 8008902:	60b9      	str	r1, [r7, #8]
 8008904:	4611      	mov	r1, r2
 8008906:	461a      	mov	r2, r3
 8008908:	460b      	mov	r3, r1
 800890a:	80fb      	strh	r3, [r7, #6]
 800890c:	4613      	mov	r3, r2
 800890e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008910:	88bb      	ldrh	r3, [r7, #4]
 8008912:	085b      	lsrs	r3, r3, #1
 8008914:	b29b      	uxth	r3, r3
 8008916:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008920:	88fb      	ldrh	r3, [r7, #6]
 8008922:	005a      	lsls	r2, r3, #1
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	4413      	add	r3, r2
 8008928:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800892c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	627b      	str	r3, [r7, #36]	; 0x24
 8008932:	e01b      	b.n	800896c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8008934:	6a3b      	ldr	r3, [r7, #32]
 8008936:	881b      	ldrh	r3, [r3, #0]
 8008938:	b29b      	uxth	r3, r3
 800893a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800893c:	6a3b      	ldr	r3, [r7, #32]
 800893e:	3302      	adds	r3, #2
 8008940:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	b2da      	uxtb	r2, r3
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800894a:	69fb      	ldr	r3, [r7, #28]
 800894c:	3301      	adds	r3, #1
 800894e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	0a1b      	lsrs	r3, r3, #8
 8008954:	b2da      	uxtb	r2, r3
 8008956:	69fb      	ldr	r3, [r7, #28]
 8008958:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	3301      	adds	r3, #1
 800895e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008960:	6a3b      	ldr	r3, [r7, #32]
 8008962:	3302      	adds	r3, #2
 8008964:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8008966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008968:	3b01      	subs	r3, #1
 800896a:	627b      	str	r3, [r7, #36]	; 0x24
 800896c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1e0      	bne.n	8008934 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008972:	88bb      	ldrh	r3, [r7, #4]
 8008974:	f003 0301 	and.w	r3, r3, #1
 8008978:	b29b      	uxth	r3, r3
 800897a:	2b00      	cmp	r3, #0
 800897c:	d007      	beq.n	800898e <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800897e:	6a3b      	ldr	r3, [r7, #32]
 8008980:	881b      	ldrh	r3, [r3, #0]
 8008982:	b29b      	uxth	r3, r3
 8008984:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	b2da      	uxtb	r2, r3
 800898a:	69fb      	ldr	r3, [r7, #28]
 800898c:	701a      	strb	r2, [r3, #0]
  }
}
 800898e:	bf00      	nop
 8008990:	372c      	adds	r7, #44	; 0x2c
 8008992:	46bd      	mov	sp, r7
 8008994:	bc80      	pop	{r7}
 8008996:	4770      	bx	lr

08008998 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	460b      	mov	r3, r1
 80089a2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80089a4:	2300      	movs	r3, #0
 80089a6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	7c1b      	ldrb	r3, [r3, #16]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d115      	bne.n	80089dc <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80089b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80089b4:	2202      	movs	r2, #2
 80089b6:	2181      	movs	r1, #129	; 0x81
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f001 feac 	bl	800a716 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2201      	movs	r2, #1
 80089c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80089c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80089c8:	2202      	movs	r2, #2
 80089ca:	2101      	movs	r1, #1
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f001 fea2 	bl	800a716 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2201      	movs	r2, #1
 80089d6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80089da:	e012      	b.n	8008a02 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80089dc:	2340      	movs	r3, #64	; 0x40
 80089de:	2202      	movs	r2, #2
 80089e0:	2181      	movs	r1, #129	; 0x81
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f001 fe97 	bl	800a716 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2201      	movs	r2, #1
 80089ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80089ee:	2340      	movs	r3, #64	; 0x40
 80089f0:	2202      	movs	r2, #2
 80089f2:	2101      	movs	r1, #1
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f001 fe8e 	bl	800a716 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2201      	movs	r2, #1
 80089fe:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008a02:	2308      	movs	r3, #8
 8008a04:	2203      	movs	r2, #3
 8008a06:	2182      	movs	r1, #130	; 0x82
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f001 fe84 	bl	800a716 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2201      	movs	r2, #1
 8008a12:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008a14:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008a18:	f001 ffa4 	bl	800a964 <USBD_static_malloc>
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d102      	bne.n	8008a34 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008a2e:	2301      	movs	r3, #1
 8008a30:	73fb      	strb	r3, [r7, #15]
 8008a32:	e026      	b.n	8008a82 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a3a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	2200      	movs	r2, #0
 8008a52:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	7c1b      	ldrb	r3, [r3, #16]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d109      	bne.n	8008a72 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008a64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008a68:	2101      	movs	r1, #1
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f001 ff44 	bl	800a8f8 <USBD_LL_PrepareReceive>
 8008a70:	e007      	b.n	8008a82 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008a78:	2340      	movs	r3, #64	; 0x40
 8008a7a:	2101      	movs	r1, #1
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f001 ff3b 	bl	800a8f8 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3710      	adds	r7, #16
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	460b      	mov	r3, r1
 8008a96:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008a9c:	2181      	movs	r1, #129	; 0x81
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f001 fe5f 	bl	800a762 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008aaa:	2101      	movs	r1, #1
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f001 fe58 	bl	800a762 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008aba:	2182      	movs	r1, #130	; 0x82
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f001 fe50 	bl	800a762 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d00e      	beq.n	8008af0 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f001 ff4a 	bl	800a97c <USBD_static_free>
    pdev->pClassData = NULL;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8008af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3710      	adds	r7, #16
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b086      	sub	sp, #24
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
 8008b02:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b0a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008b10:	2300      	movs	r3, #0
 8008b12:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008b14:	2300      	movs	r3, #0
 8008b16:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	781b      	ldrb	r3, [r3, #0]
 8008b1c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d039      	beq.n	8008b98 <USBD_CDC_Setup+0x9e>
 8008b24:	2b20      	cmp	r3, #32
 8008b26:	d17f      	bne.n	8008c28 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	88db      	ldrh	r3, [r3, #6]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d029      	beq.n	8008b84 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	781b      	ldrb	r3, [r3, #0]
 8008b34:	b25b      	sxtb	r3, r3
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	da11      	bge.n	8008b5e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b40:	689b      	ldr	r3, [r3, #8]
 8008b42:	683a      	ldr	r2, [r7, #0]
 8008b44:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008b46:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008b48:	683a      	ldr	r2, [r7, #0]
 8008b4a:	88d2      	ldrh	r2, [r2, #6]
 8008b4c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008b4e:	6939      	ldr	r1, [r7, #16]
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	88db      	ldrh	r3, [r3, #6]
 8008b54:	461a      	mov	r2, r3
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f001 fa09 	bl	8009f6e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008b5c:	e06b      	b.n	8008c36 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	785a      	ldrb	r2, [r3, #1]
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	88db      	ldrh	r3, [r3, #6]
 8008b6c:	b2da      	uxtb	r2, r3
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008b74:	6939      	ldr	r1, [r7, #16]
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	88db      	ldrh	r3, [r3, #6]
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f001 fa24 	bl	8009fca <USBD_CtlPrepareRx>
      break;
 8008b82:	e058      	b.n	8008c36 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	683a      	ldr	r2, [r7, #0]
 8008b8e:	7850      	ldrb	r0, [r2, #1]
 8008b90:	2200      	movs	r2, #0
 8008b92:	6839      	ldr	r1, [r7, #0]
 8008b94:	4798      	blx	r3
      break;
 8008b96:	e04e      	b.n	8008c36 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	785b      	ldrb	r3, [r3, #1]
 8008b9c:	2b0b      	cmp	r3, #11
 8008b9e:	d02e      	beq.n	8008bfe <USBD_CDC_Setup+0x104>
 8008ba0:	2b0b      	cmp	r3, #11
 8008ba2:	dc38      	bgt.n	8008c16 <USBD_CDC_Setup+0x11c>
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d002      	beq.n	8008bae <USBD_CDC_Setup+0xb4>
 8008ba8:	2b0a      	cmp	r3, #10
 8008baa:	d014      	beq.n	8008bd6 <USBD_CDC_Setup+0xdc>
 8008bac:	e033      	b.n	8008c16 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bb4:	2b03      	cmp	r3, #3
 8008bb6:	d107      	bne.n	8008bc8 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008bb8:	f107 030c 	add.w	r3, r7, #12
 8008bbc:	2202      	movs	r2, #2
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f001 f9d4 	bl	8009f6e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008bc6:	e02e      	b.n	8008c26 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008bc8:	6839      	ldr	r1, [r7, #0]
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f001 f965 	bl	8009e9a <USBD_CtlError>
            ret = USBD_FAIL;
 8008bd0:	2302      	movs	r3, #2
 8008bd2:	75fb      	strb	r3, [r7, #23]
          break;
 8008bd4:	e027      	b.n	8008c26 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bdc:	2b03      	cmp	r3, #3
 8008bde:	d107      	bne.n	8008bf0 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008be0:	f107 030f 	add.w	r3, r7, #15
 8008be4:	2201      	movs	r2, #1
 8008be6:	4619      	mov	r1, r3
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f001 f9c0 	bl	8009f6e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008bee:	e01a      	b.n	8008c26 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008bf0:	6839      	ldr	r1, [r7, #0]
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f001 f951 	bl	8009e9a <USBD_CtlError>
            ret = USBD_FAIL;
 8008bf8:	2302      	movs	r3, #2
 8008bfa:	75fb      	strb	r3, [r7, #23]
          break;
 8008bfc:	e013      	b.n	8008c26 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c04:	2b03      	cmp	r3, #3
 8008c06:	d00d      	beq.n	8008c24 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008c08:	6839      	ldr	r1, [r7, #0]
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f001 f945 	bl	8009e9a <USBD_CtlError>
            ret = USBD_FAIL;
 8008c10:	2302      	movs	r3, #2
 8008c12:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008c14:	e006      	b.n	8008c24 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008c16:	6839      	ldr	r1, [r7, #0]
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f001 f93e 	bl	8009e9a <USBD_CtlError>
          ret = USBD_FAIL;
 8008c1e:	2302      	movs	r3, #2
 8008c20:	75fb      	strb	r3, [r7, #23]
          break;
 8008c22:	e000      	b.n	8008c26 <USBD_CDC_Setup+0x12c>
          break;
 8008c24:	bf00      	nop
      }
      break;
 8008c26:	e006      	b.n	8008c36 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008c28:	6839      	ldr	r1, [r7, #0]
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f001 f935 	bl	8009e9a <USBD_CtlError>
      ret = USBD_FAIL;
 8008c30:	2302      	movs	r3, #2
 8008c32:	75fb      	strb	r3, [r7, #23]
      break;
 8008c34:	bf00      	nop
  }

  return ret;
 8008c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3718      	adds	r7, #24
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b084      	sub	sp, #16
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	460b      	mov	r3, r1
 8008c4a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c52:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008c5a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d03a      	beq.n	8008cdc <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008c66:	78fa      	ldrb	r2, [r7, #3]
 8008c68:	6879      	ldr	r1, [r7, #4]
 8008c6a:	4613      	mov	r3, r2
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	4413      	add	r3, r2
 8008c70:	009b      	lsls	r3, r3, #2
 8008c72:	440b      	add	r3, r1
 8008c74:	331c      	adds	r3, #28
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d029      	beq.n	8008cd0 <USBD_CDC_DataIn+0x90>
 8008c7c:	78fa      	ldrb	r2, [r7, #3]
 8008c7e:	6879      	ldr	r1, [r7, #4]
 8008c80:	4613      	mov	r3, r2
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	4413      	add	r3, r2
 8008c86:	009b      	lsls	r3, r3, #2
 8008c88:	440b      	add	r3, r1
 8008c8a:	331c      	adds	r3, #28
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	78f9      	ldrb	r1, [r7, #3]
 8008c90:	68b8      	ldr	r0, [r7, #8]
 8008c92:	460b      	mov	r3, r1
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	440b      	add	r3, r1
 8008c98:	00db      	lsls	r3, r3, #3
 8008c9a:	4403      	add	r3, r0
 8008c9c:	3338      	adds	r3, #56	; 0x38
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	fbb2 f1f3 	udiv	r1, r2, r3
 8008ca4:	fb01 f303 	mul.w	r3, r1, r3
 8008ca8:	1ad3      	subs	r3, r2, r3
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d110      	bne.n	8008cd0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008cae:	78fa      	ldrb	r2, [r7, #3]
 8008cb0:	6879      	ldr	r1, [r7, #4]
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	4413      	add	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	440b      	add	r3, r1
 8008cbc:	331c      	adds	r3, #28
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008cc2:	78f9      	ldrb	r1, [r7, #3]
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f001 fdf2 	bl	800a8b2 <USBD_LL_Transmit>
 8008cce:	e003      	b.n	8008cd8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	e000      	b.n	8008cde <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008cdc:	2302      	movs	r3, #2
  }
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3710      	adds	r7, #16
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}

08008ce6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008ce6:	b580      	push	{r7, lr}
 8008ce8:	b084      	sub	sp, #16
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	6078      	str	r0, [r7, #4]
 8008cee:	460b      	mov	r3, r1
 8008cf0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cf8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008cfa:	78fb      	ldrb	r3, [r7, #3]
 8008cfc:	4619      	mov	r1, r3
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f001 fe1d 	bl	800a93e <USBD_LL_GetRxDataSize>
 8008d04:	4602      	mov	r2, r0
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d00d      	beq.n	8008d32 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d1c:	68db      	ldr	r3, [r3, #12]
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008d24:	68fa      	ldr	r2, [r7, #12]
 8008d26:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008d2a:	4611      	mov	r1, r2
 8008d2c:	4798      	blx	r3

    return USBD_OK;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	e000      	b.n	8008d34 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008d32:	2302      	movs	r3, #2
  }
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3710      	adds	r7, #16
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b084      	sub	sp, #16
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d4a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d015      	beq.n	8008d82 <USBD_CDC_EP0_RxReady+0x46>
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008d5c:	2bff      	cmp	r3, #255	; 0xff
 8008d5e:	d010      	beq.n	8008d82 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	68fa      	ldr	r2, [r7, #12]
 8008d6a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008d6e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008d70:	68fa      	ldr	r2, [r7, #12]
 8008d72:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008d76:	b292      	uxth	r2, r2
 8008d78:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	22ff      	movs	r2, #255	; 0xff
 8008d7e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008d82:	2300      	movs	r3, #0
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3710      	adds	r7, #16
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2243      	movs	r2, #67	; 0x43
 8008d98:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008d9a:	4b03      	ldr	r3, [pc, #12]	; (8008da8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	370c      	adds	r7, #12
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bc80      	pop	{r7}
 8008da4:	4770      	bx	lr
 8008da6:	bf00      	nop
 8008da8:	20000098 	.word	0x20000098

08008dac <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b083      	sub	sp, #12
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2243      	movs	r2, #67	; 0x43
 8008db8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008dba:	4b03      	ldr	r3, [pc, #12]	; (8008dc8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	370c      	adds	r7, #12
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bc80      	pop	{r7}
 8008dc4:	4770      	bx	lr
 8008dc6:	bf00      	nop
 8008dc8:	20000054 	.word	0x20000054

08008dcc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b083      	sub	sp, #12
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2243      	movs	r2, #67	; 0x43
 8008dd8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008dda:	4b03      	ldr	r3, [pc, #12]	; (8008de8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bc80      	pop	{r7}
 8008de4:	4770      	bx	lr
 8008de6:	bf00      	nop
 8008de8:	200000dc 	.word	0x200000dc

08008dec <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	220a      	movs	r2, #10
 8008df8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008dfa:	4b03      	ldr	r3, [pc, #12]	; (8008e08 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	370c      	adds	r7, #12
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bc80      	pop	{r7}
 8008e04:	4770      	bx	lr
 8008e06:	bf00      	nop
 8008e08:	20000010 	.word	0x20000010

08008e0c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b085      	sub	sp, #20
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008e16:	2302      	movs	r3, #2
 8008e18:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d005      	beq.n	8008e2c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	683a      	ldr	r2, [r7, #0]
 8008e24:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3714      	adds	r7, #20
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bc80      	pop	{r7}
 8008e36:	4770      	bx	lr

08008e38 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b087      	sub	sp, #28
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	4613      	mov	r3, r2
 8008e44:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e4c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	68ba      	ldr	r2, [r7, #8]
 8008e52:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008e56:	88fa      	ldrh	r2, [r7, #6]
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	371c      	adds	r7, #28
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bc80      	pop	{r7}
 8008e68:	4770      	bx	lr

08008e6a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008e6a:	b480      	push	{r7}
 8008e6c:	b085      	sub	sp, #20
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	6078      	str	r0, [r7, #4]
 8008e72:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e7a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	683a      	ldr	r2, [r7, #0]
 8008e80:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8008e84:	2300      	movs	r3, #0
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3714      	adds	r7, #20
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bc80      	pop	{r7}
 8008e8e:	4770      	bx	lr

08008e90 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b084      	sub	sp, #16
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e9e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d01c      	beq.n	8008ee4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d115      	bne.n	8008ee0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	2181      	movs	r1, #129	; 0x81
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f001 fceb 	bl	800a8b2 <USBD_LL_Transmit>

      return USBD_OK;
 8008edc:	2300      	movs	r3, #0
 8008ede:	e002      	b.n	8008ee6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	e000      	b.n	8008ee6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8008ee4:	2302      	movs	r3, #2
  }
}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3710      	adds	r7, #16
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}

08008eee <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008eee:	b580      	push	{r7, lr}
 8008ef0:	b084      	sub	sp, #16
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008efc:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d017      	beq.n	8008f38 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	7c1b      	ldrb	r3, [r3, #16]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d109      	bne.n	8008f24 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008f16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f1a:	2101      	movs	r1, #1
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f001 fceb 	bl	800a8f8 <USBD_LL_PrepareReceive>
 8008f22:	e007      	b.n	8008f34 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008f2a:	2340      	movs	r3, #64	; 0x40
 8008f2c:	2101      	movs	r1, #1
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f001 fce2 	bl	800a8f8 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008f34:	2300      	movs	r3, #0
 8008f36:	e000      	b.n	8008f3a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008f38:	2302      	movs	r3, #2
  }
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3710      	adds	r7, #16
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}

08008f42 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008f42:	b580      	push	{r7, lr}
 8008f44:	b084      	sub	sp, #16
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	60f8      	str	r0, [r7, #12]
 8008f4a:	60b9      	str	r1, [r7, #8]
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d101      	bne.n	8008f5a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008f56:	2302      	movs	r3, #2
 8008f58:	e01a      	b.n	8008f90 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d003      	beq.n	8008f6c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2200      	movs	r2, #0
 8008f68:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d003      	beq.n	8008f7a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	68ba      	ldr	r2, [r7, #8]
 8008f76:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	79fa      	ldrb	r2, [r7, #7]
 8008f86:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008f88:	68f8      	ldr	r0, [r7, #12]
 8008f8a:	f001 fb4f 	bl	800a62c <USBD_LL_Init>

  return USBD_OK;
 8008f8e:	2300      	movs	r3, #0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3710      	adds	r7, #16
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d006      	beq.n	8008fba <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	683a      	ldr	r2, [r7, #0]
 8008fb0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	73fb      	strb	r3, [r7, #15]
 8008fb8:	e001      	b.n	8008fbe <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008fba:	2302      	movs	r3, #2
 8008fbc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3714      	adds	r7, #20
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bc80      	pop	{r7}
 8008fc8:	4770      	bx	lr

08008fca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008fca:	b580      	push	{r7, lr}
 8008fcc:	b082      	sub	sp, #8
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f001 fb84 	bl	800a6e0 <USBD_LL_Start>

  return USBD_OK;
 8008fd8:	2300      	movs	r3, #0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3708      	adds	r7, #8
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}

08008fe2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008fe2:	b480      	push	{r7}
 8008fe4:	b083      	sub	sp, #12
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008fea:	2300      	movs	r3, #0
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	370c      	adds	r7, #12
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bc80      	pop	{r7}
 8008ff4:	4770      	bx	lr

08008ff6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008ff6:	b580      	push	{r7, lr}
 8008ff8:	b084      	sub	sp, #16
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
 8008ffe:	460b      	mov	r3, r1
 8009000:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009002:	2302      	movs	r3, #2
 8009004:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00c      	beq.n	800902a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	78fa      	ldrb	r2, [r7, #3]
 800901a:	4611      	mov	r1, r2
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	4798      	blx	r3
 8009020:	4603      	mov	r3, r0
 8009022:	2b00      	cmp	r3, #0
 8009024:	d101      	bne.n	800902a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009026:	2300      	movs	r3, #0
 8009028:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800902a:	7bfb      	ldrb	r3, [r7, #15]
}
 800902c:	4618      	mov	r0, r3
 800902e:	3710      	adds	r7, #16
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}

08009034 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b082      	sub	sp, #8
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	460b      	mov	r3, r1
 800903e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009046:	685b      	ldr	r3, [r3, #4]
 8009048:	78fa      	ldrb	r2, [r7, #3]
 800904a:	4611      	mov	r1, r2
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	4798      	blx	r3

  return USBD_OK;
 8009050:	2300      	movs	r3, #0
}
 8009052:	4618      	mov	r0, r3
 8009054:	3708      	adds	r7, #8
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}

0800905a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800905a:	b580      	push	{r7, lr}
 800905c:	b082      	sub	sp, #8
 800905e:	af00      	add	r7, sp, #0
 8009060:	6078      	str	r0, [r7, #4]
 8009062:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800906a:	6839      	ldr	r1, [r7, #0]
 800906c:	4618      	mov	r0, r3
 800906e:	f000 fed8 	bl	8009e22 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2201      	movs	r2, #1
 8009076:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009080:	461a      	mov	r2, r3
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800908e:	f003 031f 	and.w	r3, r3, #31
 8009092:	2b02      	cmp	r3, #2
 8009094:	d016      	beq.n	80090c4 <USBD_LL_SetupStage+0x6a>
 8009096:	2b02      	cmp	r3, #2
 8009098:	d81c      	bhi.n	80090d4 <USBD_LL_SetupStage+0x7a>
 800909a:	2b00      	cmp	r3, #0
 800909c:	d002      	beq.n	80090a4 <USBD_LL_SetupStage+0x4a>
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d008      	beq.n	80090b4 <USBD_LL_SetupStage+0x5a>
 80090a2:	e017      	b.n	80090d4 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80090aa:	4619      	mov	r1, r3
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f000 f9cb 	bl	8009448 <USBD_StdDevReq>
      break;
 80090b2:	e01a      	b.n	80090ea <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80090ba:	4619      	mov	r1, r3
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f000 fa2d 	bl	800951c <USBD_StdItfReq>
      break;
 80090c2:	e012      	b.n	80090ea <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80090ca:	4619      	mov	r1, r3
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f000 fa6d 	bl	80095ac <USBD_StdEPReq>
      break;
 80090d2:	e00a      	b.n	80090ea <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80090da:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	4619      	mov	r1, r3
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f001 fb5c 	bl	800a7a0 <USBD_LL_StallEP>
      break;
 80090e8:	bf00      	nop
  }

  return USBD_OK;
 80090ea:	2300      	movs	r3, #0
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3708      	adds	r7, #8
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b086      	sub	sp, #24
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	460b      	mov	r3, r1
 80090fe:	607a      	str	r2, [r7, #4]
 8009100:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009102:	7afb      	ldrb	r3, [r7, #11]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d14b      	bne.n	80091a0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800910e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009116:	2b03      	cmp	r3, #3
 8009118:	d134      	bne.n	8009184 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	68da      	ldr	r2, [r3, #12]
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	691b      	ldr	r3, [r3, #16]
 8009122:	429a      	cmp	r2, r3
 8009124:	d919      	bls.n	800915a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	68da      	ldr	r2, [r3, #12]
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	691b      	ldr	r3, [r3, #16]
 800912e:	1ad2      	subs	r2, r2, r3
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	68da      	ldr	r2, [r3, #12]
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800913c:	429a      	cmp	r2, r3
 800913e:	d203      	bcs.n	8009148 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009144:	b29b      	uxth	r3, r3
 8009146:	e002      	b.n	800914e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009148:	697b      	ldr	r3, [r7, #20]
 800914a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800914c:	b29b      	uxth	r3, r3
 800914e:	461a      	mov	r2, r3
 8009150:	6879      	ldr	r1, [r7, #4]
 8009152:	68f8      	ldr	r0, [r7, #12]
 8009154:	f000 ff57 	bl	800a006 <USBD_CtlContinueRx>
 8009158:	e038      	b.n	80091cc <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009160:	691b      	ldr	r3, [r3, #16]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00a      	beq.n	800917c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800916c:	2b03      	cmp	r3, #3
 800916e:	d105      	bne.n	800917c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009176:	691b      	ldr	r3, [r3, #16]
 8009178:	68f8      	ldr	r0, [r7, #12]
 800917a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800917c:	68f8      	ldr	r0, [r7, #12]
 800917e:	f000 ff54 	bl	800a02a <USBD_CtlSendStatus>
 8009182:	e023      	b.n	80091cc <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800918a:	2b05      	cmp	r3, #5
 800918c:	d11e      	bne.n	80091cc <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2200      	movs	r2, #0
 8009192:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009196:	2100      	movs	r1, #0
 8009198:	68f8      	ldr	r0, [r7, #12]
 800919a:	f001 fb01 	bl	800a7a0 <USBD_LL_StallEP>
 800919e:	e015      	b.n	80091cc <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091a6:	699b      	ldr	r3, [r3, #24]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d00d      	beq.n	80091c8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80091b2:	2b03      	cmp	r3, #3
 80091b4:	d108      	bne.n	80091c8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091bc:	699b      	ldr	r3, [r3, #24]
 80091be:	7afa      	ldrb	r2, [r7, #11]
 80091c0:	4611      	mov	r1, r2
 80091c2:	68f8      	ldr	r0, [r7, #12]
 80091c4:	4798      	blx	r3
 80091c6:	e001      	b.n	80091cc <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80091c8:	2302      	movs	r3, #2
 80091ca:	e000      	b.n	80091ce <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80091cc:	2300      	movs	r3, #0
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3718      	adds	r7, #24
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}

080091d6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80091d6:	b580      	push	{r7, lr}
 80091d8:	b086      	sub	sp, #24
 80091da:	af00      	add	r7, sp, #0
 80091dc:	60f8      	str	r0, [r7, #12]
 80091de:	460b      	mov	r3, r1
 80091e0:	607a      	str	r2, [r7, #4]
 80091e2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80091e4:	7afb      	ldrb	r3, [r7, #11]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d17f      	bne.n	80092ea <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	3314      	adds	r3, #20
 80091ee:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80091f6:	2b02      	cmp	r3, #2
 80091f8:	d15c      	bne.n	80092b4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	68da      	ldr	r2, [r3, #12]
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	691b      	ldr	r3, [r3, #16]
 8009202:	429a      	cmp	r2, r3
 8009204:	d915      	bls.n	8009232 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	68da      	ldr	r2, [r3, #12]
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	691b      	ldr	r3, [r3, #16]
 800920e:	1ad2      	subs	r2, r2, r3
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	68db      	ldr	r3, [r3, #12]
 8009218:	b29b      	uxth	r3, r3
 800921a:	461a      	mov	r2, r3
 800921c:	6879      	ldr	r1, [r7, #4]
 800921e:	68f8      	ldr	r0, [r7, #12]
 8009220:	f000 fec1 	bl	8009fa6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009224:	2300      	movs	r3, #0
 8009226:	2200      	movs	r2, #0
 8009228:	2100      	movs	r1, #0
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	f001 fb64 	bl	800a8f8 <USBD_LL_PrepareReceive>
 8009230:	e04e      	b.n	80092d0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	689b      	ldr	r3, [r3, #8]
 8009236:	697a      	ldr	r2, [r7, #20]
 8009238:	6912      	ldr	r2, [r2, #16]
 800923a:	fbb3 f1f2 	udiv	r1, r3, r2
 800923e:	fb01 f202 	mul.w	r2, r1, r2
 8009242:	1a9b      	subs	r3, r3, r2
 8009244:	2b00      	cmp	r3, #0
 8009246:	d11c      	bne.n	8009282 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	689a      	ldr	r2, [r3, #8]
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009250:	429a      	cmp	r2, r3
 8009252:	d316      	bcc.n	8009282 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	689a      	ldr	r2, [r3, #8]
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800925e:	429a      	cmp	r2, r3
 8009260:	d20f      	bcs.n	8009282 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009262:	2200      	movs	r2, #0
 8009264:	2100      	movs	r1, #0
 8009266:	68f8      	ldr	r0, [r7, #12]
 8009268:	f000 fe9d 	bl	8009fa6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	2200      	movs	r2, #0
 8009270:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009274:	2300      	movs	r3, #0
 8009276:	2200      	movs	r2, #0
 8009278:	2100      	movs	r1, #0
 800927a:	68f8      	ldr	r0, [r7, #12]
 800927c:	f001 fb3c 	bl	800a8f8 <USBD_LL_PrepareReceive>
 8009280:	e026      	b.n	80092d0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009288:	68db      	ldr	r3, [r3, #12]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d00a      	beq.n	80092a4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009294:	2b03      	cmp	r3, #3
 8009296:	d105      	bne.n	80092a4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800929e:	68db      	ldr	r3, [r3, #12]
 80092a0:	68f8      	ldr	r0, [r7, #12]
 80092a2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80092a4:	2180      	movs	r1, #128	; 0x80
 80092a6:	68f8      	ldr	r0, [r7, #12]
 80092a8:	f001 fa7a 	bl	800a7a0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80092ac:	68f8      	ldr	r0, [r7, #12]
 80092ae:	f000 fecf 	bl	800a050 <USBD_CtlReceiveStatus>
 80092b2:	e00d      	b.n	80092d0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80092ba:	2b04      	cmp	r3, #4
 80092bc:	d004      	beq.n	80092c8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d103      	bne.n	80092d0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80092c8:	2180      	movs	r1, #128	; 0x80
 80092ca:	68f8      	ldr	r0, [r7, #12]
 80092cc:	f001 fa68 	bl	800a7a0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d11d      	bne.n	8009316 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80092da:	68f8      	ldr	r0, [r7, #12]
 80092dc:	f7ff fe81 	bl	8008fe2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80092e8:	e015      	b.n	8009316 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092f0:	695b      	ldr	r3, [r3, #20]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d00d      	beq.n	8009312 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80092fc:	2b03      	cmp	r3, #3
 80092fe:	d108      	bne.n	8009312 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009306:	695b      	ldr	r3, [r3, #20]
 8009308:	7afa      	ldrb	r2, [r7, #11]
 800930a:	4611      	mov	r1, r2
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	4798      	blx	r3
 8009310:	e001      	b.n	8009316 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009312:	2302      	movs	r3, #2
 8009314:	e000      	b.n	8009318 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009316:	2300      	movs	r3, #0
}
 8009318:	4618      	mov	r0, r3
 800931a:	3718      	adds	r7, #24
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}

08009320 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b082      	sub	sp, #8
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009328:	2340      	movs	r3, #64	; 0x40
 800932a:	2200      	movs	r2, #0
 800932c:	2100      	movs	r1, #0
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f001 f9f1 	bl	800a716 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2201      	movs	r2, #1
 8009338:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2240      	movs	r2, #64	; 0x40
 8009340:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009344:	2340      	movs	r3, #64	; 0x40
 8009346:	2200      	movs	r2, #0
 8009348:	2180      	movs	r1, #128	; 0x80
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f001 f9e3 	bl	800a716 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2201      	movs	r2, #1
 8009354:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2240      	movs	r2, #64	; 0x40
 800935a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2201      	movs	r2, #1
 8009360:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2200      	movs	r2, #0
 8009376:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009380:	2b00      	cmp	r3, #0
 8009382:	d009      	beq.n	8009398 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	687a      	ldr	r2, [r7, #4]
 800938e:	6852      	ldr	r2, [r2, #4]
 8009390:	b2d2      	uxtb	r2, r2
 8009392:	4611      	mov	r1, r2
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	4798      	blx	r3
  }

  return USBD_OK;
 8009398:	2300      	movs	r3, #0
}
 800939a:	4618      	mov	r0, r3
 800939c:	3708      	adds	r7, #8
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}

080093a2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80093a2:	b480      	push	{r7}
 80093a4:	b083      	sub	sp, #12
 80093a6:	af00      	add	r7, sp, #0
 80093a8:	6078      	str	r0, [r7, #4]
 80093aa:	460b      	mov	r3, r1
 80093ac:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	78fa      	ldrb	r2, [r7, #3]
 80093b2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80093b4:	2300      	movs	r3, #0
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	370c      	adds	r7, #12
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bc80      	pop	{r7}
 80093be:	4770      	bx	lr

080093c0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b083      	sub	sp, #12
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2204      	movs	r2, #4
 80093d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80093dc:	2300      	movs	r3, #0
}
 80093de:	4618      	mov	r0, r3
 80093e0:	370c      	adds	r7, #12
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bc80      	pop	{r7}
 80093e6:	4770      	bx	lr

080093e8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093f6:	2b04      	cmp	r3, #4
 80093f8:	d105      	bne.n	8009406 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009406:	2300      	movs	r3, #0
}
 8009408:	4618      	mov	r0, r3
 800940a:	370c      	adds	r7, #12
 800940c:	46bd      	mov	sp, r7
 800940e:	bc80      	pop	{r7}
 8009410:	4770      	bx	lr

08009412 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009412:	b580      	push	{r7, lr}
 8009414:	b082      	sub	sp, #8
 8009416:	af00      	add	r7, sp, #0
 8009418:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009420:	2b03      	cmp	r3, #3
 8009422:	d10b      	bne.n	800943c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800942a:	69db      	ldr	r3, [r3, #28]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d005      	beq.n	800943c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009436:	69db      	ldr	r3, [r3, #28]
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800943c:	2300      	movs	r3, #0
}
 800943e:	4618      	mov	r0, r3
 8009440:	3708      	adds	r7, #8
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}
	...

08009448 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b084      	sub	sp, #16
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009452:	2300      	movs	r3, #0
 8009454:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	781b      	ldrb	r3, [r3, #0]
 800945a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800945e:	2b40      	cmp	r3, #64	; 0x40
 8009460:	d005      	beq.n	800946e <USBD_StdDevReq+0x26>
 8009462:	2b40      	cmp	r3, #64	; 0x40
 8009464:	d84f      	bhi.n	8009506 <USBD_StdDevReq+0xbe>
 8009466:	2b00      	cmp	r3, #0
 8009468:	d009      	beq.n	800947e <USBD_StdDevReq+0x36>
 800946a:	2b20      	cmp	r3, #32
 800946c:	d14b      	bne.n	8009506 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009474:	689b      	ldr	r3, [r3, #8]
 8009476:	6839      	ldr	r1, [r7, #0]
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	4798      	blx	r3
      break;
 800947c:	e048      	b.n	8009510 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	785b      	ldrb	r3, [r3, #1]
 8009482:	2b09      	cmp	r3, #9
 8009484:	d839      	bhi.n	80094fa <USBD_StdDevReq+0xb2>
 8009486:	a201      	add	r2, pc, #4	; (adr r2, 800948c <USBD_StdDevReq+0x44>)
 8009488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800948c:	080094dd 	.word	0x080094dd
 8009490:	080094f1 	.word	0x080094f1
 8009494:	080094fb 	.word	0x080094fb
 8009498:	080094e7 	.word	0x080094e7
 800949c:	080094fb 	.word	0x080094fb
 80094a0:	080094bf 	.word	0x080094bf
 80094a4:	080094b5 	.word	0x080094b5
 80094a8:	080094fb 	.word	0x080094fb
 80094ac:	080094d3 	.word	0x080094d3
 80094b0:	080094c9 	.word	0x080094c9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80094b4:	6839      	ldr	r1, [r7, #0]
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f000 f9dc 	bl	8009874 <USBD_GetDescriptor>
          break;
 80094bc:	e022      	b.n	8009504 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80094be:	6839      	ldr	r1, [r7, #0]
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 fb3f 	bl	8009b44 <USBD_SetAddress>
          break;
 80094c6:	e01d      	b.n	8009504 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80094c8:	6839      	ldr	r1, [r7, #0]
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 fb7e 	bl	8009bcc <USBD_SetConfig>
          break;
 80094d0:	e018      	b.n	8009504 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80094d2:	6839      	ldr	r1, [r7, #0]
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f000 fc07 	bl	8009ce8 <USBD_GetConfig>
          break;
 80094da:	e013      	b.n	8009504 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80094dc:	6839      	ldr	r1, [r7, #0]
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 fc37 	bl	8009d52 <USBD_GetStatus>
          break;
 80094e4:	e00e      	b.n	8009504 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80094e6:	6839      	ldr	r1, [r7, #0]
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 fc65 	bl	8009db8 <USBD_SetFeature>
          break;
 80094ee:	e009      	b.n	8009504 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80094f0:	6839      	ldr	r1, [r7, #0]
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f000 fc74 	bl	8009de0 <USBD_ClrFeature>
          break;
 80094f8:	e004      	b.n	8009504 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80094fa:	6839      	ldr	r1, [r7, #0]
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f000 fccc 	bl	8009e9a <USBD_CtlError>
          break;
 8009502:	bf00      	nop
      }
      break;
 8009504:	e004      	b.n	8009510 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009506:	6839      	ldr	r1, [r7, #0]
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f000 fcc6 	bl	8009e9a <USBD_CtlError>
      break;
 800950e:	bf00      	nop
  }

  return ret;
 8009510:	7bfb      	ldrb	r3, [r7, #15]
}
 8009512:	4618      	mov	r0, r3
 8009514:	3710      	adds	r7, #16
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
 800951a:	bf00      	nop

0800951c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b084      	sub	sp, #16
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
 8009524:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009526:	2300      	movs	r3, #0
 8009528:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	781b      	ldrb	r3, [r3, #0]
 800952e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009532:	2b40      	cmp	r3, #64	; 0x40
 8009534:	d005      	beq.n	8009542 <USBD_StdItfReq+0x26>
 8009536:	2b40      	cmp	r3, #64	; 0x40
 8009538:	d82e      	bhi.n	8009598 <USBD_StdItfReq+0x7c>
 800953a:	2b00      	cmp	r3, #0
 800953c:	d001      	beq.n	8009542 <USBD_StdItfReq+0x26>
 800953e:	2b20      	cmp	r3, #32
 8009540:	d12a      	bne.n	8009598 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009548:	3b01      	subs	r3, #1
 800954a:	2b02      	cmp	r3, #2
 800954c:	d81d      	bhi.n	800958a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	889b      	ldrh	r3, [r3, #4]
 8009552:	b2db      	uxtb	r3, r3
 8009554:	2b01      	cmp	r3, #1
 8009556:	d813      	bhi.n	8009580 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800955e:	689b      	ldr	r3, [r3, #8]
 8009560:	6839      	ldr	r1, [r7, #0]
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	4798      	blx	r3
 8009566:	4603      	mov	r3, r0
 8009568:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	88db      	ldrh	r3, [r3, #6]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d110      	bne.n	8009594 <USBD_StdItfReq+0x78>
 8009572:	7bfb      	ldrb	r3, [r7, #15]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d10d      	bne.n	8009594 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f000 fd56 	bl	800a02a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800957e:	e009      	b.n	8009594 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009580:	6839      	ldr	r1, [r7, #0]
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	f000 fc89 	bl	8009e9a <USBD_CtlError>
          break;
 8009588:	e004      	b.n	8009594 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800958a:	6839      	ldr	r1, [r7, #0]
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f000 fc84 	bl	8009e9a <USBD_CtlError>
          break;
 8009592:	e000      	b.n	8009596 <USBD_StdItfReq+0x7a>
          break;
 8009594:	bf00      	nop
      }
      break;
 8009596:	e004      	b.n	80095a2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009598:	6839      	ldr	r1, [r7, #0]
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f000 fc7d 	bl	8009e9a <USBD_CtlError>
      break;
 80095a0:	bf00      	nop
  }

  return USBD_OK;
 80095a2:	2300      	movs	r3, #0
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3710      	adds	r7, #16
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}

080095ac <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b084      	sub	sp, #16
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
 80095b4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80095b6:	2300      	movs	r3, #0
 80095b8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	889b      	ldrh	r3, [r3, #4]
 80095be:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	781b      	ldrb	r3, [r3, #0]
 80095c4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80095c8:	2b40      	cmp	r3, #64	; 0x40
 80095ca:	d007      	beq.n	80095dc <USBD_StdEPReq+0x30>
 80095cc:	2b40      	cmp	r3, #64	; 0x40
 80095ce:	f200 8146 	bhi.w	800985e <USBD_StdEPReq+0x2b2>
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d00a      	beq.n	80095ec <USBD_StdEPReq+0x40>
 80095d6:	2b20      	cmp	r3, #32
 80095d8:	f040 8141 	bne.w	800985e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095e2:	689b      	ldr	r3, [r3, #8]
 80095e4:	6839      	ldr	r1, [r7, #0]
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	4798      	blx	r3
      break;
 80095ea:	e13d      	b.n	8009868 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	781b      	ldrb	r3, [r3, #0]
 80095f0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80095f4:	2b20      	cmp	r3, #32
 80095f6:	d10a      	bne.n	800960e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095fe:	689b      	ldr	r3, [r3, #8]
 8009600:	6839      	ldr	r1, [r7, #0]
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	4798      	blx	r3
 8009606:	4603      	mov	r3, r0
 8009608:	73fb      	strb	r3, [r7, #15]

        return ret;
 800960a:	7bfb      	ldrb	r3, [r7, #15]
 800960c:	e12d      	b.n	800986a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	785b      	ldrb	r3, [r3, #1]
 8009612:	2b03      	cmp	r3, #3
 8009614:	d007      	beq.n	8009626 <USBD_StdEPReq+0x7a>
 8009616:	2b03      	cmp	r3, #3
 8009618:	f300 811b 	bgt.w	8009852 <USBD_StdEPReq+0x2a6>
 800961c:	2b00      	cmp	r3, #0
 800961e:	d072      	beq.n	8009706 <USBD_StdEPReq+0x15a>
 8009620:	2b01      	cmp	r3, #1
 8009622:	d03a      	beq.n	800969a <USBD_StdEPReq+0xee>
 8009624:	e115      	b.n	8009852 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800962c:	2b02      	cmp	r3, #2
 800962e:	d002      	beq.n	8009636 <USBD_StdEPReq+0x8a>
 8009630:	2b03      	cmp	r3, #3
 8009632:	d015      	beq.n	8009660 <USBD_StdEPReq+0xb4>
 8009634:	e02b      	b.n	800968e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009636:	7bbb      	ldrb	r3, [r7, #14]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d00c      	beq.n	8009656 <USBD_StdEPReq+0xaa>
 800963c:	7bbb      	ldrb	r3, [r7, #14]
 800963e:	2b80      	cmp	r3, #128	; 0x80
 8009640:	d009      	beq.n	8009656 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009642:	7bbb      	ldrb	r3, [r7, #14]
 8009644:	4619      	mov	r1, r3
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f001 f8aa 	bl	800a7a0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800964c:	2180      	movs	r1, #128	; 0x80
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f001 f8a6 	bl	800a7a0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009654:	e020      	b.n	8009698 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8009656:	6839      	ldr	r1, [r7, #0]
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 fc1e 	bl	8009e9a <USBD_CtlError>
              break;
 800965e:	e01b      	b.n	8009698 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	885b      	ldrh	r3, [r3, #2]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d10e      	bne.n	8009686 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009668:	7bbb      	ldrb	r3, [r7, #14]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d00b      	beq.n	8009686 <USBD_StdEPReq+0xda>
 800966e:	7bbb      	ldrb	r3, [r7, #14]
 8009670:	2b80      	cmp	r3, #128	; 0x80
 8009672:	d008      	beq.n	8009686 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	88db      	ldrh	r3, [r3, #6]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d104      	bne.n	8009686 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800967c:	7bbb      	ldrb	r3, [r7, #14]
 800967e:	4619      	mov	r1, r3
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f001 f88d 	bl	800a7a0 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f000 fccf 	bl	800a02a <USBD_CtlSendStatus>

              break;
 800968c:	e004      	b.n	8009698 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800968e:	6839      	ldr	r1, [r7, #0]
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 fc02 	bl	8009e9a <USBD_CtlError>
              break;
 8009696:	bf00      	nop
          }
          break;
 8009698:	e0e0      	b.n	800985c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096a0:	2b02      	cmp	r3, #2
 80096a2:	d002      	beq.n	80096aa <USBD_StdEPReq+0xfe>
 80096a4:	2b03      	cmp	r3, #3
 80096a6:	d015      	beq.n	80096d4 <USBD_StdEPReq+0x128>
 80096a8:	e026      	b.n	80096f8 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80096aa:	7bbb      	ldrb	r3, [r7, #14]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d00c      	beq.n	80096ca <USBD_StdEPReq+0x11e>
 80096b0:	7bbb      	ldrb	r3, [r7, #14]
 80096b2:	2b80      	cmp	r3, #128	; 0x80
 80096b4:	d009      	beq.n	80096ca <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80096b6:	7bbb      	ldrb	r3, [r7, #14]
 80096b8:	4619      	mov	r1, r3
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f001 f870 	bl	800a7a0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80096c0:	2180      	movs	r1, #128	; 0x80
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f001 f86c 	bl	800a7a0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80096c8:	e01c      	b.n	8009704 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80096ca:	6839      	ldr	r1, [r7, #0]
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f000 fbe4 	bl	8009e9a <USBD_CtlError>
              break;
 80096d2:	e017      	b.n	8009704 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	885b      	ldrh	r3, [r3, #2]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d112      	bne.n	8009702 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80096dc:	7bbb      	ldrb	r3, [r7, #14]
 80096de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d004      	beq.n	80096f0 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80096e6:	7bbb      	ldrb	r3, [r7, #14]
 80096e8:	4619      	mov	r1, r3
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f001 f877 	bl	800a7de <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f000 fc9a 	bl	800a02a <USBD_CtlSendStatus>
              }
              break;
 80096f6:	e004      	b.n	8009702 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80096f8:	6839      	ldr	r1, [r7, #0]
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f000 fbcd 	bl	8009e9a <USBD_CtlError>
              break;
 8009700:	e000      	b.n	8009704 <USBD_StdEPReq+0x158>
              break;
 8009702:	bf00      	nop
          }
          break;
 8009704:	e0aa      	b.n	800985c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800970c:	2b02      	cmp	r3, #2
 800970e:	d002      	beq.n	8009716 <USBD_StdEPReq+0x16a>
 8009710:	2b03      	cmp	r3, #3
 8009712:	d032      	beq.n	800977a <USBD_StdEPReq+0x1ce>
 8009714:	e097      	b.n	8009846 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009716:	7bbb      	ldrb	r3, [r7, #14]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d007      	beq.n	800972c <USBD_StdEPReq+0x180>
 800971c:	7bbb      	ldrb	r3, [r7, #14]
 800971e:	2b80      	cmp	r3, #128	; 0x80
 8009720:	d004      	beq.n	800972c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8009722:	6839      	ldr	r1, [r7, #0]
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 fbb8 	bl	8009e9a <USBD_CtlError>
                break;
 800972a:	e091      	b.n	8009850 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800972c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009730:	2b00      	cmp	r3, #0
 8009732:	da0b      	bge.n	800974c <USBD_StdEPReq+0x1a0>
 8009734:	7bbb      	ldrb	r3, [r7, #14]
 8009736:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800973a:	4613      	mov	r3, r2
 800973c:	009b      	lsls	r3, r3, #2
 800973e:	4413      	add	r3, r2
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	3310      	adds	r3, #16
 8009744:	687a      	ldr	r2, [r7, #4]
 8009746:	4413      	add	r3, r2
 8009748:	3304      	adds	r3, #4
 800974a:	e00b      	b.n	8009764 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800974c:	7bbb      	ldrb	r3, [r7, #14]
 800974e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009752:	4613      	mov	r3, r2
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	4413      	add	r3, r2
 8009758:	009b      	lsls	r3, r3, #2
 800975a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	4413      	add	r3, r2
 8009762:	3304      	adds	r3, #4
 8009764:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	2200      	movs	r2, #0
 800976a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	2202      	movs	r2, #2
 8009770:	4619      	mov	r1, r3
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 fbfb 	bl	8009f6e <USBD_CtlSendData>
              break;
 8009778:	e06a      	b.n	8009850 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800977a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800977e:	2b00      	cmp	r3, #0
 8009780:	da11      	bge.n	80097a6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009782:	7bbb      	ldrb	r3, [r7, #14]
 8009784:	f003 020f 	and.w	r2, r3, #15
 8009788:	6879      	ldr	r1, [r7, #4]
 800978a:	4613      	mov	r3, r2
 800978c:	009b      	lsls	r3, r3, #2
 800978e:	4413      	add	r3, r2
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	440b      	add	r3, r1
 8009794:	3318      	adds	r3, #24
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d117      	bne.n	80097cc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800979c:	6839      	ldr	r1, [r7, #0]
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 fb7b 	bl	8009e9a <USBD_CtlError>
                  break;
 80097a4:	e054      	b.n	8009850 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80097a6:	7bbb      	ldrb	r3, [r7, #14]
 80097a8:	f003 020f 	and.w	r2, r3, #15
 80097ac:	6879      	ldr	r1, [r7, #4]
 80097ae:	4613      	mov	r3, r2
 80097b0:	009b      	lsls	r3, r3, #2
 80097b2:	4413      	add	r3, r2
 80097b4:	009b      	lsls	r3, r3, #2
 80097b6:	440b      	add	r3, r1
 80097b8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d104      	bne.n	80097cc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80097c2:	6839      	ldr	r1, [r7, #0]
 80097c4:	6878      	ldr	r0, [r7, #4]
 80097c6:	f000 fb68 	bl	8009e9a <USBD_CtlError>
                  break;
 80097ca:	e041      	b.n	8009850 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	da0b      	bge.n	80097ec <USBD_StdEPReq+0x240>
 80097d4:	7bbb      	ldrb	r3, [r7, #14]
 80097d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80097da:	4613      	mov	r3, r2
 80097dc:	009b      	lsls	r3, r3, #2
 80097de:	4413      	add	r3, r2
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	3310      	adds	r3, #16
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	4413      	add	r3, r2
 80097e8:	3304      	adds	r3, #4
 80097ea:	e00b      	b.n	8009804 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80097ec:	7bbb      	ldrb	r3, [r7, #14]
 80097ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097f2:	4613      	mov	r3, r2
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	4413      	add	r3, r2
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80097fe:	687a      	ldr	r2, [r7, #4]
 8009800:	4413      	add	r3, r2
 8009802:	3304      	adds	r3, #4
 8009804:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009806:	7bbb      	ldrb	r3, [r7, #14]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d002      	beq.n	8009812 <USBD_StdEPReq+0x266>
 800980c:	7bbb      	ldrb	r3, [r7, #14]
 800980e:	2b80      	cmp	r3, #128	; 0x80
 8009810:	d103      	bne.n	800981a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	2200      	movs	r2, #0
 8009816:	601a      	str	r2, [r3, #0]
 8009818:	e00e      	b.n	8009838 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800981a:	7bbb      	ldrb	r3, [r7, #14]
 800981c:	4619      	mov	r1, r3
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f000 fffc 	bl	800a81c <USBD_LL_IsStallEP>
 8009824:	4603      	mov	r3, r0
 8009826:	2b00      	cmp	r3, #0
 8009828:	d003      	beq.n	8009832 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	2201      	movs	r2, #1
 800982e:	601a      	str	r2, [r3, #0]
 8009830:	e002      	b.n	8009838 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	2200      	movs	r2, #0
 8009836:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	2202      	movs	r2, #2
 800983c:	4619      	mov	r1, r3
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 fb95 	bl	8009f6e <USBD_CtlSendData>
              break;
 8009844:	e004      	b.n	8009850 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8009846:	6839      	ldr	r1, [r7, #0]
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 fb26 	bl	8009e9a <USBD_CtlError>
              break;
 800984e:	bf00      	nop
          }
          break;
 8009850:	e004      	b.n	800985c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009852:	6839      	ldr	r1, [r7, #0]
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f000 fb20 	bl	8009e9a <USBD_CtlError>
          break;
 800985a:	bf00      	nop
      }
      break;
 800985c:	e004      	b.n	8009868 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800985e:	6839      	ldr	r1, [r7, #0]
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f000 fb1a 	bl	8009e9a <USBD_CtlError>
      break;
 8009866:	bf00      	nop
  }

  return ret;
 8009868:	7bfb      	ldrb	r3, [r7, #15]
}
 800986a:	4618      	mov	r0, r3
 800986c:	3710      	adds	r7, #16
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}
	...

08009874 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b084      	sub	sp, #16
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800987e:	2300      	movs	r3, #0
 8009880:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009882:	2300      	movs	r3, #0
 8009884:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009886:	2300      	movs	r3, #0
 8009888:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	885b      	ldrh	r3, [r3, #2]
 800988e:	0a1b      	lsrs	r3, r3, #8
 8009890:	b29b      	uxth	r3, r3
 8009892:	3b01      	subs	r3, #1
 8009894:	2b06      	cmp	r3, #6
 8009896:	f200 8128 	bhi.w	8009aea <USBD_GetDescriptor+0x276>
 800989a:	a201      	add	r2, pc, #4	; (adr r2, 80098a0 <USBD_GetDescriptor+0x2c>)
 800989c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098a0:	080098bd 	.word	0x080098bd
 80098a4:	080098d5 	.word	0x080098d5
 80098a8:	08009915 	.word	0x08009915
 80098ac:	08009aeb 	.word	0x08009aeb
 80098b0:	08009aeb 	.word	0x08009aeb
 80098b4:	08009a8b 	.word	0x08009a8b
 80098b8:	08009ab7 	.word	0x08009ab7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	7c12      	ldrb	r2, [r2, #16]
 80098c8:	f107 0108 	add.w	r1, r7, #8
 80098cc:	4610      	mov	r0, r2
 80098ce:	4798      	blx	r3
 80098d0:	60f8      	str	r0, [r7, #12]
      break;
 80098d2:	e112      	b.n	8009afa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	7c1b      	ldrb	r3, [r3, #16]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d10d      	bne.n	80098f8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098e4:	f107 0208 	add.w	r2, r7, #8
 80098e8:	4610      	mov	r0, r2
 80098ea:	4798      	blx	r3
 80098ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	3301      	adds	r3, #1
 80098f2:	2202      	movs	r2, #2
 80098f4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80098f6:	e100      	b.n	8009afa <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009900:	f107 0208 	add.w	r2, r7, #8
 8009904:	4610      	mov	r0, r2
 8009906:	4798      	blx	r3
 8009908:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	3301      	adds	r3, #1
 800990e:	2202      	movs	r2, #2
 8009910:	701a      	strb	r2, [r3, #0]
      break;
 8009912:	e0f2      	b.n	8009afa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	885b      	ldrh	r3, [r3, #2]
 8009918:	b2db      	uxtb	r3, r3
 800991a:	2b05      	cmp	r3, #5
 800991c:	f200 80ac 	bhi.w	8009a78 <USBD_GetDescriptor+0x204>
 8009920:	a201      	add	r2, pc, #4	; (adr r2, 8009928 <USBD_GetDescriptor+0xb4>)
 8009922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009926:	bf00      	nop
 8009928:	08009941 	.word	0x08009941
 800992c:	08009975 	.word	0x08009975
 8009930:	080099a9 	.word	0x080099a9
 8009934:	080099dd 	.word	0x080099dd
 8009938:	08009a11 	.word	0x08009a11
 800993c:	08009a45 	.word	0x08009a45
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009946:	685b      	ldr	r3, [r3, #4]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d00b      	beq.n	8009964 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	687a      	ldr	r2, [r7, #4]
 8009956:	7c12      	ldrb	r2, [r2, #16]
 8009958:	f107 0108 	add.w	r1, r7, #8
 800995c:	4610      	mov	r0, r2
 800995e:	4798      	blx	r3
 8009960:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009962:	e091      	b.n	8009a88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009964:	6839      	ldr	r1, [r7, #0]
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f000 fa97 	bl	8009e9a <USBD_CtlError>
            err++;
 800996c:	7afb      	ldrb	r3, [r7, #11]
 800996e:	3301      	adds	r3, #1
 8009970:	72fb      	strb	r3, [r7, #11]
          break;
 8009972:	e089      	b.n	8009a88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800997a:	689b      	ldr	r3, [r3, #8]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d00b      	beq.n	8009998 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009986:	689b      	ldr	r3, [r3, #8]
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	7c12      	ldrb	r2, [r2, #16]
 800998c:	f107 0108 	add.w	r1, r7, #8
 8009990:	4610      	mov	r0, r2
 8009992:	4798      	blx	r3
 8009994:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009996:	e077      	b.n	8009a88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009998:	6839      	ldr	r1, [r7, #0]
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f000 fa7d 	bl	8009e9a <USBD_CtlError>
            err++;
 80099a0:	7afb      	ldrb	r3, [r7, #11]
 80099a2:	3301      	adds	r3, #1
 80099a4:	72fb      	strb	r3, [r7, #11]
          break;
 80099a6:	e06f      	b.n	8009a88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80099ae:	68db      	ldr	r3, [r3, #12]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d00b      	beq.n	80099cc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80099ba:	68db      	ldr	r3, [r3, #12]
 80099bc:	687a      	ldr	r2, [r7, #4]
 80099be:	7c12      	ldrb	r2, [r2, #16]
 80099c0:	f107 0108 	add.w	r1, r7, #8
 80099c4:	4610      	mov	r0, r2
 80099c6:	4798      	blx	r3
 80099c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099ca:	e05d      	b.n	8009a88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099cc:	6839      	ldr	r1, [r7, #0]
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f000 fa63 	bl	8009e9a <USBD_CtlError>
            err++;
 80099d4:	7afb      	ldrb	r3, [r7, #11]
 80099d6:	3301      	adds	r3, #1
 80099d8:	72fb      	strb	r3, [r7, #11]
          break;
 80099da:	e055      	b.n	8009a88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80099e2:	691b      	ldr	r3, [r3, #16]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d00b      	beq.n	8009a00 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80099ee:	691b      	ldr	r3, [r3, #16]
 80099f0:	687a      	ldr	r2, [r7, #4]
 80099f2:	7c12      	ldrb	r2, [r2, #16]
 80099f4:	f107 0108 	add.w	r1, r7, #8
 80099f8:	4610      	mov	r0, r2
 80099fa:	4798      	blx	r3
 80099fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099fe:	e043      	b.n	8009a88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a00:	6839      	ldr	r1, [r7, #0]
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f000 fa49 	bl	8009e9a <USBD_CtlError>
            err++;
 8009a08:	7afb      	ldrb	r3, [r7, #11]
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	72fb      	strb	r3, [r7, #11]
          break;
 8009a0e:	e03b      	b.n	8009a88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009a16:	695b      	ldr	r3, [r3, #20]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00b      	beq.n	8009a34 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009a22:	695b      	ldr	r3, [r3, #20]
 8009a24:	687a      	ldr	r2, [r7, #4]
 8009a26:	7c12      	ldrb	r2, [r2, #16]
 8009a28:	f107 0108 	add.w	r1, r7, #8
 8009a2c:	4610      	mov	r0, r2
 8009a2e:	4798      	blx	r3
 8009a30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a32:	e029      	b.n	8009a88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a34:	6839      	ldr	r1, [r7, #0]
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f000 fa2f 	bl	8009e9a <USBD_CtlError>
            err++;
 8009a3c:	7afb      	ldrb	r3, [r7, #11]
 8009a3e:	3301      	adds	r3, #1
 8009a40:	72fb      	strb	r3, [r7, #11]
          break;
 8009a42:	e021      	b.n	8009a88 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009a4a:	699b      	ldr	r3, [r3, #24]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d00b      	beq.n	8009a68 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009a56:	699b      	ldr	r3, [r3, #24]
 8009a58:	687a      	ldr	r2, [r7, #4]
 8009a5a:	7c12      	ldrb	r2, [r2, #16]
 8009a5c:	f107 0108 	add.w	r1, r7, #8
 8009a60:	4610      	mov	r0, r2
 8009a62:	4798      	blx	r3
 8009a64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a66:	e00f      	b.n	8009a88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a68:	6839      	ldr	r1, [r7, #0]
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f000 fa15 	bl	8009e9a <USBD_CtlError>
            err++;
 8009a70:	7afb      	ldrb	r3, [r7, #11]
 8009a72:	3301      	adds	r3, #1
 8009a74:	72fb      	strb	r3, [r7, #11]
          break;
 8009a76:	e007      	b.n	8009a88 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009a78:	6839      	ldr	r1, [r7, #0]
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f000 fa0d 	bl	8009e9a <USBD_CtlError>
          err++;
 8009a80:	7afb      	ldrb	r3, [r7, #11]
 8009a82:	3301      	adds	r3, #1
 8009a84:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009a86:	e038      	b.n	8009afa <USBD_GetDescriptor+0x286>
 8009a88:	e037      	b.n	8009afa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	7c1b      	ldrb	r3, [r3, #16]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d109      	bne.n	8009aa6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a9a:	f107 0208 	add.w	r2, r7, #8
 8009a9e:	4610      	mov	r0, r2
 8009aa0:	4798      	blx	r3
 8009aa2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009aa4:	e029      	b.n	8009afa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009aa6:	6839      	ldr	r1, [r7, #0]
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f000 f9f6 	bl	8009e9a <USBD_CtlError>
        err++;
 8009aae:	7afb      	ldrb	r3, [r7, #11]
 8009ab0:	3301      	adds	r3, #1
 8009ab2:	72fb      	strb	r3, [r7, #11]
      break;
 8009ab4:	e021      	b.n	8009afa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	7c1b      	ldrb	r3, [r3, #16]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d10d      	bne.n	8009ada <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ac6:	f107 0208 	add.w	r2, r7, #8
 8009aca:	4610      	mov	r0, r2
 8009acc:	4798      	blx	r3
 8009ace:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	3301      	adds	r3, #1
 8009ad4:	2207      	movs	r2, #7
 8009ad6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009ad8:	e00f      	b.n	8009afa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009ada:	6839      	ldr	r1, [r7, #0]
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f000 f9dc 	bl	8009e9a <USBD_CtlError>
        err++;
 8009ae2:	7afb      	ldrb	r3, [r7, #11]
 8009ae4:	3301      	adds	r3, #1
 8009ae6:	72fb      	strb	r3, [r7, #11]
      break;
 8009ae8:	e007      	b.n	8009afa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009aea:	6839      	ldr	r1, [r7, #0]
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 f9d4 	bl	8009e9a <USBD_CtlError>
      err++;
 8009af2:	7afb      	ldrb	r3, [r7, #11]
 8009af4:	3301      	adds	r3, #1
 8009af6:	72fb      	strb	r3, [r7, #11]
      break;
 8009af8:	bf00      	nop
  }

  if (err != 0U)
 8009afa:	7afb      	ldrb	r3, [r7, #11]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d11c      	bne.n	8009b3a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009b00:	893b      	ldrh	r3, [r7, #8]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d011      	beq.n	8009b2a <USBD_GetDescriptor+0x2b6>
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	88db      	ldrh	r3, [r3, #6]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d00d      	beq.n	8009b2a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	88da      	ldrh	r2, [r3, #6]
 8009b12:	893b      	ldrh	r3, [r7, #8]
 8009b14:	4293      	cmp	r3, r2
 8009b16:	bf28      	it	cs
 8009b18:	4613      	movcs	r3, r2
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009b1e:	893b      	ldrh	r3, [r7, #8]
 8009b20:	461a      	mov	r2, r3
 8009b22:	68f9      	ldr	r1, [r7, #12]
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f000 fa22 	bl	8009f6e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	88db      	ldrh	r3, [r3, #6]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d104      	bne.n	8009b3c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 fa79 	bl	800a02a <USBD_CtlSendStatus>
 8009b38:	e000      	b.n	8009b3c <USBD_GetDescriptor+0x2c8>
    return;
 8009b3a:	bf00      	nop
    }
  }
}
 8009b3c:	3710      	adds	r7, #16
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}
 8009b42:	bf00      	nop

08009b44 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	889b      	ldrh	r3, [r3, #4]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d130      	bne.n	8009bb8 <USBD_SetAddress+0x74>
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	88db      	ldrh	r3, [r3, #6]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d12c      	bne.n	8009bb8 <USBD_SetAddress+0x74>
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	885b      	ldrh	r3, [r3, #2]
 8009b62:	2b7f      	cmp	r3, #127	; 0x7f
 8009b64:	d828      	bhi.n	8009bb8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	885b      	ldrh	r3, [r3, #2]
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b70:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b78:	2b03      	cmp	r3, #3
 8009b7a:	d104      	bne.n	8009b86 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009b7c:	6839      	ldr	r1, [r7, #0]
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 f98b 	bl	8009e9a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b84:	e01d      	b.n	8009bc2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	7bfa      	ldrb	r2, [r7, #15]
 8009b8a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009b8e:	7bfb      	ldrb	r3, [r7, #15]
 8009b90:	4619      	mov	r1, r3
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f000 fe6e 	bl	800a874 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 fa46 	bl	800a02a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009b9e:	7bfb      	ldrb	r3, [r7, #15]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d004      	beq.n	8009bae <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2202      	movs	r2, #2
 8009ba8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bac:	e009      	b.n	8009bc2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bb6:	e004      	b.n	8009bc2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009bb8:	6839      	ldr	r1, [r7, #0]
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 f96d 	bl	8009e9a <USBD_CtlError>
  }
}
 8009bc0:	bf00      	nop
 8009bc2:	bf00      	nop
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
	...

08009bcc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b082      	sub	sp, #8
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
 8009bd4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	885b      	ldrh	r3, [r3, #2]
 8009bda:	b2da      	uxtb	r2, r3
 8009bdc:	4b41      	ldr	r3, [pc, #260]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009bde:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009be0:	4b40      	ldr	r3, [pc, #256]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009be2:	781b      	ldrb	r3, [r3, #0]
 8009be4:	2b01      	cmp	r3, #1
 8009be6:	d904      	bls.n	8009bf2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009be8:	6839      	ldr	r1, [r7, #0]
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 f955 	bl	8009e9a <USBD_CtlError>
 8009bf0:	e075      	b.n	8009cde <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bf8:	2b02      	cmp	r3, #2
 8009bfa:	d002      	beq.n	8009c02 <USBD_SetConfig+0x36>
 8009bfc:	2b03      	cmp	r3, #3
 8009bfe:	d023      	beq.n	8009c48 <USBD_SetConfig+0x7c>
 8009c00:	e062      	b.n	8009cc8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009c02:	4b38      	ldr	r3, [pc, #224]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d01a      	beq.n	8009c40 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009c0a:	4b36      	ldr	r3, [pc, #216]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009c0c:	781b      	ldrb	r3, [r3, #0]
 8009c0e:	461a      	mov	r2, r3
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2203      	movs	r2, #3
 8009c18:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009c1c:	4b31      	ldr	r3, [pc, #196]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	4619      	mov	r1, r3
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f7ff f9e7 	bl	8008ff6 <USBD_SetClassConfig>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	2b02      	cmp	r3, #2
 8009c2c:	d104      	bne.n	8009c38 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009c2e:	6839      	ldr	r1, [r7, #0]
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 f932 	bl	8009e9a <USBD_CtlError>
            return;
 8009c36:	e052      	b.n	8009cde <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 f9f6 	bl	800a02a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009c3e:	e04e      	b.n	8009cde <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	f000 f9f2 	bl	800a02a <USBD_CtlSendStatus>
        break;
 8009c46:	e04a      	b.n	8009cde <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009c48:	4b26      	ldr	r3, [pc, #152]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009c4a:	781b      	ldrb	r3, [r3, #0]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d112      	bne.n	8009c76 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2202      	movs	r2, #2
 8009c54:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009c58:	4b22      	ldr	r3, [pc, #136]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009c5a:	781b      	ldrb	r3, [r3, #0]
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009c62:	4b20      	ldr	r3, [pc, #128]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009c64:	781b      	ldrb	r3, [r3, #0]
 8009c66:	4619      	mov	r1, r3
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f7ff f9e3 	bl	8009034 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f000 f9db 	bl	800a02a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009c74:	e033      	b.n	8009cde <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009c76:	4b1b      	ldr	r3, [pc, #108]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009c78:	781b      	ldrb	r3, [r3, #0]
 8009c7a:	461a      	mov	r2, r3
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	429a      	cmp	r2, r3
 8009c82:	d01d      	beq.n	8009cc0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	685b      	ldr	r3, [r3, #4]
 8009c88:	b2db      	uxtb	r3, r3
 8009c8a:	4619      	mov	r1, r3
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f7ff f9d1 	bl	8009034 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009c92:	4b14      	ldr	r3, [pc, #80]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009c94:	781b      	ldrb	r3, [r3, #0]
 8009c96:	461a      	mov	r2, r3
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009c9c:	4b11      	ldr	r3, [pc, #68]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009c9e:	781b      	ldrb	r3, [r3, #0]
 8009ca0:	4619      	mov	r1, r3
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f7ff f9a7 	bl	8008ff6 <USBD_SetClassConfig>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	2b02      	cmp	r3, #2
 8009cac:	d104      	bne.n	8009cb8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009cae:	6839      	ldr	r1, [r7, #0]
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f000 f8f2 	bl	8009e9a <USBD_CtlError>
            return;
 8009cb6:	e012      	b.n	8009cde <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f000 f9b6 	bl	800a02a <USBD_CtlSendStatus>
        break;
 8009cbe:	e00e      	b.n	8009cde <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 f9b2 	bl	800a02a <USBD_CtlSendStatus>
        break;
 8009cc6:	e00a      	b.n	8009cde <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009cc8:	6839      	ldr	r1, [r7, #0]
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f000 f8e5 	bl	8009e9a <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009cd0:	4b04      	ldr	r3, [pc, #16]	; (8009ce4 <USBD_SetConfig+0x118>)
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f7ff f9ac 	bl	8009034 <USBD_ClrClassConfig>
        break;
 8009cdc:	bf00      	nop
    }
  }
}
 8009cde:	3708      	adds	r7, #8
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	20002890 	.word	0x20002890

08009ce8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b082      	sub	sp, #8
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
 8009cf0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	88db      	ldrh	r3, [r3, #6]
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d004      	beq.n	8009d04 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009cfa:	6839      	ldr	r1, [r7, #0]
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 f8cc 	bl	8009e9a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009d02:	e022      	b.n	8009d4a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d0a:	2b02      	cmp	r3, #2
 8009d0c:	dc02      	bgt.n	8009d14 <USBD_GetConfig+0x2c>
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	dc03      	bgt.n	8009d1a <USBD_GetConfig+0x32>
 8009d12:	e015      	b.n	8009d40 <USBD_GetConfig+0x58>
 8009d14:	2b03      	cmp	r3, #3
 8009d16:	d00b      	beq.n	8009d30 <USBD_GetConfig+0x48>
 8009d18:	e012      	b.n	8009d40 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	3308      	adds	r3, #8
 8009d24:	2201      	movs	r2, #1
 8009d26:	4619      	mov	r1, r3
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 f920 	bl	8009f6e <USBD_CtlSendData>
        break;
 8009d2e:	e00c      	b.n	8009d4a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	3304      	adds	r3, #4
 8009d34:	2201      	movs	r2, #1
 8009d36:	4619      	mov	r1, r3
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 f918 	bl	8009f6e <USBD_CtlSendData>
        break;
 8009d3e:	e004      	b.n	8009d4a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009d40:	6839      	ldr	r1, [r7, #0]
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 f8a9 	bl	8009e9a <USBD_CtlError>
        break;
 8009d48:	bf00      	nop
}
 8009d4a:	bf00      	nop
 8009d4c:	3708      	adds	r7, #8
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}

08009d52 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d52:	b580      	push	{r7, lr}
 8009d54:	b082      	sub	sp, #8
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	6078      	str	r0, [r7, #4]
 8009d5a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d62:	3b01      	subs	r3, #1
 8009d64:	2b02      	cmp	r3, #2
 8009d66:	d81e      	bhi.n	8009da6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	88db      	ldrh	r3, [r3, #6]
 8009d6c:	2b02      	cmp	r3, #2
 8009d6e:	d004      	beq.n	8009d7a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009d70:	6839      	ldr	r1, [r7, #0]
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f891 	bl	8009e9a <USBD_CtlError>
        break;
 8009d78:	e01a      	b.n	8009db0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2201      	movs	r2, #1
 8009d7e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d005      	beq.n	8009d96 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	68db      	ldr	r3, [r3, #12]
 8009d8e:	f043 0202 	orr.w	r2, r3, #2
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	330c      	adds	r3, #12
 8009d9a:	2202      	movs	r2, #2
 8009d9c:	4619      	mov	r1, r3
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 f8e5 	bl	8009f6e <USBD_CtlSendData>
      break;
 8009da4:	e004      	b.n	8009db0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009da6:	6839      	ldr	r1, [r7, #0]
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f000 f876 	bl	8009e9a <USBD_CtlError>
      break;
 8009dae:	bf00      	nop
  }
}
 8009db0:	bf00      	nop
 8009db2:	3708      	adds	r7, #8
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b082      	sub	sp, #8
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
 8009dc0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	885b      	ldrh	r3, [r3, #2]
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d106      	bne.n	8009dd8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2201      	movs	r2, #1
 8009dce:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f000 f929 	bl	800a02a <USBD_CtlSendStatus>
  }
}
 8009dd8:	bf00      	nop
 8009dda:	3708      	adds	r7, #8
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}

08009de0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b082      	sub	sp, #8
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
 8009de8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009df0:	3b01      	subs	r3, #1
 8009df2:	2b02      	cmp	r3, #2
 8009df4:	d80b      	bhi.n	8009e0e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	885b      	ldrh	r3, [r3, #2]
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	d10c      	bne.n	8009e18 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2200      	movs	r2, #0
 8009e02:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f000 f90f 	bl	800a02a <USBD_CtlSendStatus>
      }
      break;
 8009e0c:	e004      	b.n	8009e18 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009e0e:	6839      	ldr	r1, [r7, #0]
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f000 f842 	bl	8009e9a <USBD_CtlError>
      break;
 8009e16:	e000      	b.n	8009e1a <USBD_ClrFeature+0x3a>
      break;
 8009e18:	bf00      	nop
  }
}
 8009e1a:	bf00      	nop
 8009e1c:	3708      	adds	r7, #8
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}

08009e22 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009e22:	b480      	push	{r7}
 8009e24:	b083      	sub	sp, #12
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
 8009e2a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	781a      	ldrb	r2, [r3, #0]
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	785a      	ldrb	r2, [r3, #1]
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	3302      	adds	r3, #2
 8009e40:	781b      	ldrb	r3, [r3, #0]
 8009e42:	b29a      	uxth	r2, r3
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	3303      	adds	r3, #3
 8009e48:	781b      	ldrb	r3, [r3, #0]
 8009e4a:	b29b      	uxth	r3, r3
 8009e4c:	021b      	lsls	r3, r3, #8
 8009e4e:	b29b      	uxth	r3, r3
 8009e50:	4413      	add	r3, r2
 8009e52:	b29a      	uxth	r2, r3
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	3304      	adds	r3, #4
 8009e5c:	781b      	ldrb	r3, [r3, #0]
 8009e5e:	b29a      	uxth	r2, r3
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	3305      	adds	r3, #5
 8009e64:	781b      	ldrb	r3, [r3, #0]
 8009e66:	b29b      	uxth	r3, r3
 8009e68:	021b      	lsls	r3, r3, #8
 8009e6a:	b29b      	uxth	r3, r3
 8009e6c:	4413      	add	r3, r2
 8009e6e:	b29a      	uxth	r2, r3
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	3306      	adds	r3, #6
 8009e78:	781b      	ldrb	r3, [r3, #0]
 8009e7a:	b29a      	uxth	r2, r3
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	3307      	adds	r3, #7
 8009e80:	781b      	ldrb	r3, [r3, #0]
 8009e82:	b29b      	uxth	r3, r3
 8009e84:	021b      	lsls	r3, r3, #8
 8009e86:	b29b      	uxth	r3, r3
 8009e88:	4413      	add	r3, r2
 8009e8a:	b29a      	uxth	r2, r3
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	80da      	strh	r2, [r3, #6]

}
 8009e90:	bf00      	nop
 8009e92:	370c      	adds	r7, #12
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bc80      	pop	{r7}
 8009e98:	4770      	bx	lr

08009e9a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009e9a:	b580      	push	{r7, lr}
 8009e9c:	b082      	sub	sp, #8
 8009e9e:	af00      	add	r7, sp, #0
 8009ea0:	6078      	str	r0, [r7, #4]
 8009ea2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009ea4:	2180      	movs	r1, #128	; 0x80
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f000 fc7a 	bl	800a7a0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009eac:	2100      	movs	r1, #0
 8009eae:	6878      	ldr	r0, [r7, #4]
 8009eb0:	f000 fc76 	bl	800a7a0 <USBD_LL_StallEP>
}
 8009eb4:	bf00      	nop
 8009eb6:	3708      	adds	r7, #8
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b086      	sub	sp, #24
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	60f8      	str	r0, [r7, #12]
 8009ec4:	60b9      	str	r1, [r7, #8]
 8009ec6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d032      	beq.n	8009f38 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009ed2:	68f8      	ldr	r0, [r7, #12]
 8009ed4:	f000 f834 	bl	8009f40 <USBD_GetLen>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	3301      	adds	r3, #1
 8009edc:	b29b      	uxth	r3, r3
 8009ede:	005b      	lsls	r3, r3, #1
 8009ee0:	b29a      	uxth	r2, r3
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009ee6:	7dfb      	ldrb	r3, [r7, #23]
 8009ee8:	1c5a      	adds	r2, r3, #1
 8009eea:	75fa      	strb	r2, [r7, #23]
 8009eec:	461a      	mov	r2, r3
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	4413      	add	r3, r2
 8009ef2:	687a      	ldr	r2, [r7, #4]
 8009ef4:	7812      	ldrb	r2, [r2, #0]
 8009ef6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009ef8:	7dfb      	ldrb	r3, [r7, #23]
 8009efa:	1c5a      	adds	r2, r3, #1
 8009efc:	75fa      	strb	r2, [r7, #23]
 8009efe:	461a      	mov	r2, r3
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	4413      	add	r3, r2
 8009f04:	2203      	movs	r2, #3
 8009f06:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009f08:	e012      	b.n	8009f30 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	1c5a      	adds	r2, r3, #1
 8009f0e:	60fa      	str	r2, [r7, #12]
 8009f10:	7dfa      	ldrb	r2, [r7, #23]
 8009f12:	1c51      	adds	r1, r2, #1
 8009f14:	75f9      	strb	r1, [r7, #23]
 8009f16:	4611      	mov	r1, r2
 8009f18:	68ba      	ldr	r2, [r7, #8]
 8009f1a:	440a      	add	r2, r1
 8009f1c:	781b      	ldrb	r3, [r3, #0]
 8009f1e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009f20:	7dfb      	ldrb	r3, [r7, #23]
 8009f22:	1c5a      	adds	r2, r3, #1
 8009f24:	75fa      	strb	r2, [r7, #23]
 8009f26:	461a      	mov	r2, r3
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	4413      	add	r3, r2
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d1e8      	bne.n	8009f0a <USBD_GetString+0x4e>
    }
  }
}
 8009f38:	bf00      	nop
 8009f3a:	3718      	adds	r7, #24
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	bd80      	pop	{r7, pc}

08009f40 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009f40:	b480      	push	{r7}
 8009f42:	b085      	sub	sp, #20
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009f48:	2300      	movs	r3, #0
 8009f4a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009f4c:	e005      	b.n	8009f5a <USBD_GetLen+0x1a>
  {
    len++;
 8009f4e:	7bfb      	ldrb	r3, [r7, #15]
 8009f50:	3301      	adds	r3, #1
 8009f52:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	3301      	adds	r3, #1
 8009f58:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	781b      	ldrb	r3, [r3, #0]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d1f5      	bne.n	8009f4e <USBD_GetLen+0xe>
  }

  return len;
 8009f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3714      	adds	r7, #20
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bc80      	pop	{r7}
 8009f6c:	4770      	bx	lr

08009f6e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009f6e:	b580      	push	{r7, lr}
 8009f70:	b084      	sub	sp, #16
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	60f8      	str	r0, [r7, #12]
 8009f76:	60b9      	str	r1, [r7, #8]
 8009f78:	4613      	mov	r3, r2
 8009f7a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2202      	movs	r2, #2
 8009f80:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009f84:	88fa      	ldrh	r2, [r7, #6]
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009f8a:	88fa      	ldrh	r2, [r7, #6]
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009f90:	88fb      	ldrh	r3, [r7, #6]
 8009f92:	68ba      	ldr	r2, [r7, #8]
 8009f94:	2100      	movs	r1, #0
 8009f96:	68f8      	ldr	r0, [r7, #12]
 8009f98:	f000 fc8b 	bl	800a8b2 <USBD_LL_Transmit>

  return USBD_OK;
 8009f9c:	2300      	movs	r3, #0
}
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	3710      	adds	r7, #16
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}

08009fa6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b084      	sub	sp, #16
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	60f8      	str	r0, [r7, #12]
 8009fae:	60b9      	str	r1, [r7, #8]
 8009fb0:	4613      	mov	r3, r2
 8009fb2:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009fb4:	88fb      	ldrh	r3, [r7, #6]
 8009fb6:	68ba      	ldr	r2, [r7, #8]
 8009fb8:	2100      	movs	r1, #0
 8009fba:	68f8      	ldr	r0, [r7, #12]
 8009fbc:	f000 fc79 	bl	800a8b2 <USBD_LL_Transmit>

  return USBD_OK;
 8009fc0:	2300      	movs	r3, #0
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	3710      	adds	r7, #16
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	bd80      	pop	{r7, pc}

08009fca <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009fca:	b580      	push	{r7, lr}
 8009fcc:	b084      	sub	sp, #16
 8009fce:	af00      	add	r7, sp, #0
 8009fd0:	60f8      	str	r0, [r7, #12]
 8009fd2:	60b9      	str	r1, [r7, #8]
 8009fd4:	4613      	mov	r3, r2
 8009fd6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2203      	movs	r2, #3
 8009fdc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009fe0:	88fa      	ldrh	r2, [r7, #6]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009fe8:	88fa      	ldrh	r2, [r7, #6]
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009ff0:	88fb      	ldrh	r3, [r7, #6]
 8009ff2:	68ba      	ldr	r2, [r7, #8]
 8009ff4:	2100      	movs	r1, #0
 8009ff6:	68f8      	ldr	r0, [r7, #12]
 8009ff8:	f000 fc7e 	bl	800a8f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009ffc:	2300      	movs	r3, #0
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3710      	adds	r7, #16
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}

0800a006 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a006:	b580      	push	{r7, lr}
 800a008:	b084      	sub	sp, #16
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	60f8      	str	r0, [r7, #12]
 800a00e:	60b9      	str	r1, [r7, #8]
 800a010:	4613      	mov	r3, r2
 800a012:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a014:	88fb      	ldrh	r3, [r7, #6]
 800a016:	68ba      	ldr	r2, [r7, #8]
 800a018:	2100      	movs	r1, #0
 800a01a:	68f8      	ldr	r0, [r7, #12]
 800a01c:	f000 fc6c 	bl	800a8f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a020:	2300      	movs	r3, #0
}
 800a022:	4618      	mov	r0, r3
 800a024:	3710      	adds	r7, #16
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}

0800a02a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a02a:	b580      	push	{r7, lr}
 800a02c:	b082      	sub	sp, #8
 800a02e:	af00      	add	r7, sp, #0
 800a030:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2204      	movs	r2, #4
 800a036:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a03a:	2300      	movs	r3, #0
 800a03c:	2200      	movs	r2, #0
 800a03e:	2100      	movs	r1, #0
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f000 fc36 	bl	800a8b2 <USBD_LL_Transmit>

  return USBD_OK;
 800a046:	2300      	movs	r3, #0
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3708      	adds	r7, #8
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b082      	sub	sp, #8
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2205      	movs	r2, #5
 800a05c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a060:	2300      	movs	r3, #0
 800a062:	2200      	movs	r2, #0
 800a064:	2100      	movs	r1, #0
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f000 fc46 	bl	800a8f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a06c:	2300      	movs	r3, #0
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3708      	adds	r7, #8
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}
	...

0800a078 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a07c:	2200      	movs	r2, #0
 800a07e:	4912      	ldr	r1, [pc, #72]	; (800a0c8 <MX_USB_DEVICE_Init+0x50>)
 800a080:	4812      	ldr	r0, [pc, #72]	; (800a0cc <MX_USB_DEVICE_Init+0x54>)
 800a082:	f7fe ff5e 	bl	8008f42 <USBD_Init>
 800a086:	4603      	mov	r3, r0
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d001      	beq.n	800a090 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a08c:	f7f6 fca0 	bl	80009d0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a090:	490f      	ldr	r1, [pc, #60]	; (800a0d0 <MX_USB_DEVICE_Init+0x58>)
 800a092:	480e      	ldr	r0, [pc, #56]	; (800a0cc <MX_USB_DEVICE_Init+0x54>)
 800a094:	f7fe ff80 	bl	8008f98 <USBD_RegisterClass>
 800a098:	4603      	mov	r3, r0
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d001      	beq.n	800a0a2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a09e:	f7f6 fc97 	bl	80009d0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a0a2:	490c      	ldr	r1, [pc, #48]	; (800a0d4 <MX_USB_DEVICE_Init+0x5c>)
 800a0a4:	4809      	ldr	r0, [pc, #36]	; (800a0cc <MX_USB_DEVICE_Init+0x54>)
 800a0a6:	f7fe feb1 	bl	8008e0c <USBD_CDC_RegisterInterface>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d001      	beq.n	800a0b4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a0b0:	f7f6 fc8e 	bl	80009d0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a0b4:	4805      	ldr	r0, [pc, #20]	; (800a0cc <MX_USB_DEVICE_Init+0x54>)
 800a0b6:	f7fe ff88 	bl	8008fca <USBD_Start>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d001      	beq.n	800a0c4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a0c0:	f7f6 fc86 	bl	80009d0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a0c4:	bf00      	nop
 800a0c6:	bd80      	pop	{r7, pc}
 800a0c8:	20000130 	.word	0x20000130
 800a0cc:	20002894 	.word	0x20002894
 800a0d0:	2000001c 	.word	0x2000001c
 800a0d4:	20000120 	.word	0x20000120

0800a0d8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a0dc:	2200      	movs	r2, #0
 800a0de:	4905      	ldr	r1, [pc, #20]	; (800a0f4 <CDC_Init_FS+0x1c>)
 800a0e0:	4805      	ldr	r0, [pc, #20]	; (800a0f8 <CDC_Init_FS+0x20>)
 800a0e2:	f7fe fea9 	bl	8008e38 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a0e6:	4905      	ldr	r1, [pc, #20]	; (800a0fc <CDC_Init_FS+0x24>)
 800a0e8:	4803      	ldr	r0, [pc, #12]	; (800a0f8 <CDC_Init_FS+0x20>)
 800a0ea:	f7fe febe 	bl	8008e6a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a0ee:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	bd80      	pop	{r7, pc}
 800a0f4:	20002f58 	.word	0x20002f58
 800a0f8:	20002894 	.word	0x20002894
 800a0fc:	20002b58 	.word	0x20002b58

0800a100 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a100:	b480      	push	{r7}
 800a102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a104:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a106:	4618      	mov	r0, r3
 800a108:	46bd      	mov	sp, r7
 800a10a:	bc80      	pop	{r7}
 800a10c:	4770      	bx	lr
	...

0800a110 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
 800a116:	4603      	mov	r3, r0
 800a118:	6039      	str	r1, [r7, #0]
 800a11a:	71fb      	strb	r3, [r7, #7]
 800a11c:	4613      	mov	r3, r2
 800a11e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a120:	79fb      	ldrb	r3, [r7, #7]
 800a122:	2b23      	cmp	r3, #35	; 0x23
 800a124:	d84a      	bhi.n	800a1bc <CDC_Control_FS+0xac>
 800a126:	a201      	add	r2, pc, #4	; (adr r2, 800a12c <CDC_Control_FS+0x1c>)
 800a128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a12c:	0800a1bd 	.word	0x0800a1bd
 800a130:	0800a1bd 	.word	0x0800a1bd
 800a134:	0800a1bd 	.word	0x0800a1bd
 800a138:	0800a1bd 	.word	0x0800a1bd
 800a13c:	0800a1bd 	.word	0x0800a1bd
 800a140:	0800a1bd 	.word	0x0800a1bd
 800a144:	0800a1bd 	.word	0x0800a1bd
 800a148:	0800a1bd 	.word	0x0800a1bd
 800a14c:	0800a1bd 	.word	0x0800a1bd
 800a150:	0800a1bd 	.word	0x0800a1bd
 800a154:	0800a1bd 	.word	0x0800a1bd
 800a158:	0800a1bd 	.word	0x0800a1bd
 800a15c:	0800a1bd 	.word	0x0800a1bd
 800a160:	0800a1bd 	.word	0x0800a1bd
 800a164:	0800a1bd 	.word	0x0800a1bd
 800a168:	0800a1bd 	.word	0x0800a1bd
 800a16c:	0800a1bd 	.word	0x0800a1bd
 800a170:	0800a1bd 	.word	0x0800a1bd
 800a174:	0800a1bd 	.word	0x0800a1bd
 800a178:	0800a1bd 	.word	0x0800a1bd
 800a17c:	0800a1bd 	.word	0x0800a1bd
 800a180:	0800a1bd 	.word	0x0800a1bd
 800a184:	0800a1bd 	.word	0x0800a1bd
 800a188:	0800a1bd 	.word	0x0800a1bd
 800a18c:	0800a1bd 	.word	0x0800a1bd
 800a190:	0800a1bd 	.word	0x0800a1bd
 800a194:	0800a1bd 	.word	0x0800a1bd
 800a198:	0800a1bd 	.word	0x0800a1bd
 800a19c:	0800a1bd 	.word	0x0800a1bd
 800a1a0:	0800a1bd 	.word	0x0800a1bd
 800a1a4:	0800a1bd 	.word	0x0800a1bd
 800a1a8:	0800a1bd 	.word	0x0800a1bd
 800a1ac:	0800a1bd 	.word	0x0800a1bd
 800a1b0:	0800a1bd 	.word	0x0800a1bd
 800a1b4:	0800a1bd 	.word	0x0800a1bd
 800a1b8:	0800a1bd 	.word	0x0800a1bd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a1bc:	bf00      	nop
  }

  return (USBD_OK);
 800a1be:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	370c      	adds	r7, #12
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bc80      	pop	{r7}
 800a1c8:	4770      	bx	lr
 800a1ca:	bf00      	nop

0800a1cc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b082      	sub	sp, #8
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  CDC_Rx_to_buff(Buf, Len);
 800a1d6:	4b08      	ldr	r3, [pc, #32]	; (800a1f8 <CDC_Receive_FS+0x2c>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	6839      	ldr	r1, [r7, #0]
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	4798      	blx	r3
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a1e0:	6879      	ldr	r1, [r7, #4]
 800a1e2:	4806      	ldr	r0, [pc, #24]	; (800a1fc <CDC_Receive_FS+0x30>)
 800a1e4:	f7fe fe41 	bl	8008e6a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a1e8:	4804      	ldr	r0, [pc, #16]	; (800a1fc <CDC_Receive_FS+0x30>)
 800a1ea:	f7fe fe80 	bl	8008eee <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a1ee:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	3708      	adds	r7, #8
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}
 800a1f8:	20003358 	.word	0x20003358
 800a1fc:	20002894 	.word	0x20002894

0800a200 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b084      	sub	sp, #16
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
 800a208:	460b      	mov	r3, r1
 800a20a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a20c:	2300      	movs	r3, #0
 800a20e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a210:	4b0d      	ldr	r3, [pc, #52]	; (800a248 <CDC_Transmit_FS+0x48>)
 800a212:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a216:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a218:	68bb      	ldr	r3, [r7, #8]
 800a21a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d001      	beq.n	800a226 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a222:	2301      	movs	r3, #1
 800a224:	e00b      	b.n	800a23e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a226:	887b      	ldrh	r3, [r7, #2]
 800a228:	461a      	mov	r2, r3
 800a22a:	6879      	ldr	r1, [r7, #4]
 800a22c:	4806      	ldr	r0, [pc, #24]	; (800a248 <CDC_Transmit_FS+0x48>)
 800a22e:	f7fe fe03 	bl	8008e38 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a232:	4805      	ldr	r0, [pc, #20]	; (800a248 <CDC_Transmit_FS+0x48>)
 800a234:	f7fe fe2c 	bl	8008e90 <USBD_CDC_TransmitPacket>
 800a238:	4603      	mov	r3, r0
 800a23a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a23c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a23e:	4618      	mov	r0, r3
 800a240:	3710      	adds	r7, #16
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}
 800a246:	bf00      	nop
 800a248:	20002894 	.word	0x20002894

0800a24c <CDC_Attach_Receive_FS>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void CDC_Attach_Receive_FS(CDC_Attach_Rx f){
 800a24c:	b480      	push	{r7}
 800a24e:	b083      	sub	sp, #12
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
	CDC_Rx_to_buff = f;
 800a254:	4a03      	ldr	r2, [pc, #12]	; (800a264 <CDC_Attach_Receive_FS+0x18>)
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6013      	str	r3, [r2, #0]
}
 800a25a:	bf00      	nop
 800a25c:	370c      	adds	r7, #12
 800a25e:	46bd      	mov	sp, r7
 800a260:	bc80      	pop	{r7}
 800a262:	4770      	bx	lr
 800a264:	20003358 	.word	0x20003358

0800a268 <CDC_Transmit_FS_Status>:

uint32_t CDC_Transmit_FS_Status(){
 800a268:	b480      	push	{r7}
 800a26a:	b083      	sub	sp, #12
 800a26c:	af00      	add	r7, sp, #0
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a26e:	4b06      	ldr	r3, [pc, #24]	; (800a288 <CDC_Transmit_FS_Status+0x20>)
 800a270:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a274:	607b      	str	r3, [r7, #4]
	return hcdc->TxState;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
}
 800a27c:	4618      	mov	r0, r3
 800a27e:	370c      	adds	r7, #12
 800a280:	46bd      	mov	sp, r7
 800a282:	bc80      	pop	{r7}
 800a284:	4770      	bx	lr
 800a286:	bf00      	nop
 800a288:	20002894 	.word	0x20002894

0800a28c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a28c:	b480      	push	{r7}
 800a28e:	b083      	sub	sp, #12
 800a290:	af00      	add	r7, sp, #0
 800a292:	4603      	mov	r3, r0
 800a294:	6039      	str	r1, [r7, #0]
 800a296:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	2212      	movs	r2, #18
 800a29c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a29e:	4b03      	ldr	r3, [pc, #12]	; (800a2ac <USBD_FS_DeviceDescriptor+0x20>)
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	370c      	adds	r7, #12
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bc80      	pop	{r7}
 800a2a8:	4770      	bx	lr
 800a2aa:	bf00      	nop
 800a2ac:	2000014c 	.word	0x2000014c

0800a2b0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b083      	sub	sp, #12
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	6039      	str	r1, [r7, #0]
 800a2ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	2204      	movs	r2, #4
 800a2c0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a2c2:	4b03      	ldr	r3, [pc, #12]	; (800a2d0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	370c      	adds	r7, #12
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bc80      	pop	{r7}
 800a2cc:	4770      	bx	lr
 800a2ce:	bf00      	nop
 800a2d0:	20000160 	.word	0x20000160

0800a2d4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b082      	sub	sp, #8
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	4603      	mov	r3, r0
 800a2dc:	6039      	str	r1, [r7, #0]
 800a2de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a2e0:	79fb      	ldrb	r3, [r7, #7]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d105      	bne.n	800a2f2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a2e6:	683a      	ldr	r2, [r7, #0]
 800a2e8:	4907      	ldr	r1, [pc, #28]	; (800a308 <USBD_FS_ProductStrDescriptor+0x34>)
 800a2ea:	4808      	ldr	r0, [pc, #32]	; (800a30c <USBD_FS_ProductStrDescriptor+0x38>)
 800a2ec:	f7ff fde6 	bl	8009ebc <USBD_GetString>
 800a2f0:	e004      	b.n	800a2fc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a2f2:	683a      	ldr	r2, [r7, #0]
 800a2f4:	4904      	ldr	r1, [pc, #16]	; (800a308 <USBD_FS_ProductStrDescriptor+0x34>)
 800a2f6:	4805      	ldr	r0, [pc, #20]	; (800a30c <USBD_FS_ProductStrDescriptor+0x38>)
 800a2f8:	f7ff fde0 	bl	8009ebc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a2fc:	4b02      	ldr	r3, [pc, #8]	; (800a308 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3708      	adds	r7, #8
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	2000335c 	.word	0x2000335c
 800a30c:	0800aac0 	.word	0x0800aac0

0800a310 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b082      	sub	sp, #8
 800a314:	af00      	add	r7, sp, #0
 800a316:	4603      	mov	r3, r0
 800a318:	6039      	str	r1, [r7, #0]
 800a31a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a31c:	683a      	ldr	r2, [r7, #0]
 800a31e:	4904      	ldr	r1, [pc, #16]	; (800a330 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a320:	4804      	ldr	r0, [pc, #16]	; (800a334 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a322:	f7ff fdcb 	bl	8009ebc <USBD_GetString>
  return USBD_StrDesc;
 800a326:	4b02      	ldr	r3, [pc, #8]	; (800a330 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3708      	adds	r7, #8
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}
 800a330:	2000335c 	.word	0x2000335c
 800a334:	0800aad8 	.word	0x0800aad8

0800a338 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b082      	sub	sp, #8
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	4603      	mov	r3, r0
 800a340:	6039      	str	r1, [r7, #0]
 800a342:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	221a      	movs	r2, #26
 800a348:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a34a:	f000 f843 	bl	800a3d4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a34e:	4b02      	ldr	r3, [pc, #8]	; (800a358 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a350:	4618      	mov	r0, r3
 800a352:	3708      	adds	r7, #8
 800a354:	46bd      	mov	sp, r7
 800a356:	bd80      	pop	{r7, pc}
 800a358:	20000164 	.word	0x20000164

0800a35c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af00      	add	r7, sp, #0
 800a362:	4603      	mov	r3, r0
 800a364:	6039      	str	r1, [r7, #0]
 800a366:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a368:	79fb      	ldrb	r3, [r7, #7]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d105      	bne.n	800a37a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a36e:	683a      	ldr	r2, [r7, #0]
 800a370:	4907      	ldr	r1, [pc, #28]	; (800a390 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a372:	4808      	ldr	r0, [pc, #32]	; (800a394 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a374:	f7ff fda2 	bl	8009ebc <USBD_GetString>
 800a378:	e004      	b.n	800a384 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a37a:	683a      	ldr	r2, [r7, #0]
 800a37c:	4904      	ldr	r1, [pc, #16]	; (800a390 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a37e:	4805      	ldr	r0, [pc, #20]	; (800a394 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a380:	f7ff fd9c 	bl	8009ebc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a384:	4b02      	ldr	r3, [pc, #8]	; (800a390 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a386:	4618      	mov	r0, r3
 800a388:	3708      	adds	r7, #8
 800a38a:	46bd      	mov	sp, r7
 800a38c:	bd80      	pop	{r7, pc}
 800a38e:	bf00      	nop
 800a390:	2000335c 	.word	0x2000335c
 800a394:	0800aaec 	.word	0x0800aaec

0800a398 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b082      	sub	sp, #8
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	4603      	mov	r3, r0
 800a3a0:	6039      	str	r1, [r7, #0]
 800a3a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a3a4:	79fb      	ldrb	r3, [r7, #7]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d105      	bne.n	800a3b6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a3aa:	683a      	ldr	r2, [r7, #0]
 800a3ac:	4907      	ldr	r1, [pc, #28]	; (800a3cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a3ae:	4808      	ldr	r0, [pc, #32]	; (800a3d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a3b0:	f7ff fd84 	bl	8009ebc <USBD_GetString>
 800a3b4:	e004      	b.n	800a3c0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a3b6:	683a      	ldr	r2, [r7, #0]
 800a3b8:	4904      	ldr	r1, [pc, #16]	; (800a3cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a3ba:	4805      	ldr	r0, [pc, #20]	; (800a3d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a3bc:	f7ff fd7e 	bl	8009ebc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a3c0:	4b02      	ldr	r3, [pc, #8]	; (800a3cc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3708      	adds	r7, #8
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}
 800a3ca:	bf00      	nop
 800a3cc:	2000335c 	.word	0x2000335c
 800a3d0:	0800aaf8 	.word	0x0800aaf8

0800a3d4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b084      	sub	sp, #16
 800a3d8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a3da:	4b0f      	ldr	r3, [pc, #60]	; (800a418 <Get_SerialNum+0x44>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a3e0:	4b0e      	ldr	r3, [pc, #56]	; (800a41c <Get_SerialNum+0x48>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a3e6:	4b0e      	ldr	r3, [pc, #56]	; (800a420 <Get_SerialNum+0x4c>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a3ec:	68fa      	ldr	r2, [r7, #12]
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	4413      	add	r3, r2
 800a3f2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d009      	beq.n	800a40e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a3fa:	2208      	movs	r2, #8
 800a3fc:	4909      	ldr	r1, [pc, #36]	; (800a424 <Get_SerialNum+0x50>)
 800a3fe:	68f8      	ldr	r0, [r7, #12]
 800a400:	f000 f814 	bl	800a42c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a404:	2204      	movs	r2, #4
 800a406:	4908      	ldr	r1, [pc, #32]	; (800a428 <Get_SerialNum+0x54>)
 800a408:	68b8      	ldr	r0, [r7, #8]
 800a40a:	f000 f80f 	bl	800a42c <IntToUnicode>
  }
}
 800a40e:	bf00      	nop
 800a410:	3710      	adds	r7, #16
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
 800a416:	bf00      	nop
 800a418:	1ffff7e8 	.word	0x1ffff7e8
 800a41c:	1ffff7ec 	.word	0x1ffff7ec
 800a420:	1ffff7f0 	.word	0x1ffff7f0
 800a424:	20000166 	.word	0x20000166
 800a428:	20000176 	.word	0x20000176

0800a42c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b087      	sub	sp, #28
 800a430:	af00      	add	r7, sp, #0
 800a432:	60f8      	str	r0, [r7, #12]
 800a434:	60b9      	str	r1, [r7, #8]
 800a436:	4613      	mov	r3, r2
 800a438:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a43a:	2300      	movs	r3, #0
 800a43c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a43e:	2300      	movs	r3, #0
 800a440:	75fb      	strb	r3, [r7, #23]
 800a442:	e027      	b.n	800a494 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	0f1b      	lsrs	r3, r3, #28
 800a448:	2b09      	cmp	r3, #9
 800a44a:	d80b      	bhi.n	800a464 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	0f1b      	lsrs	r3, r3, #28
 800a450:	b2da      	uxtb	r2, r3
 800a452:	7dfb      	ldrb	r3, [r7, #23]
 800a454:	005b      	lsls	r3, r3, #1
 800a456:	4619      	mov	r1, r3
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	440b      	add	r3, r1
 800a45c:	3230      	adds	r2, #48	; 0x30
 800a45e:	b2d2      	uxtb	r2, r2
 800a460:	701a      	strb	r2, [r3, #0]
 800a462:	e00a      	b.n	800a47a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	0f1b      	lsrs	r3, r3, #28
 800a468:	b2da      	uxtb	r2, r3
 800a46a:	7dfb      	ldrb	r3, [r7, #23]
 800a46c:	005b      	lsls	r3, r3, #1
 800a46e:	4619      	mov	r1, r3
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	440b      	add	r3, r1
 800a474:	3237      	adds	r2, #55	; 0x37
 800a476:	b2d2      	uxtb	r2, r2
 800a478:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	011b      	lsls	r3, r3, #4
 800a47e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a480:	7dfb      	ldrb	r3, [r7, #23]
 800a482:	005b      	lsls	r3, r3, #1
 800a484:	3301      	adds	r3, #1
 800a486:	68ba      	ldr	r2, [r7, #8]
 800a488:	4413      	add	r3, r2
 800a48a:	2200      	movs	r2, #0
 800a48c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a48e:	7dfb      	ldrb	r3, [r7, #23]
 800a490:	3301      	adds	r3, #1
 800a492:	75fb      	strb	r3, [r7, #23]
 800a494:	7dfa      	ldrb	r2, [r7, #23]
 800a496:	79fb      	ldrb	r3, [r7, #7]
 800a498:	429a      	cmp	r2, r3
 800a49a:	d3d3      	bcc.n	800a444 <IntToUnicode+0x18>
  }
}
 800a49c:	bf00      	nop
 800a49e:	bf00      	nop
 800a4a0:	371c      	adds	r7, #28
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bc80      	pop	{r7}
 800a4a6:	4770      	bx	lr

0800a4a8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a0d      	ldr	r2, [pc, #52]	; (800a4ec <HAL_PCD_MspInit+0x44>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d113      	bne.n	800a4e2 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a4ba:	4b0d      	ldr	r3, [pc, #52]	; (800a4f0 <HAL_PCD_MspInit+0x48>)
 800a4bc:	69db      	ldr	r3, [r3, #28]
 800a4be:	4a0c      	ldr	r2, [pc, #48]	; (800a4f0 <HAL_PCD_MspInit+0x48>)
 800a4c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a4c4:	61d3      	str	r3, [r2, #28]
 800a4c6:	4b0a      	ldr	r3, [pc, #40]	; (800a4f0 <HAL_PCD_MspInit+0x48>)
 800a4c8:	69db      	ldr	r3, [r3, #28]
 800a4ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a4ce:	60fb      	str	r3, [r7, #12]
 800a4d0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	2100      	movs	r1, #0
 800a4d6:	2014      	movs	r0, #20
 800a4d8:	f7f8 f8cd 	bl	8002676 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a4dc:	2014      	movs	r0, #20
 800a4de:	f7f8 f8e6 	bl	80026ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a4e2:	bf00      	nop
 800a4e4:	3710      	adds	r7, #16
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}
 800a4ea:	bf00      	nop
 800a4ec:	40005c00 	.word	0x40005c00
 800a4f0:	40021000 	.word	0x40021000

0800a4f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b082      	sub	sp, #8
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800a508:	4619      	mov	r1, r3
 800a50a:	4610      	mov	r0, r2
 800a50c:	f7fe fda5 	bl	800905a <USBD_LL_SetupStage>
}
 800a510:	bf00      	nop
 800a512:	3708      	adds	r7, #8
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}

0800a518 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b082      	sub	sp, #8
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	460b      	mov	r3, r1
 800a522:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a52a:	78fa      	ldrb	r2, [r7, #3]
 800a52c:	6879      	ldr	r1, [r7, #4]
 800a52e:	4613      	mov	r3, r2
 800a530:	009b      	lsls	r3, r3, #2
 800a532:	4413      	add	r3, r2
 800a534:	00db      	lsls	r3, r3, #3
 800a536:	440b      	add	r3, r1
 800a538:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800a53c:	681a      	ldr	r2, [r3, #0]
 800a53e:	78fb      	ldrb	r3, [r7, #3]
 800a540:	4619      	mov	r1, r3
 800a542:	f7fe fdd7 	bl	80090f4 <USBD_LL_DataOutStage>
}
 800a546:	bf00      	nop
 800a548:	3708      	adds	r7, #8
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}

0800a54e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a54e:	b580      	push	{r7, lr}
 800a550:	b082      	sub	sp, #8
 800a552:	af00      	add	r7, sp, #0
 800a554:	6078      	str	r0, [r7, #4]
 800a556:	460b      	mov	r3, r1
 800a558:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800a560:	78fa      	ldrb	r2, [r7, #3]
 800a562:	6879      	ldr	r1, [r7, #4]
 800a564:	4613      	mov	r3, r2
 800a566:	009b      	lsls	r3, r3, #2
 800a568:	4413      	add	r3, r2
 800a56a:	00db      	lsls	r3, r3, #3
 800a56c:	440b      	add	r3, r1
 800a56e:	333c      	adds	r3, #60	; 0x3c
 800a570:	681a      	ldr	r2, [r3, #0]
 800a572:	78fb      	ldrb	r3, [r7, #3]
 800a574:	4619      	mov	r1, r3
 800a576:	f7fe fe2e 	bl	80091d6 <USBD_LL_DataInStage>
}
 800a57a:	bf00      	nop
 800a57c:	3708      	adds	r7, #8
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}

0800a582 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a582:	b580      	push	{r7, lr}
 800a584:	b082      	sub	sp, #8
 800a586:	af00      	add	r7, sp, #0
 800a588:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a590:	4618      	mov	r0, r3
 800a592:	f7fe ff3e 	bl	8009412 <USBD_LL_SOF>
}
 800a596:	bf00      	nop
 800a598:	3708      	adds	r7, #8
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}

0800a59e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a59e:	b580      	push	{r7, lr}
 800a5a0:	b084      	sub	sp, #16
 800a5a2:	af00      	add	r7, sp, #0
 800a5a4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	2b02      	cmp	r3, #2
 800a5b0:	d001      	beq.n	800a5b6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a5b2:	f7f6 fa0d 	bl	80009d0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a5bc:	7bfa      	ldrb	r2, [r7, #15]
 800a5be:	4611      	mov	r1, r2
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f7fe feee 	bl	80093a2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f7fe fea7 	bl	8009320 <USBD_LL_Reset>
}
 800a5d2:	bf00      	nop
 800a5d4:	3710      	adds	r7, #16
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}
	...

0800a5dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b082      	sub	sp, #8
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7fe fee8 	bl	80093c0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	699b      	ldr	r3, [r3, #24]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d005      	beq.n	800a604 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a5f8:	4b04      	ldr	r3, [pc, #16]	; (800a60c <HAL_PCD_SuspendCallback+0x30>)
 800a5fa:	691b      	ldr	r3, [r3, #16]
 800a5fc:	4a03      	ldr	r2, [pc, #12]	; (800a60c <HAL_PCD_SuspendCallback+0x30>)
 800a5fe:	f043 0306 	orr.w	r3, r3, #6
 800a602:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a604:	bf00      	nop
 800a606:	3708      	adds	r7, #8
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}
 800a60c:	e000ed00 	.word	0xe000ed00

0800a610 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b082      	sub	sp, #8
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800a61e:	4618      	mov	r0, r3
 800a620:	f7fe fee2 	bl	80093e8 <USBD_LL_Resume>
}
 800a624:	bf00      	nop
 800a626:	3708      	adds	r7, #8
 800a628:	46bd      	mov	sp, r7
 800a62a:	bd80      	pop	{r7, pc}

0800a62c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b082      	sub	sp, #8
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a634:	4a28      	ldr	r2, [pc, #160]	; (800a6d8 <USBD_LL_Init+0xac>)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	4a26      	ldr	r2, [pc, #152]	; (800a6d8 <USBD_LL_Init+0xac>)
 800a640:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a644:	4b24      	ldr	r3, [pc, #144]	; (800a6d8 <USBD_LL_Init+0xac>)
 800a646:	4a25      	ldr	r2, [pc, #148]	; (800a6dc <USBD_LL_Init+0xb0>)
 800a648:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a64a:	4b23      	ldr	r3, [pc, #140]	; (800a6d8 <USBD_LL_Init+0xac>)
 800a64c:	2208      	movs	r2, #8
 800a64e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a650:	4b21      	ldr	r3, [pc, #132]	; (800a6d8 <USBD_LL_Init+0xac>)
 800a652:	2202      	movs	r2, #2
 800a654:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a656:	4b20      	ldr	r3, [pc, #128]	; (800a6d8 <USBD_LL_Init+0xac>)
 800a658:	2200      	movs	r2, #0
 800a65a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a65c:	4b1e      	ldr	r3, [pc, #120]	; (800a6d8 <USBD_LL_Init+0xac>)
 800a65e:	2200      	movs	r2, #0
 800a660:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a662:	4b1d      	ldr	r3, [pc, #116]	; (800a6d8 <USBD_LL_Init+0xac>)
 800a664:	2200      	movs	r2, #0
 800a666:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a668:	481b      	ldr	r0, [pc, #108]	; (800a6d8 <USBD_LL_Init+0xac>)
 800a66a:	f7f8 f9d7 	bl	8002a1c <HAL_PCD_Init>
 800a66e:	4603      	mov	r3, r0
 800a670:	2b00      	cmp	r3, #0
 800a672:	d001      	beq.n	800a678 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a674:	f7f6 f9ac 	bl	80009d0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a67e:	2318      	movs	r3, #24
 800a680:	2200      	movs	r2, #0
 800a682:	2100      	movs	r1, #0
 800a684:	f7f9 fe4b 	bl	800431e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a68e:	2358      	movs	r3, #88	; 0x58
 800a690:	2200      	movs	r2, #0
 800a692:	2180      	movs	r1, #128	; 0x80
 800a694:	f7f9 fe43 	bl	800431e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a69e:	23c0      	movs	r3, #192	; 0xc0
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	2181      	movs	r1, #129	; 0x81
 800a6a4:	f7f9 fe3b 	bl	800431e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a6ae:	f44f 7388 	mov.w	r3, #272	; 0x110
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	2101      	movs	r1, #1
 800a6b6:	f7f9 fe32 	bl	800431e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a6c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	2182      	movs	r1, #130	; 0x82
 800a6c8:	f7f9 fe29 	bl	800431e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a6cc:	2300      	movs	r3, #0
}
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	3708      	adds	r7, #8
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}
 800a6d6:	bf00      	nop
 800a6d8:	2000355c 	.word	0x2000355c
 800a6dc:	40005c00 	.word	0x40005c00

0800a6e0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b084      	sub	sp, #16
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f7f8 fa9b 	bl	8002c32 <HAL_PCD_Start>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a700:	7bfb      	ldrb	r3, [r7, #15]
 800a702:	4618      	mov	r0, r3
 800a704:	f000 f94e 	bl	800a9a4 <USBD_Get_USB_Status>
 800a708:	4603      	mov	r3, r0
 800a70a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a70c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a70e:	4618      	mov	r0, r3
 800a710:	3710      	adds	r7, #16
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}

0800a716 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a716:	b580      	push	{r7, lr}
 800a718:	b084      	sub	sp, #16
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	6078      	str	r0, [r7, #4]
 800a71e:	4608      	mov	r0, r1
 800a720:	4611      	mov	r1, r2
 800a722:	461a      	mov	r2, r3
 800a724:	4603      	mov	r3, r0
 800a726:	70fb      	strb	r3, [r7, #3]
 800a728:	460b      	mov	r3, r1
 800a72a:	70bb      	strb	r3, [r7, #2]
 800a72c:	4613      	mov	r3, r2
 800a72e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a730:	2300      	movs	r3, #0
 800a732:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a734:	2300      	movs	r3, #0
 800a736:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a73e:	78bb      	ldrb	r3, [r7, #2]
 800a740:	883a      	ldrh	r2, [r7, #0]
 800a742:	78f9      	ldrb	r1, [r7, #3]
 800a744:	f7f8 fc13 	bl	8002f6e <HAL_PCD_EP_Open>
 800a748:	4603      	mov	r3, r0
 800a74a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a74c:	7bfb      	ldrb	r3, [r7, #15]
 800a74e:	4618      	mov	r0, r3
 800a750:	f000 f928 	bl	800a9a4 <USBD_Get_USB_Status>
 800a754:	4603      	mov	r3, r0
 800a756:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a758:	7bbb      	ldrb	r3, [r7, #14]
}
 800a75a:	4618      	mov	r0, r3
 800a75c:	3710      	adds	r7, #16
 800a75e:	46bd      	mov	sp, r7
 800a760:	bd80      	pop	{r7, pc}

0800a762 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a762:	b580      	push	{r7, lr}
 800a764:	b084      	sub	sp, #16
 800a766:	af00      	add	r7, sp, #0
 800a768:	6078      	str	r0, [r7, #4]
 800a76a:	460b      	mov	r3, r1
 800a76c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a76e:	2300      	movs	r3, #0
 800a770:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a772:	2300      	movs	r3, #0
 800a774:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a77c:	78fa      	ldrb	r2, [r7, #3]
 800a77e:	4611      	mov	r1, r2
 800a780:	4618      	mov	r0, r3
 800a782:	f7f8 fc5a 	bl	800303a <HAL_PCD_EP_Close>
 800a786:	4603      	mov	r3, r0
 800a788:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a78a:	7bfb      	ldrb	r3, [r7, #15]
 800a78c:	4618      	mov	r0, r3
 800a78e:	f000 f909 	bl	800a9a4 <USBD_Get_USB_Status>
 800a792:	4603      	mov	r3, r0
 800a794:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a796:	7bbb      	ldrb	r3, [r7, #14]
}
 800a798:	4618      	mov	r0, r3
 800a79a:	3710      	adds	r7, #16
 800a79c:	46bd      	mov	sp, r7
 800a79e:	bd80      	pop	{r7, pc}

0800a7a0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b084      	sub	sp, #16
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
 800a7a8:	460b      	mov	r3, r1
 800a7aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a7ba:	78fa      	ldrb	r2, [r7, #3]
 800a7bc:	4611      	mov	r1, r2
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f7f8 fd1a 	bl	80031f8 <HAL_PCD_EP_SetStall>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7c8:	7bfb      	ldrb	r3, [r7, #15]
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f000 f8ea 	bl	800a9a4 <USBD_Get_USB_Status>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	3710      	adds	r7, #16
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bd80      	pop	{r7, pc}

0800a7de <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a7de:	b580      	push	{r7, lr}
 800a7e0:	b084      	sub	sp, #16
 800a7e2:	af00      	add	r7, sp, #0
 800a7e4:	6078      	str	r0, [r7, #4]
 800a7e6:	460b      	mov	r3, r1
 800a7e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a7f8:	78fa      	ldrb	r2, [r7, #3]
 800a7fa:	4611      	mov	r1, r2
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f7f8 fd5b 	bl	80032b8 <HAL_PCD_EP_ClrStall>
 800a802:	4603      	mov	r3, r0
 800a804:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a806:	7bfb      	ldrb	r3, [r7, #15]
 800a808:	4618      	mov	r0, r3
 800a80a:	f000 f8cb 	bl	800a9a4 <USBD_Get_USB_Status>
 800a80e:	4603      	mov	r3, r0
 800a810:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a812:	7bbb      	ldrb	r3, [r7, #14]
}
 800a814:	4618      	mov	r0, r3
 800a816:	3710      	adds	r7, #16
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}

0800a81c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b085      	sub	sp, #20
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
 800a824:	460b      	mov	r3, r1
 800a826:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a82e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a830:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a834:	2b00      	cmp	r3, #0
 800a836:	da0c      	bge.n	800a852 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a838:	78fb      	ldrb	r3, [r7, #3]
 800a83a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a83e:	68f9      	ldr	r1, [r7, #12]
 800a840:	1c5a      	adds	r2, r3, #1
 800a842:	4613      	mov	r3, r2
 800a844:	009b      	lsls	r3, r3, #2
 800a846:	4413      	add	r3, r2
 800a848:	00db      	lsls	r3, r3, #3
 800a84a:	440b      	add	r3, r1
 800a84c:	3302      	adds	r3, #2
 800a84e:	781b      	ldrb	r3, [r3, #0]
 800a850:	e00b      	b.n	800a86a <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a852:	78fb      	ldrb	r3, [r7, #3]
 800a854:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a858:	68f9      	ldr	r1, [r7, #12]
 800a85a:	4613      	mov	r3, r2
 800a85c:	009b      	lsls	r3, r3, #2
 800a85e:	4413      	add	r3, r2
 800a860:	00db      	lsls	r3, r3, #3
 800a862:	440b      	add	r3, r1
 800a864:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800a868:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a86a:	4618      	mov	r0, r3
 800a86c:	3714      	adds	r7, #20
 800a86e:	46bd      	mov	sp, r7
 800a870:	bc80      	pop	{r7}
 800a872:	4770      	bx	lr

0800a874 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b084      	sub	sp, #16
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
 800a87c:	460b      	mov	r3, r1
 800a87e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a880:	2300      	movs	r3, #0
 800a882:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a884:	2300      	movs	r3, #0
 800a886:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a88e:	78fa      	ldrb	r2, [r7, #3]
 800a890:	4611      	mov	r1, r2
 800a892:	4618      	mov	r0, r3
 800a894:	f7f8 fb46 	bl	8002f24 <HAL_PCD_SetAddress>
 800a898:	4603      	mov	r3, r0
 800a89a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a89c:	7bfb      	ldrb	r3, [r7, #15]
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f000 f880 	bl	800a9a4 <USBD_Get_USB_Status>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	3710      	adds	r7, #16
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	bd80      	pop	{r7, pc}

0800a8b2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a8b2:	b580      	push	{r7, lr}
 800a8b4:	b086      	sub	sp, #24
 800a8b6:	af00      	add	r7, sp, #0
 800a8b8:	60f8      	str	r0, [r7, #12]
 800a8ba:	607a      	str	r2, [r7, #4]
 800a8bc:	461a      	mov	r2, r3
 800a8be:	460b      	mov	r3, r1
 800a8c0:	72fb      	strb	r3, [r7, #11]
 800a8c2:	4613      	mov	r3, r2
 800a8c4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a8d4:	893b      	ldrh	r3, [r7, #8]
 800a8d6:	7af9      	ldrb	r1, [r7, #11]
 800a8d8:	687a      	ldr	r2, [r7, #4]
 800a8da:	f7f8 fc4a 	bl	8003172 <HAL_PCD_EP_Transmit>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8e2:	7dfb      	ldrb	r3, [r7, #23]
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	f000 f85d 	bl	800a9a4 <USBD_Get_USB_Status>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a8ee:	7dbb      	ldrb	r3, [r7, #22]
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	3718      	adds	r7, #24
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b086      	sub	sp, #24
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	60f8      	str	r0, [r7, #12]
 800a900:	607a      	str	r2, [r7, #4]
 800a902:	461a      	mov	r2, r3
 800a904:	460b      	mov	r3, r1
 800a906:	72fb      	strb	r3, [r7, #11]
 800a908:	4613      	mov	r3, r2
 800a90a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a90c:	2300      	movs	r3, #0
 800a90e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a910:	2300      	movs	r3, #0
 800a912:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a91a:	893b      	ldrh	r3, [r7, #8]
 800a91c:	7af9      	ldrb	r1, [r7, #11]
 800a91e:	687a      	ldr	r2, [r7, #4]
 800a920:	f7f8 fbd3 	bl	80030ca <HAL_PCD_EP_Receive>
 800a924:	4603      	mov	r3, r0
 800a926:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a928:	7dfb      	ldrb	r3, [r7, #23]
 800a92a:	4618      	mov	r0, r3
 800a92c:	f000 f83a 	bl	800a9a4 <USBD_Get_USB_Status>
 800a930:	4603      	mov	r3, r0
 800a932:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a934:	7dbb      	ldrb	r3, [r7, #22]
}
 800a936:	4618      	mov	r0, r3
 800a938:	3718      	adds	r7, #24
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}

0800a93e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a93e:	b580      	push	{r7, lr}
 800a940:	b082      	sub	sp, #8
 800a942:	af00      	add	r7, sp, #0
 800a944:	6078      	str	r0, [r7, #4]
 800a946:	460b      	mov	r3, r1
 800a948:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a950:	78fa      	ldrb	r2, [r7, #3]
 800a952:	4611      	mov	r1, r2
 800a954:	4618      	mov	r0, r3
 800a956:	f7f8 fbf5 	bl	8003144 <HAL_PCD_EP_GetRxCount>
 800a95a:	4603      	mov	r3, r0
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3708      	adds	r7, #8
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}

0800a964 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a964:	b480      	push	{r7}
 800a966:	b083      	sub	sp, #12
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a96c:	4b02      	ldr	r3, [pc, #8]	; (800a978 <USBD_static_malloc+0x14>)
}
 800a96e:	4618      	mov	r0, r3
 800a970:	370c      	adds	r7, #12
 800a972:	46bd      	mov	sp, r7
 800a974:	bc80      	pop	{r7}
 800a976:	4770      	bx	lr
 800a978:	20003848 	.word	0x20003848

0800a97c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a97c:	b480      	push	{r7}
 800a97e:	b083      	sub	sp, #12
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]

}
 800a984:	bf00      	nop
 800a986:	370c      	adds	r7, #12
 800a988:	46bd      	mov	sp, r7
 800a98a:	bc80      	pop	{r7}
 800a98c:	4770      	bx	lr

0800a98e <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a98e:	b480      	push	{r7}
 800a990:	b083      	sub	sp, #12
 800a992:	af00      	add	r7, sp, #0
 800a994:	6078      	str	r0, [r7, #4]
 800a996:	460b      	mov	r3, r1
 800a998:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a99a:	bf00      	nop
 800a99c:	370c      	adds	r7, #12
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bc80      	pop	{r7}
 800a9a2:	4770      	bx	lr

0800a9a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b085      	sub	sp, #20
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a9b2:	79fb      	ldrb	r3, [r7, #7]
 800a9b4:	2b03      	cmp	r3, #3
 800a9b6:	d817      	bhi.n	800a9e8 <USBD_Get_USB_Status+0x44>
 800a9b8:	a201      	add	r2, pc, #4	; (adr r2, 800a9c0 <USBD_Get_USB_Status+0x1c>)
 800a9ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9be:	bf00      	nop
 800a9c0:	0800a9d1 	.word	0x0800a9d1
 800a9c4:	0800a9d7 	.word	0x0800a9d7
 800a9c8:	0800a9dd 	.word	0x0800a9dd
 800a9cc:	0800a9e3 	.word	0x0800a9e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	73fb      	strb	r3, [r7, #15]
    break;
 800a9d4:	e00b      	b.n	800a9ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a9d6:	2302      	movs	r3, #2
 800a9d8:	73fb      	strb	r3, [r7, #15]
    break;
 800a9da:	e008      	b.n	800a9ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a9dc:	2301      	movs	r3, #1
 800a9de:	73fb      	strb	r3, [r7, #15]
    break;
 800a9e0:	e005      	b.n	800a9ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a9e2:	2302      	movs	r3, #2
 800a9e4:	73fb      	strb	r3, [r7, #15]
    break;
 800a9e6:	e002      	b.n	800a9ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a9e8:	2302      	movs	r3, #2
 800a9ea:	73fb      	strb	r3, [r7, #15]
    break;
 800a9ec:	bf00      	nop
  }
  return usb_status;
 800a9ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3714      	adds	r7, #20
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bc80      	pop	{r7}
 800a9f8:	4770      	bx	lr
 800a9fa:	bf00      	nop

0800a9fc <__libc_init_array>:
 800a9fc:	b570      	push	{r4, r5, r6, lr}
 800a9fe:	2600      	movs	r6, #0
 800aa00:	4d0c      	ldr	r5, [pc, #48]	; (800aa34 <__libc_init_array+0x38>)
 800aa02:	4c0d      	ldr	r4, [pc, #52]	; (800aa38 <__libc_init_array+0x3c>)
 800aa04:	1b64      	subs	r4, r4, r5
 800aa06:	10a4      	asrs	r4, r4, #2
 800aa08:	42a6      	cmp	r6, r4
 800aa0a:	d109      	bne.n	800aa20 <__libc_init_array+0x24>
 800aa0c:	f000 f822 	bl	800aa54 <_init>
 800aa10:	2600      	movs	r6, #0
 800aa12:	4d0a      	ldr	r5, [pc, #40]	; (800aa3c <__libc_init_array+0x40>)
 800aa14:	4c0a      	ldr	r4, [pc, #40]	; (800aa40 <__libc_init_array+0x44>)
 800aa16:	1b64      	subs	r4, r4, r5
 800aa18:	10a4      	asrs	r4, r4, #2
 800aa1a:	42a6      	cmp	r6, r4
 800aa1c:	d105      	bne.n	800aa2a <__libc_init_array+0x2e>
 800aa1e:	bd70      	pop	{r4, r5, r6, pc}
 800aa20:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa24:	4798      	blx	r3
 800aa26:	3601      	adds	r6, #1
 800aa28:	e7ee      	b.n	800aa08 <__libc_init_array+0xc>
 800aa2a:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa2e:	4798      	blx	r3
 800aa30:	3601      	adds	r6, #1
 800aa32:	e7f2      	b.n	800aa1a <__libc_init_array+0x1e>
 800aa34:	0800ab28 	.word	0x0800ab28
 800aa38:	0800ab28 	.word	0x0800ab28
 800aa3c:	0800ab28 	.word	0x0800ab28
 800aa40:	0800ab2c 	.word	0x0800ab2c

0800aa44 <memset>:
 800aa44:	4603      	mov	r3, r0
 800aa46:	4402      	add	r2, r0
 800aa48:	4293      	cmp	r3, r2
 800aa4a:	d100      	bne.n	800aa4e <memset+0xa>
 800aa4c:	4770      	bx	lr
 800aa4e:	f803 1b01 	strb.w	r1, [r3], #1
 800aa52:	e7f9      	b.n	800aa48 <memset+0x4>

0800aa54 <_init>:
 800aa54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa56:	bf00      	nop
 800aa58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa5a:	bc08      	pop	{r3}
 800aa5c:	469e      	mov	lr, r3
 800aa5e:	4770      	bx	lr

0800aa60 <_fini>:
 800aa60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa62:	bf00      	nop
 800aa64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa66:	bc08      	pop	{r3}
 800aa68:	469e      	mov	lr, r3
 800aa6a:	4770      	bx	lr
