0F

50f 0     CRY0 r00 r09 RAM  NOT.D            DATA  DATA  DATA       2ae ae (51)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (50f) ; r09 <- e
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  PUSH 48e 8e (71)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (2ae) ; JSR to 48e (P <- PC)
    0     CRY0 r00 r09 RAM  NOT.D            PC    PC    PC         00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (2af) ; RIR <- S; r09 <- 10
    1 RLO CRY0 r00 r09 RAM  NOT.D            PC    PC    PC         004 04 (fb)      e7.0     h11.0       k11.0       e6.0      CONST     (2b0) ; r09 <- 4 (X); Read RF low byte into D13
    1     CRY1 r00 r00 RAM  D+0              DATA  DATA  DATA       2d0 d0 (2f)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.REG  (2b1) ; r00 <- low byte + 1; RR <- r00; Load Flags; Read RF high byte into D13
    0     CRY  r00 r01 RAM  D+0              PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (2d0) ; WAR.LO <- RR; r01 <- high byte + carry
    0     CRY0 r09 r00 PASS A                DATA  DATA  DATA       25b 5b (a4)      e7.0     LOAD.WAR.HI k11.0       LOAD.RIR  READ.SWP  (2d1) ; WAR.HI <- RR; RIR <- r09 (X)
    1     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (25b) ; Swap MAR, WAR; Read RF high byte into D13;
    1 RLO CRY0 r00 r00 PASS D                DATA  DATA  DATA       738 38 (c7)      e7.0     h11.1       k11.0       LOAD.RR   READ.REG  (25c) ; RR <- high byte; Read RF low byte into D13;
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       25d 5d (a2)      e7.0     LOAD.WAR.HI k11.0       LOAD.RR   READ.REG  (738) ; WAR.HI <- RR; RR <- low byte
    0     CRY0 r09 r08 RAM  A                PC    PC    PC         63b 3b (c4) JSR? e7.0     h11.0       LOAD.WAR.LO e6.0      READ.SWP  (25d) ; WAR.LO <- RR; r08 = r09; JSR?5 to 63b
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       0a6 a6 (59)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (25e) ; start bus cycle?
    0     CRY0 r00 r00 PASS D                PC    PC    PC         7ae ae (51) JSR? e7.0     h11.1       k11.0       LOAD.RR   BUS.READ  (0a6) ; RR <- data bus; JSR?6 to 7ae
    1     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (0a7) ; X (high byte) <- RR; 
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (0a8) ; start bus cycle?; 
    0     CRY0 r00 r00 PASS D                PC    PC    PC         1be be (41) JSR? e7.0     h11.1       k11.0       LOAD.RR   BUS.READ  (0a9) ; RR <- data bus; 
    1 RLO CRY1 r09 r09 RAM  A+0              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (0aa) ; X (low byte) <- RR; r09 += 1
    0     CRY0 r00 r04 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      e7.3     h11.5       k11.0       e6.0      CONST     (0ab) ; start bus cycle?; r04 <- f0;
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         1be be (41) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (0ac) ; r02 <- data bus;  H11.1?
    0     CRY0 r09 r09 RAM  A+B              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (0ad) ; RIR <- r09 * 2 (10 = S); 
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.0       k11.0       e6.0      READ.SWP  (0ae) ; start bus cycle?; 
    0     CRY0 r00 r08 PASS A+B              PC    PC    PC         73e 3e (c1) JSR? LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (0af) ; RR <- r08 + r00 (optimization of +4?); Load Flags; 
    1 RLO CRY  r01 r00 PASS A+0              DATA  DATA  DATA       2bb bb (44)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.SWP  (0b0) ; S (low byte) <- RR; RR <- r01 + carry;
    1     CRY0 r00 r03 RAM  D                PC    PC    PC         000 00 (ff)      e7.0     h11.0       REG.WRITE   LOAD.RR   BUS.READ  (2bb) ; S (high byte) <- RR; r03 <- data bus; RR <- r03
    0     CRY0 r03 r03 RAMA A+B              PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       LOAD.PTBR READ.SWP  (2bc) ; PTBR <- r03; r03 *= 2
    0     CRY0 r03 r03 RAM  A+B              PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (2bd) ; r03 *= 2
    0     CRY0 r03 r03 LSH  A+B              PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (2be) ; r03 *= 4
    0     CRY0 r04 r03 RAM  A.AND.B          PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (2bf) ; r03 &= r04 (f0)
    0     CRY0 r04 r06 RAM  NOT A AND B      PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (2c0) ; MAR <- WAR; r06 &= ~r04 (0f)
    0     CRY0 r03 r06 RAM  A.OR.B           DATA  DATA  DATA       2ad ad (52)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (2c1) ; r06 |= r03
    0     CRY0 r02 r00 PASS A                DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       k11.0       LOAD.ILR  READ.SWP  (2ad) ; ILR <- r02

1e

1ba 0     CRY0 r00 r00 RAM  A.EQV.B     CASE PC    PC    DATA       03b 3b (c4)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (1ba)
    0     CRY0 r02 r02 RAM  A.XOR.B          DATA  DATA  DATA       430 30 (cf)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (1bb)
	
1bf 0     CRY0 r02 r02 RAM  A.EQV.B          DATA  DATA  DATA       430 30 (cf)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (1bf)	
	
    0     CRY0 r00 r02 PASS A.AND.B          PC    PC    PC         633 33 (cc) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (430)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c9 c9 (36)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (431)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      READ.AHI  (439)
    0     CRY0 r01 r01 RAM  D.XOR.A          PC    PC    DATA       00f 0f (f0)      e7.0     h11.0       k11.0       e6.0      CONST     (43a)
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         785 85 (7a) JSR? LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (43f)
    0     CRY0 r00 r03 RAM  D                DATA  DATA  DATA       3da da (25)      e7.0     h11.0       k11.0       e6.0      READ.ALO  (440)
    0     CRY0 r00 r03 PASS A+B         CASE PC    PC    DATA       0ce ce (31)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (3da)
    0     CRY  r01 r00 PASS A+0              DATA  DATA  DATA       2fb fb (04)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (3de)
	
3df 0     CRY  r01 r00 PASS A-1              DATA  DATA  DATA       2fb fb (04)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (3df)
	
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (2fb)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (2fc)

43b 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (43b)

1f

107 0     CRY0 r00 r00 PASS NOT.D            PC    PC    PC         010 10 (ef)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (107)
    0     CRY0 r08 r02 RAM  A                DATA  DATA  DATA       792 92 (6d)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (108)
    0     CRY0 r00 r00 RAM  D                DATA  DATA  DATA       430 30 (cf)      e7.0     h11.0       k11.0       e6.0      READ.REG  (792)
    0     CRY0 r00 r02 PASS A.AND.B          PC    PC    PC         633 33 (cc) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (430)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c9 c9 (36)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (431)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      READ.AHI  (439)
    0     CRY0 r01 r01 RAM  D.XOR.A          PC    PC    DATA       00f 0f (f0)      e7.0     h11.0       k11.0       e6.0      CONST     (43a)
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         785 85 (7a) JSR? LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (43f)
    0     CRY0 r00 r03 RAM  D                DATA  DATA  DATA       3da da (25)      e7.0     h11.0       k11.0       e6.0      READ.ALO  (440)
    0     CRY0 r00 r03 PASS A+B         CASE PC    PC    DATA       0ce ce (31)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (3da)
    0     CRY  r01 r00 PASS A+0              DATA  DATA  DATA       2fb fb (04)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (3de)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (2fb)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (2fc)


2E

52e 0     CRY0 r00 r03 RAM  ZERO             DATA  DATA  DATA       5f7 f7 (08)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (52e) ; r03 = 0
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (5f7) ; test read reg
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (5f8) ; bus start
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (5f9) ; r04 <- data bus
    0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         00f 0f (f0)      e7.0     h11.0       k11.0       e6.0      CONST     (5fa) ; r00 <- 0f
    0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA  PUSH 44e 4e (b1)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (5fb) ; load flags ZERO; call 44e (dispatch on r04 & 0c)
    0     CRY0 r04 r00 Q    A           CASE PC    PC    DATA       0c2 c2 (3d)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5fc) ; q <- r04 branch minus (no branch for 0c instrs) (5f2, 5f3)
    0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       46d 6d (92)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5f2) ; r04 *= 2
    0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       49e 9e (61)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (46d) ; r04 *= 2
    0     CRY0 r01 r05 RAM  A                DATA  DATA  DATA       4a9 a9 (56)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (49e) ; r05 = r01
    0     CRY0 r02 r07 RAM  A                DATA  DATA  DATA       563 63 (9c)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4a9) ; r07 = r02
    0     CRY0 r00 r00 PASS A.EQV.B          DATA  DATA  DATA  PUSH 4cc cc (33)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (563) ; load flags MINUS; call 04cc (dispatch on r04 & 0c)

5f3 0     CRY0 r04 r00 PASS A                DATA  DATA  DATA       564 64 (9b)      e7.0     h11.0       k11.0       LOAD.SEQR READ.SWP  (5f3)

    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (564) ; RR <- ALO; call 04ea (P <- AR)
    0     CRY0 r07 r00 PASS A                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (565) ; RR <- r07; call 04ee  (load operand EA's)
    0     CRY0 r04 r00 PASS NOT.A            DATA  DATA  DATA       45d 5d (a2)      LOAD.FLR h11.1       k11.0       e6.0      READ.SWP  (566) ; load flags ~r04
    0     CRY0 r06 r03 RSH  A           CASE PC    PC    DATA       0ca ca (35)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (45d) (45a, 45b) branch minus; r03 <- RHS r06
    0     CRY0 r00 r09 RAM  NOT.D            DATA  DATA  DATA       62e 2e (d1)      e7.3     h11.0       k11.0       LOAD.RIR  CONST     (45a) bus start; r09 <- 2e; RIR <- 2e
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  PUSH 68e 8e (71)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (62e) call 68e
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       65f 5f (a0)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (62f) MAR <- WAR
    0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA       105 05 (fa)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (65f) * illegal

45b 0     CRY0 r03 r03 RSH  A                PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (45b) (happy path) RHS r03
    0     CRY0 r03 r03 RSH  A                PC    PC    DATA       008 08 (f7)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (45c) RHS r03; bus start; swap MAR/WAR
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         626 26 (d9) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (458) r01 <- bus read (op + 1?)
    0     CRY0 r03 r03 RSH  A                DATA  REG   DATA       508 08 (f7)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (459) dispatch 5x8 RSH 03

44e 0     CRY0 r04 r00 PASS NOT.D.AND.A      PC    PC    PC         00c 0c (f3)      e7.0     h11.0       k11.0       LOAD.SEQR CONST     (44e) load Seq AR
    0     CRY0 r04 r00 PASS A                DATA  DATA  REG        1d0 d0 (2f)      e7.0     h11.0       k11.0       LOAD.SEQR READ.SWP  (44f) jump, load seq




1d0 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       441 41 (be)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (1d0)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (441)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (442)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         636 36 (c9) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (443)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (444)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       47e 7e (81)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (445)
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (47e)
    0     CRY0 r00 r00 PASS ZERO             STACK STACK STACK POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (47f) r1/r2 <- direct
	
	
	
	
1d4 0     CRY0 r00 r00 RAM  NOT.D            DATA  DATA  PC         70e 0e (f1)      e7.0     h11.1       k11.0       e6.0      CONST     (1d4) r0 <- 0e (P?)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (705) (nop)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (706) (nop)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         636 36 (c9) JSR? e7.0     h11.1       k11.0       e6.0      READ.SWP  (707) (nop)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       71c 1c (e3)      e7.0     LOAD.NSWPR  k11.0       LOAD.RIR  BUS.READ  (708) swapper <- bus
    0     CRY0 r00 r09 RAM  D.AND.A          PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (71c) r9 <- high nibble (swapped)
    1 RLO CRY0 r00 r01 RAM  D                DATA  DATA  DATA       7d0 d0 (2f)      e7.0     LOAD.NSWPR  k11.0       e6.0      READ.SWP  (71d) r1 <- high nibble (swapped)
    1     CRY0 r00 r02 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.REG  (7d0) r2 <- reg low (hign nibble reg)
    0     CRY0 r01 r01 RAMA D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.REG  (7d1) rir <- r1; r1 <- reg high (high nibble reg); 
    0     CRY0 r00 r00 PASS D                PC    PC    PC         702 02 (fd) JSR? LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (7d2) bus read (load flags) (conditional call on odd register)
    0     CRY0 r02 r02 RAM  D+A         CASE PC    PC    DATA       0ce ce (31)      LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (7d3) r2 += bus; load flags
    0     CRY  r01 r01 RAM  A+0              DATA  DATA  DATA       7a4 a4 (5b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7de) -> 7a4 add carry
	
7df 0     CRY  r01 r01 RAM  A-1              DATA  DATA  DATA       7a4 a4 (5b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7df) -> 7a4

7a4 0     CRY0 r00 r00 PASS D.AND.A          DATA  DATA  DATA       72c 2c (d3)      LOAD.FLR h11.0       k11.0       LOAD.RIR  READ.SWP  (7a4) low nibble reg
    1 RLO CRY0 r00 r00 PASS D           CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (72c) zero? (72d/72f)
    1     CRY0 r02 r02 RAM  D+A              DATA  DATA  DATA       781 81 (7e)      LOAD.FLR h11.0       k11.0       e6.0      READ.REG  (72d)
    0     CRY  r01 r01 RAM  D+A              DATA  DATA  DATA       72f 2f (d0)      e7.0     h11.0       k11.0       e6.0      READ.REG  (781)

72f 0     CRY1 r00 r00 RAM  A+0              PC    PC    PC         482 82 (7d) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (72f)
    0     CRY0 r00 r00 PASS ZERO             STACK STACK STACK POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (730) r1/r2 <- highn reg + imm + lown reg (if not A)

702 0     CRY0 r01 r01 RAM  D+A              DATA  DATA  DATA  POP  7db db (24)      e7.0     h11.1       k11.0       e6.0      BUS.READ  (702)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (7db)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (7dc)
    0     CRY0 r02 r02 RAM  D+A              PC    PC    PC         466 66 (99) JSR? LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (7dd)
    0     CRY  r01 r01 RAM  A+0              DATA  DATA  DATA       7a4 a4 (5b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7de)
	
7a4 0     CRY0 r00 r00 PASS D.AND.A          DATA  DATA  DATA       72c 2c (d3)      LOAD.FLR h11.0       k11.0       LOAD.RIR  READ.SWP  (7a4)
    1 RLO CRY0 r00 r00 PASS D           CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (72c)
    1     CRY0 r02 r02 RAM  D+A              DATA  DATA  DATA       781 81 (7e)      LOAD.FLR h11.0       k11.0       e6.0      READ.REG  (72d)
    0     CRY  r01 r01 RAM  D+A              DATA  DATA  DATA       72f 2f (d0)      e7.0     h11.0       k11.0       e6.0      READ.REG  (781)
    0     CRY1 r00 r00 RAM  A+0              PC    PC    PC         482 82 (7d) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (72f)
    0     CRY0 r00 r00 PASS ZERO             STACK STACK STACK POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (730)




1d8 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4d0 d0 (2f)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (1d8) 
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (4d0)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c2 c2 (3d)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (4d1)

    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4d5 d5 (2a)      e7.0     LOAD.NSWPR  k11.0       e6.0      BUS.READ  (4d2) read into swapper
    0     CRY0 r00 r09 RAM  D.AND.A          PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (4d5) r09 = reg high nibble -> 4d6

4d3 0     CRY0 r00 r09 RAM  D.AND.A          PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RIR  BUS.READ  (4d3) read into RIR
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4d6 d6 (29)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4d4) (nop)


    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         482 82 (7d) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (4d6)
    1 RLO CRY0 r00 r00 PASS A+Q              PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (4d7)
    1     CRY0 r00 r02 RAM  D           CASE PC    PC    DATA       0ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.REG  (4d8)
    0     CRY0 r00 r01 RAM  D                DATA  DATA  DATA       49a 9a (65)      e7.0     h11.0       k11.0       e6.0      READ.REG  (4de)
4df 0     CRY0 r00 r01 RAM  D                STACK STACK STACK POP  000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.REG  (4df) r1/r2 <- reg

    0     CRY0 r04 r00 Q    NOT.D.AND.A      PC    PC    PC         003 03 (fc)      e7.0     h11.0       k11.0       e6.0      CONST     (49a)
    0     CRY0 r00 r00 PASS D.EQV.Q          PC    PC    PC         002 02 (fd)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (49b)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (49c)
    0     CRY0 r00 r00 PASS ZERO             STACK STACK STACK POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (49d)

49f 0     CRY0 r00 r00 PASS A.EQV.B          DATA  DATA  DATA       450 50 (af)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (49f)
    0     CRY0 r01 r05 RAM  A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (450)
    0     CRY0 r02 r07 RAM  A                DATA  DATA  DATA       4d3 d3 (2c)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (451)
    0     CRY0 r00 r09 RAM  D.AND.A          PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RIR  BUS.READ  (4d3)






1dc 0     CRY0 r00 r02 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.ALO  (1dc)
    0     CRY0 r00 r01 RAM  D.EQV.A          DATA  DATA  DATA       452 52 (ad)      e7.0     h11.0       k11.0       e6.0      READ.AHI  (1dd)
    0     CRY1 r02 r03 PASS A+B              PC    PC    PC         000 00 (ff)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (452)
    0     CRY  r01 r00 PASS A+0              PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (453)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (454)
    0     CRY0 r00 r00 PASS ZERO             STACK STACK STACK POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       LOAD.MAR  READ.SWP  (455) ; (r02/01 <- AR); AR += r03 + 1 (literal)




508 0     CRY0 r01 r04 RSH  A                DATA  DATA  DATA  PUSH 3e0 e0 (1f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (508) r04 <- RSH r01; call 3e0
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       502 02 (fd)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (509) H11.1?
    0     CRY0 r01 r00 PASS A                PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (502) RR <- r01
    0     CRY0 r01 r01 RAMA D+A              PC    PC    DATA       0f7 f7 (08)      e7.3     LOAD.WAR.HI k11.0       LOAD.PTBR CONST     (503) Bus start; PTBR <- r01; WAR hi <- RR; r01 += 08;
    0     CRY0 r00 r00 PASS D                PC    PC    DATA       1f6 f6 (09) JSR? e7.0     h11.5       k11.0       LOAD.RR   BUS.READ  (507) RR <- Data Bus
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       448 48 (b7)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (506) swap MAR/WAR
    0     CRY0 r00 r04 RAM  B-1              PC    PC    PC         785 85 (7a) JSR? LOAD.FLR h11.0       k11.5       e6.0      READ.SWP  (448) r04--; load flags; write PTE
    0     CRY0 r03 r00 PASS A           CASE PC    PC    DATA       0ca ca (35)      e7.0     h11.0       k11.0       LOAD.PTBR READ.SWP  (449) r04 < 0? break; PTBR <- r03
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       509 09 (f6)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (44a) swap MAR/WAR; loop to 509
44b 0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA       02e 2e (d1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (44b) RIR <- 2e; *** Restore PC from P
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4bd bd (42)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (02e) current ILO
    1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4b4 b4 (4b)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (4bd) RR <- RF low; current ILO
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (4b4) WAR lo <- RR; RR <- RF high
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3e6 e6 (19)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4b5) WAR hi <- RR
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6) MAR <- WAR

518 0     CRY0 r01 r04 RSH  A                DATA  DATA  DATA  PUSH 3e0 e0 (1f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (518)
    0     CRY0 r01 r04 RAMA B-1              DATA  DATA  DATA       428 28 (d7)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (519)
    0     CRY0 r01 r01 RAMA D+A              PC    PC    PC         0f7 f7 (08)      e7.0     LOAD.WAR.HI k11.0       LOAD.PTBR CONST     (428)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       438 38 (c7)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (429)
    0     CRY0 r00 r00 Q    D                DATA  DATA  DATA       42c 2c (d3)      e7.0     h11.0       k11.0       e6.0      READ.PG   (438)
    0     CRY0 r00 r00 LSHQ A                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (42c)
    0     CRY0 r00 r00 RSHQ NOT.D            DATA  DATA  DATA       488 88 (77)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.MSR  (42d) ; set bit from MSR
    0     CRY0 r00 r00 PASS Q                PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (488)
    0     CRY0 r03 r00 PASS A           CASE PC    PC    DATA       0ca ca (35)      e7.0     h11.0       k11.0       LOAD.PTBR READ.SWP  (489)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4c0 c0 (3f)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (48a)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         5cc cc (33) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (4c0)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (4c1)
    0     CRY0 r01 r04 RAMA B-1              DATA  DATA  DATA       428 28 (d7)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (4c2) ; jump to 428
48b 0     CRY0 r00 r09 RAM  NOT.D            DATA  DATA  DATA       51e 1e (e1)      e7.0     h11.2       k11.0       LOAD.RIR  CONST     (48b)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         5cc cc (33) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (51e)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.0       k11.0       e6.0      READ.SWP  (51f)
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4bd bd (42)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (520)
    1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4b4 b4 (4b)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (4bd)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (4b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3e6 e6 (19)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4b5)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6)

528 0     CRY0 r00 r04 RAM  ZERO             DATA  DATA  DATA       509 09 (f6)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (528)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       502 02 (fd)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (509)
    0     CRY0 r01 r00 PASS A                PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (502)
    0     CRY0 r01 r01 RAMA D+A              PC    PC    DATA       0f7 f7 (08)      e7.3     LOAD.WAR.HI k11.0       LOAD.PTBR CONST     (503)
    0     CRY0 r00 r00 PASS D                PC    PC    DATA       1f6 f6 (09) JSR? e7.0     h11.5       k11.0       LOAD.RR   BUS.READ  (507)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       448 48 (b7)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (506)
    0     CRY0 r00 r04 RAM  B-1              PC    PC    PC         785 85 (7a) JSR? LOAD.FLR h11.0       k11.5       e6.0      READ.SWP  (448)
    0     CRY0 r03 r00 PASS A           CASE PC    PC    DATA       0ca ca (35)      e7.0     h11.0       k11.0       LOAD.PTBR READ.SWP  (449)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       509 09 (f6)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (44a)

538 0     CRY0 r00 r04 RAM  ZERO             DATA  DATA  DATA       519 19 (e6)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (538)
    0     CRY0 r01 r04 RAMA B-1              DATA  DATA  DATA       428 28 (d7)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (519)
    0     CRY0 r01 r01 RAMA D+A              PC    PC    PC         0f7 f7 (08)      e7.0     LOAD.WAR.HI k11.0       LOAD.PTBR CONST     (428)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       438 38 (c7)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (429)
    0     CRY0 r00 r00 Q    D                DATA  DATA  DATA       42c 2c (d3)      e7.0     h11.0       k11.0       e6.0      READ.PG   (438)
    0     CRY0 r00 r00 LSHQ A                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (42c)
    0     CRY0 r00 r00 RSHQ NOT.D            DATA  DATA  DATA       488 88 (77)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.MSR  (42d)
    0     CRY0 r00 r00 PASS Q                PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (488)
    0     CRY0 r03 r00 PASS A           CASE PC    PC    DATA       0ca ca (35)      e7.0     h11.0       k11.0       LOAD.PTBR READ.SWP  (489)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4c0 c0 (3f)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (48a)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         5cc cc (33) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (4c0)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (4c1)
    0     CRY0 r01 r04 RAMA B-1              DATA  DATA  DATA       428 28 (d7)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (4c2)
48b 0     CRY0 r00 r09 RAM  NOT.D            DATA  DATA  DATA       51e 1e (e1)      e7.0     h11.2       k11.0       LOAD.RIR  CONST     (48b)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         5cc cc (33) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (51e)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.0       k11.0       e6.0      READ.SWP  (51f)
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4bd bd (42)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (520)
    1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4b4 b4 (4b)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (4bd)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (4b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3e6 e6 (19)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4b5)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6)

548 0     CRY0 r00 r04 RAM  NOT.D            PC    PC    PC         01f 1f (e0)      e7.0     h11.1       k11.0       e6.0      CONST     (548)
    0     CRY0 r01 r00 PASS A                PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (549)
    0     CRY0 r01 r01 RAMA D+A              PC    PC    PC         0f7 f7 (08)      e7.3     LOAD.WAR.HI k11.0       LOAD.PTBR CONST     (54a)
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         1f6 f6 (09) JSR? e7.0     h11.5       k11.0       LOAD.RR   BUS.READ  (54b)
    0     CRY0 r00 r00 PASS D.XOR.A          PC    PC    PC         002 02 (fd)      LOAD.FLR LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  CONST     (54c)
    0     CRY0 r03 r00 PASS A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.5       LOAD.PTBR READ.SWP  (54d)
    0     CRY0 r00 r04 RAM  B-1         CASE DATA  DATA  DATA       0c1 c1 (3e)      LOAD.FLR LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (54e)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0c1)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       549 49 (b6)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (0ce)
0c3 0     CRY0 r01 r00 PASS A           CASE DATA  DATA  DATA       1c2 c2 (3d)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (0c3)
    0     CRY0 r01 r01 RAMA D+A              DATA  DATA  DATA       1f7 f7 (08)      e7.0     LOAD.WAR.HI k11.0       LOAD.PTBR CONST     (1c2)
    0     CRY0 r00 r00 PASS A                DATA  DATA  DATA       54c 4c (b3)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (1f7)
0cf 0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA       02e 2e (d1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (0cf)
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4bd bd (42)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (02e)
    1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4b4 b4 (4b)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (4bd)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (4b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3e6 e6 (19)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4b5)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6)

558 0     CRY0 r00 r09 RAM  NOT.D            DATA  DATA  DATA       62e 2e (d1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (558)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  PUSH 68e 8e (71)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (62e)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       65f 5f (a0)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (62f)
    0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA       105 05 (fa)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (65f)
    0     CRY0 r00 r02 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (105)
    0     CRY0 r02 r00 Q    D.AND.A          DATA  DATA  DATA       2f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      READ.MSR  (106)
    0     CRY0 r02 r07 PASS A.XOR.Q          PC    PC    PC         000 00 (ff)      LOAD.FLR h11.0       F11.EN?     e6.0      READ.SWP  (2f0)
    0 RLO CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (2f1)
    0     CRY0 r02 r15 RAM  A                DATA  DATA  DATA       780 80 (7f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (2fd)
    0     CRY0 r00 r15 PASS ZERO             DATA  DATA  DATA       715 15 (ea)      LOAD.FLR h11.0       LOAD.WAR.LO e6.0      READ.SWP  (780)
    0     CRY0 r15 r00 RAM  NOT.D.AND.A      DATA  DATA  DATA       6bc bc (43)      e7.0     h11.0       k11.0       e6.0      READ.CCR  (715)
    0     CRY0 r06 r14 RSH  A                DATA  DATA  DATA  PUSH 059 59 (a6)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6bc)
    0     CRY0 r15 r01 RAM  NOT.A            DATA  DATA  DATA       6ca ca (35)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6bd)
    0     CRY0 r14 r01 RAM  A.AND.B          DATA  DATA  DATA       65a 5a (a5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6ca)
    0     CRY0 r00 r01 PASS A.OR.B           PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (65a)
    0     CRY0 r00 r09 RSH  NOT.D            PC    PC    PC         01c 1c (e3)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (65b)
    1 RLO CRY0 r09 r00 PASS A                DATA  DATA  DATA  PUSH 48e 8e (71)      e7.0     h11.0       REG.WRITE   LOAD.RIR  READ.SWP  (65c)
    0     CRY0 r00 r00 RAM  D           CASE PC    PC    DATA       0c5 c5 (3a)      e7.0     h11.0       k11.0       e6.0      READ.MSR  (65d)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       6d5 d5 (2a)      e7.0     h11.0       k11.0       LOAD.ILR  READ.SW2  (655)
    0     CRY0 r00 r14 PASS A+Q              DATA  DATA  DATA  PUSH 68e 8e (71)      e7.0     h11.0       k11.2       e6.0      READ.SWP  (6d5)
    0     CRY0 r09 r09 RAM  A+B              DATA  DATA  DATA       6dc dc (23)      e7.0     h11.0       k11.2       LOAD.RIR  READ.SWP  (6d6)
    0     CRY0 r00 r00 PASS A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (6dc)
    1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       6ed ed (12)      e7.0     h11.0       REG.WRITE   LOAD.MAR  READ.SWP  (6dd)
    1 RLO CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (6ed)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (6ee)
    0     CRY0 r00 r06 RAM  NOT A AND B      PC    PC    PC         102 02 (fd)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (6ef)
    0     CRY0 r01 r00 PASS A                DATA  DATA  DATA       73f 3f (c0)      e7.0     h11.0       k11.0       LOAD.PTBR READ.SWP  (6f0)
    0     CRY0 r01 r01 LSH  A+B              DATA  DATA  DATA       654 54 (ab)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (73f)
    0     CRY0 r01 r01 LSH  A+B              DATA  DATA  DATA       6e5 e5 (1a)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (654)
    0     CRY0 r00 r01 RAM  A.AND.B          DATA  DATA  DATA       6e9 e9 (16)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6e5)
    0     CRY0 r01 r06 RAM  A.OR.B           DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6e9)

568 0     CRY0 r00 r09 RAM  NOT.D            DATA  DATA  DATA       62e 2e (d1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (568)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  PUSH 68e 8e (71)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (62e)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       65f 5f (a0)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (62f)
    0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA       105 05 (fa)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (65f)


578 0     CRY0 r00 r09 RAM  NOT.D            DATA  DATA  DATA       62e 2e (d1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (578)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  PUSH 68e 8e (71)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (62e)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       65f 5f (a0)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (62f)
    0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA       105 05 (fa)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (65f)

3e0 0     CRY0 r04 r04 RSH  A                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3e0) RSH r04
    0     CRY0 r04 r04 RSH  NOT.D.AND.A      PC    PC    PC         03e 3e (c1)      e7.0     h11.0       k11.0       e6.0      CONST     (3e1) RHS r04 & 3e
    0     CRY0 r01 r01 RAM  NOT.D.AND.A      STACK STACK STACK POP  007 07 (f8)      e7.0     h11.0       k11.0       e6.0      CONST     (3e2) r01 &= 7

4ee 0     CRY0 r05 r00 PASS A                PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (4ee)
    0     CRY0 r02 r00 PASS A                PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       LOAD.RR   READ.SWP  (4ef)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (4f0)
    0     CRY0 r01 r00 PASS A                PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (4f1)
    0     CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4f2)

4ea 0     CRY0 r00 r00 PASS NOT.D            PC    PC    PC         00e 0e (f1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (4ea) AR <- P
    1 RLO CRY0 r00 r00 RAM  D.EQV.A          PC    PC    PC         000 00 (ff)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.AHI  (4eb)
    1     CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (4ec)







4cc 0     CRY0 r04 r00 PASS D.AND.A          PC    PC    PC         0f3 f3 (0c)      e7.0     h11.0       k11.0       LOAD.SEQR CONST     (4cc)
    0     CRY0 r00 r04 RAM  Q                DATA  DATA  REG        590 90 (6f)      e7.0     h11.0       k11.0       LOAD.SEQR READ.SWP  (4cd)

590 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       441 41 (be)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (590)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (441)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (442)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         636 36 (c9) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (443)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (444)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       47e 7e (81)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (445)
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (47e)
    0     CRY0 r00 r00 PASS ZERO             STACK STACK STACK POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (47f)

594 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       1d4 d4 (2b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (594) (nop)
    0     CRY0 r00 r00 RAM  NOT.D            DATA  DATA  PC         70e 0e (f1)      e7.0     h11.1       k11.0       e6.0      CONST     (1d4) 
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (705) 
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (706)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         636 36 (c9) JSR? e7.0     h11.1       k11.0       e6.0      READ.SWP  (707)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       71c 1c (e3)      e7.0     LOAD.NSWPR  k11.0       LOAD.RIR  BUS.READ  (708) RIR <- low nibble
    0     CRY0 r00 r09 RAM  D.AND.A          PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (71c) RIR <- high nibble; r9 <- high nibble
    1 RLO CRY0 r00 r01 RAM  D                DATA  DATA  DATA       7d0 d0 (2f)      e7.0     LOAD.NSWPR  k11.0       e6.0      READ.SWP  (71d) swap
    1     CRY0 r00 r02 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.REG  (7d0) 
    0     CRY0 r01 r01 RAMA D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.REG  (7d1) RIR <- low nibble
    0     CRY0 r00 r00 PASS D                PC    PC    PC         702 02 (fd) JSR? LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (7d2)
    0     CRY0 r02 r02 RAM  D+A         CASE PC    PC    DATA       0ce ce (31)      LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (7d3)
    0     CRY  r01 r01 RAM  A+0              DATA  DATA  DATA       7a4 a4 (5b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7de) -> 7a4

7df 0     CRY  r01 r01 RAM  A-1              DATA  DATA  DATA       7a4 a4 (5b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7df) -> 7a4

    0     CRY0 r00 r00 PASS D.AND.A          DATA  DATA  DATA       72c 2c (d3)      LOAD.FLR h11.0       k11.0       LOAD.RIR  READ.SWP  (7a4)
    1 RLO CRY0 r00 r00 PASS D           CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (72c) (72d/72f)
    1     CRY0 r02 r02 RAM  D+A              DATA  DATA  DATA       781 81 (7e)      LOAD.FLR h11.0       k11.0       e6.0      READ.REG  (72d)
    0     CRY  r01 r01 RAM  D+A              DATA  DATA  DATA       72f 2f (d0)      e7.0     h11.0       k11.0       e6.0      READ.REG  (781)
72f 0     CRY1 r00 r00 RAM  A+0              PC    PC    PC         482 82 (7d) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (72f)
    0     CRY0 r00 r00 PASS ZERO             STACK STACK STACK POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (730)
	
598 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4d0 d0 (2f)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (598)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (4d0)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c2 c2 (3d)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (4d1)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4d5 d5 (2a)      e7.0     LOAD.NSWPR  k11.0       e6.0      BUS.READ  (4d2) 
    0     CRY0 r00 r09 RAM  D.AND.A          PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (4d5) -> 4d6

4d3 0     CRY0 r00 r09 RAM  D.AND.A          PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RIR  BUS.READ  (4d3)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4d6 d6 (29)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4d4) -> 4d6

4d6 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         482 82 (7d) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (4d6)
    1 RLO CRY0 r00 r00 PASS A+Q              PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (4d7)
    1     CRY0 r00 r02 RAM  D           CASE PC    PC    DATA       0ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.REG  (4d8) (4de, 4df)
    0     CRY0 r00 r01 RAM  D                DATA  DATA  DATA       49a 9a (65)      e7.0     h11.0       k11.0       e6.0      READ.REG  (4de)
    0     CRY0 r04 r00 Q    NOT.D.AND.A      PC    PC    PC         003 03 (fc)      e7.0     h11.0       k11.0       e6.0      CONST     (49a)
    0     CRY0 r00 r00 PASS D.EQV.Q          PC    PC    PC         002 02 (fd)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (49b)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (49c)
    0     CRY0 r00 r00 PASS ZERO             STACK STACK STACK POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (49d)
4df 0     CRY0 r00 r01 RAM  D                STACK STACK STACK POP  000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.REG  (4df) r1/r2 <- reg

59c 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       105 05 (fa)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (59c) ; illegal




2F

52f 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (52f)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       24b 4b (b4)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (530)
    0     CRY0 r00 r05 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     LOAD.NSWPR  k11.0       e6.0      BUS.READ  (24b) ; r05 <- read; load swapper
    0     CRY0 r05 r00 PASS D+A              PC    PC    PC         0f9 f9 (06)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (24c) ; load flags r05 + 6
    0     CRY0 r00 r09 RAM  D           CASE PC    PC    DATA       0de de (21)      e7.0     h11.0       k11.0       LOAD.SEQR READ.SWP  (24d) ; r09 <- swapped selector; branch half carry?
    0     CRY0 r09 r00 PASS A                DATA  REG   DATA       004 04 (fb)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (24e) ; dispatch; RIR <- selector high nibble
24f 0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA       105 05 (fa)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (24f) ; RR <- 0; trap.

004 1     CRY0 r00 r00 PASS A+Q              PC    PC    PC         482 82 (7d) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (004)
    1 RLO CRY0 r00 r12 RAM  D                DATA  DATA  DATA       063 63 (9c)      e7.0     h11.1       k11.0       e6.0      READ.REG  (005) ; load MR12 from register
    0     CRY0 r00 r13 RAM  D                DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       k11.0       e6.0      READ.REG  (063)


014 0     CRY0 r12 r00 PASS A                PC    PC    PC         482 82 (7d) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (014) ; write MR12 to register
    1     CRY0 r13 r00 PASS A                DATA  DATA  DATA       3ef ef (10)      e7.0     h11.1       REG.WRITE   LOAD.RR   READ.SWP  (015)
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (3ef)

024 1     CRY0 r00 r00 PASS A+Q              PC    PC    PC         482 82 (7d) JSR? e7.0     h11.0       k11.1       e6.0      READ.SWP  (024) ; load MR10 from register
    1 RLO CRY0 r00 r10 RAM  D                DATA  DATA  DATA       289 89 (76)      e7.0     h11.1       k11.0       e6.0      READ.REG  (025)
    0     CRY0 r00 r11 RAM  D                DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       k11.0       e6.0      READ.REG  (289)

034 0     CRY0 r10 r00 PASS A                PC    PC    PC         482 82 (7d) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (034) ; write MR10 to register
    1     CRY0 r11 r00 PASS A                DATA  DATA  DATA       3ef ef (10)      e7.0     h11.1       REG.WRITE   LOAD.RR   READ.SWP  (035)
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (3ef)


044 0     CRY0 r09 r00 PASS D.AND.A          PC    PC    PC         0fe fe (01)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (044) load flags r09 & 1 (odd register)
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         0fd fd (02)      e7.0     h11.0       k11.0       e6.0      CONST     (045) r0 <- r09 & 2
    0     CRY0 r00 r09 PASS A.AND.B     CASE DATA  DATA  DATA       1c9 c9 (36)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (046) load flags r09 & 2
    0     CRY0 r00 r01 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.1       k11.2       e6.0      READ.SWP  (1c9) Turn M13 line 0 on

1cb 0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.1       k11.2       e6.0      READ.SWP  (1cb) Turn M13 line 0 off

    0     CRY0 r00 r03 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       k11.2       e6.0      READ.SWP  (1cd) Turn M13 line 1 on

1cf 0     CRY0 r00 r02 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       k11.2       e6.0      READ.SWP  (1cf) Turn M13 line 1 off


054 1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       77c 7c (83)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (054)
    0     CRY0 r00 r09 RAM  D                PC    PC    PC         482 82 (7d) JSR? e7.0     h11.0       k11.0       e6.0      READ.REG  (77c)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       044 44 (bb)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (77d) 044 from register

064 0     CRY0 r00 r15 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.1       F11.EN?     e6.0      READ.SWP  (064) F11 line 7 on

074 0     CRY0 r00 r14 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.1       F11.EN?     e6.0      READ.SWP  (074) F11 line 7 off

084 1 RLO CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         007 07 (f8)      e7.0     h11.0       k11.0       e6.0      CONST     (084)
    0     CRY0 r00 r01 RAM  D.AND.A          DATA  DATA  DATA       2e0 e0 (1f)      e7.0     h11.0       k11.0       e6.0      READ.REG  (085) reg & 7
    0     CRY0 r00 r06 RAM  NOT A AND B      PC    PC    PC         000 00 (ff)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (2e0) mask out r06
    0     CRY0 r01 r06 RAM  A.OR.B           DATA  DATA  DATA       101 01 (fe)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (2e1) or in reg & 7

094 0     CRY0 r06 r00 PASS NOT.D.AND.A      PC    PC    PC         007 07 (f8)      e7.0     h11.1       k11.0       LOAD.RR   READ.SWP  (094) 
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (095)



46

14b 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (14b)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3a0 a0 (5f)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (14c)
    0     CRY0 r00 r08 RAM  D                PC    PC    PC         636 36 (c9) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (3a0) r08 <- bus
    0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         00f 0f (f0)      e7.0     h11.0       k11.0       e6.0      CONST     (3a1) r0 <- f
    0     CRY0 r00 r08 RAM  A.AND.B          PC    PC    PC         633 33 (cc) JSR? e7.0     LOAD.NSWPR  k11.0       e6.0      BUS.READ  (3a2) r08 &= r0; swap <- data
    0     CRY0 r00 r03 RAM  D.AND.A          PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (3a3) r3 <- swapped & f
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (3a4) r04 <- read
    0     CRY0 r00 r00 PASS A.XOR.B          DATA  DATA  DATA  PUSH 44e 4e (b1)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (3a5) dispatch on r04 & c; flags 0
    0     CRY0 r04 r00 Q    A           CASE PC    PC    DATA       0ca ca (35)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3a6) (3aa, 3ab)
    0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       393 93 (6c)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3aa) *2
    0     CRY0 r04 r04 RAM  A+B              PC    PC    PC         024 24 (db)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (393) *2
    0     CRY0 r01 r05 RAM  A                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (394) r05 <- r01
    0     CRY0 r02 r07 RAM  A                DATA  DATA  DATA  PUSH 3a7 a7 (58)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (395) r07 <- r02; swap r8/r3
    0     CRY0 r00 r00 PASS A.EQV.B          DATA  DATA  DATA  PUSH 45e 5e (a1)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (396) dispatch on r04 & c; flags -1; ->397

3ab 0     CRY0 r03 r09 RAM  A                DATA  DATA  DATA  PUSH 3a8 a8 (57)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3ab) swap r8/r3 
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       397 97 (68)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3ac) -> 397

397 0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (397) P <- PC
    0     CRY0 r04 r00 PASS A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.SEQR READ.SWP  (398)
    0     CRY0 r09 r09 RAM  A.XOR.B          DATA  REG   DATA       202 02 (fd)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (399) r09 <- 0; RIR <- 0; disp REG

3a7 0     CRY0 r03 r09 RAM  A                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3a7)
    0     CRY0 r08 r03 RAM  A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3a8)
    0     CRY0 r09 r08 RAM  A                STACK STACK STACK POP  000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3a9)

4ea 0     CRY0 r00 r00 PASS NOT.D            PC    PC    PC         00e 0e (f1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (4ea) P <- PC
    1 RLO CRY0 r00 r00 RAM  D.EQV.A          PC    PC    PC         000 00 (ff)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.AHI  (4eb)
    1     CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (4ec)

45e 0     CRY0 r04 r00 PASS NOT.D.AND.A      PC    PC    PC         00c 0c (f3)      e7.0     h11.0       k11.0       LOAD.SEQR CONST     (45e)
    0     CRY0 r00 r04 RAM  Q                DATA  DATA  REG        1d0 d0 (2f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (45f)

4d9 0     CRY  r00 r05 RAM  B+0              PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (4d9) 
    0     CRY0 r03 r02 RAM  A+B              PC    PC    PC         000 00 (ff)      LOAD.FLR LOAD.WAR.HI k11.0       LOAD.RR   READ.SWP  (4da)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (4db)
    0     CRY  r00 r01 RAM  B+0              PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (4dc)
    0     CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4dd)

264 0     CRY0 r02 r05 RAM  A                DATA  REG   DATA       207 07 (f8)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (264) r05 <- r02

207 0     CRY1 r00 r00 PASS -A-1             PC    PC    PC         73e 3e (c1) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (207) 1
    0     CRY  r01 r05 RAM  A+B              DATA  DATA  DATA       238 38 (c7)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (208) A+B
    0     CRY0 r05 r07 RAM  A.OR.B           STACK STACK STACK POP  098 98 (67)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (238) r07 <- A + B

217 0     CRY1 r00 r00 PASS -A-1             PC    PC    PC         73e 3e (c1) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (217)
    0     CRY  r01 r05 RAM  B-A-1            DATA  DATA  DATA       238 38 (c7)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (218) B - A

227 0     CRY1 r00 r00 PASS -A-1             PC    PC    PC         73e 3e (c1) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (227)
    0     CRY  r01 r05 RAM  B-A-1            DATA  DATA  DATA       238 38 (c7)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (228)
    0     CRY0 r05 r07 RAM  A.OR.B           STACK STACK STACK POP  098 98 (67)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (238)

237 0     CRY0 r01 r05 RAM  A+0              PC    PC    PC         73e 3e (c1) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (237)
    0     CRY0 r05 r07 RAM  A.OR.B           STACK STACK STACK POP  098 98 (67)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (238)

247 0     CRY1 r00 r00 PASS -A-1             PC    PC    PC         73e 3e (c1) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (247)
    0     CRY  r01 r05 RAM  -A-1             DATA  DATA  DATA       238 38 (c7)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (248)
    0     CRY0 r05 r07 RAM  A.OR.B           STACK STACK STACK POP  098 98 (67)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (238)


202 0     CRY0 r00 r00 RAM  A.EQV.B          DATA  DATA  DATA       360 60 (9f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (202) r00 <- MINUS
    0     CRY0 r08 r07 RAM  A+B              DATA  DATA  DATA  PUSH 4d9 d9 (26)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (360) r07 += r08 (size), RR <- r07; flags; call 4d9 (r5/7 += r08, r1/2 += r03, load ARs)
    0     CRY0 r00 r00 Q    ZERO             DATA  DATA  DATA       3b4 b4 (4b)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (361) Q <- ZERO
    0     CRY0 r00 r07 RAM  ZERO             PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3b4) r07 <- ZERO
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3d2 d2 (2d)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3b5) bus start; swap
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         70e 0e (f1) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (3d2) r01 <- bus
    0     CRY0 r00 r06 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (3d3) disable F11.3
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.4       k11.0       e6.0      READ.SWP  (3d4) 
    0     CRY0 r00 r02 RAM  D                DATA  DATA  DATA  PUSH 264 64 (9b)      e7.0     h11.0       k11.0       e6.0      BUS.READ  (3d5) r02 <- bus; call 264 (op dispatch)
    0     CRY  r00 r00 RAM  A-B-1            PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3d6)
    0     CRY0 r00 r06 PASS A+Q              DATA  REG   DATA       209 09 (f6)      e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (3d7)

209 0     CRY0 r05 r00 PASS A                DATA  DATA  DATA       224 24 (db)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (209)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3af af (50)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (224)
    0     CRY0 r08 r08 RAM  A-1              PC    PC    PC         5cc cc (33) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (3af)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (3b0)
    0     CRY0 r03 r03 RAM  A-1         CASE PC    PC    DATA       0c2 c2 (3d)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (3b1)
    0     CRY0 r05 r00 PASS A           CASE PC    PC    DATA       0c6 c6 (39)      LOAD.FLR LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3b2)

3b3 0     CRY0 r01 r00 PASS A           CASE DATA  DATA  DATA       3c2 c2 (3d)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (3b3)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c6 c6 (39)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3c2)
    0     CRY0 r00 r01 RAM  ZERO             DATA  DATA  DATA       3d3 d3 (2c)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (3c6)

    0     CRY0 r00 r06 PASS A+Q              DATA  DATA  DATA       3d0 d0 (2f)      e7.0     h11.1       F11.EN?     e6.0      READ.SWP  (3b6)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3d0)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3d1) -> 3d2

212 0     CRY0 r00 r00 RAM  A.XOR.B          DATA  DATA  DATA       360 60 (9f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (212)
    0     CRY0 r08 r07 RAM  A+B              DATA  DATA  DATA  PUSH 4d9 d9 (26)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (360)
    0     CRY0 r00 r00 Q    ZERO             DATA  DATA  DATA       3b4 b4 (4b)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (361)
    0     CRY0 r00 r07 RAM  ZERO             PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3d2 d2 (2d)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3b5)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         70e 0e (f1) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (3d2)
    0     CRY0 r00 r06 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (3d3)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.4       k11.0       e6.0      READ.SWP  (3d4)
    0     CRY0 r00 r02 RAM  D                DATA  DATA  DATA  PUSH 264 64 (9b)      e7.0     h11.0       k11.0       e6.0      BUS.READ  (3d5)
    0     CRY  r00 r00 RAM  A-B-1            PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3d6)
    0     CRY0 r00 r06 PASS A+Q              DATA  REG   DATA       209 09 (f6)      e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (3d7)
219 0     CRY0 r05 r00 PASS A                DATA  DATA  DATA       224 24 (db)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (219)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3af af (50)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (224)
    0     CRY0 r08 r08 RAM  A-1              PC    PC    PC         5cc cc (33) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (3af)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (3b0)
    0     CRY0 r03 r03 RAM  A-1         CASE PC    PC    DATA       0c2 c2 (3d)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (3b1)
    0     CRY0 r05 r00 PASS A           CASE PC    PC    DATA       0c6 c6 (39)      LOAD.FLR LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3b2)
    0     CRY0 r00 r06 PASS A+Q              DATA  DATA  DATA       3d0 d0 (2f)      e7.0     h11.1       F11.EN?     e6.0      READ.SWP  (3b6)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3d0)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3d1)

222 0     CRY0 r00 r00 RAM  A.XOR.B          DATA  DATA  DATA       360 60 (9f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (222)
    0     CRY0 r08 r07 RAM  A+B              DATA  DATA  DATA  PUSH 4d9 d9 (26)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (360)
    0     CRY0 r00 r00 Q    ZERO             DATA  DATA  DATA       3b4 b4 (4b)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (361)
    0     CRY0 r00 r07 RAM  ZERO             PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3d2 d2 (2d)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3b5)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         70e 0e (f1) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (3d2)
    0     CRY0 r00 r06 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (3d3)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.4       k11.0       e6.0      READ.SWP  (3d4)
    0     CRY0 r00 r02 RAM  D                DATA  DATA  DATA  PUSH 264 64 (9b)      e7.0     h11.0       k11.0       e6.0      BUS.READ  (3d5)
    0     CRY  r00 r00 RAM  A-B-1            PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3d6)
    0     CRY0 r00 r06 PASS A+Q              DATA  REG   DATA       209 09 (f6)      e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (3d7)
229 0     CRY0 r08 r08 RAM  A-1              DATA  DATA  DATA       3b1 b1 (4e)      LOAD.FLR h11.5       k11.0       e6.0      READ.SWP  (229)
    0     CRY0 r03 r03 RAM  A-1         CASE PC    PC    DATA       0c2 c2 (3d)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (3b1)
    0     CRY0 r05 r00 PASS A           CASE PC    PC    DATA       0c6 c6 (39)      LOAD.FLR LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3b2)
    0     CRY0 r00 r06 PASS A+Q              DATA  DATA  DATA       3d0 d0 (2f)      e7.0     h11.1       F11.EN?     e6.0      READ.SWP  (3b6)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3d0)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3d1)

232 0     CRY0 r00 r00 RAM  A.EQV.B          DATA  DATA  DATA       360 60 (9f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (232)
    0     CRY0 r08 r07 RAM  A+B              DATA  DATA  DATA  PUSH 4d9 d9 (26)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (360)
    0     CRY0 r00 r00 Q    ZERO             DATA  DATA  DATA       3b4 b4 (4b)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (361)
    0     CRY0 r00 r07 RAM  ZERO             PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3d2 d2 (2d)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3b5)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         70e 0e (f1) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (3d2)
    0     CRY0 r00 r06 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (3d3)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.4       k11.0       e6.0      READ.SWP  (3d4)
    0     CRY0 r00 r02 RAM  D                DATA  DATA  DATA  PUSH 264 64 (9b)      e7.0     h11.0       k11.0       e6.0      BUS.READ  (3d5)
    0     CRY  r00 r00 RAM  A-B-1            PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3d6)
    0     CRY0 r00 r06 PASS A+Q              DATA  REG   DATA       209 09 (f6)      e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (3d7)
239 0     CRY0 r05 r00 PASS A                DATA  DATA  DATA       224 24 (db)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (239)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3af af (50)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (224)
    0     CRY0 r08 r08 RAM  A-1              PC    PC    PC         5cc cc (33) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (3af)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (3b0)
    0     CRY0 r03 r03 RAM  A-1         CASE PC    PC    DATA       0c2 c2 (3d)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (3b1)
    0     CRY0 r05 r00 PASS A           CASE PC    PC    DATA       0c6 c6 (39)      LOAD.FLR LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3b2)
    0     CRY0 r00 r06 PASS A+Q              DATA  DATA  DATA       3d0 d0 (2f)      e7.0     h11.1       F11.EN?     e6.0      READ.SWP  (3b6)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3d0)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3d1)

242 0     CRY0 r00 r00 RAM  A.XOR.B          DATA  DATA  DATA       360 60 (9f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (242)
    0     CRY0 r08 r07 RAM  A+B              DATA  DATA  DATA  PUSH 4d9 d9 (26)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (360)
    0     CRY0 r00 r00 Q    ZERO             DATA  DATA  DATA       3b4 b4 (4b)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (361)
    0     CRY0 r00 r07 RAM  ZERO             PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3d2 d2 (2d)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3b5)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         70e 0e (f1) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (3d2)
    0     CRY0 r00 r06 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (3d3)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.4       k11.0       e6.0      READ.SWP  (3d4)
    0     CRY0 r00 r02 RAM  D                DATA  DATA  DATA  PUSH 264 64 (9b)      e7.0     h11.0       k11.0       e6.0      BUS.READ  (3d5)
    0     CRY  r00 r00 RAM  A-B-1            PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3d6)
    0     CRY0 r00 r06 PASS A+Q              DATA  REG   DATA       209 09 (f6)      e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (3d7)
249 0     CRY0 r05 r00 PASS A                DATA  DATA  DATA       224 24 (db)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (249)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3af af (50)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (224)
    0     CRY0 r08 r08 RAM  A-1              PC    PC    PC         5cc cc (33) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (3af)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (3b0)
    0     CRY0 r03 r03 RAM  A-1         CASE PC    PC    DATA       0c2 c2 (3d)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (3b1)
    0     CRY0 r05 r00 PASS A           CASE PC    PC    DATA       0c6 c6 (39)      LOAD.FLR LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3b2)
    0     CRY0 r00 r06 PASS A+Q              DATA  DATA  DATA       3d0 d0 (2f)      e7.0     h11.1       F11.EN?     e6.0      READ.SWP  (3b6)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3d0)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3d1)

252 0     CRY0 r07 r00 PASS A                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (252)
    0     CRY0 r06 r06 RAM  NOT.D.AND.A      PC    PC    PC         0f7 f7 (08)      e7.0     h11.0       k11.0       e6.0      CONST     (253)
    0     CRY0 r08 r09 RAM  A-D-1            DATA  DATA  PC         190 90 (6f)      e7.0     h11.0       k11.0       e6.0      CONST     (254)
    0     CRY0 r08 r04 RAM  A                DATA  DATA  DATA  PUSH 1df df (20)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (195)
    0     CRY0 r00 r00 PASS A+Q              DATA  REG   DATA  PUSH 109 09 (f6)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (196)
159 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  POP  199 99 (66)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (159)
    0     CRY0 r08 r04 RAM  A                DATA  DATA  DATA  PUSH 569 69 (96)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (199)
    0     CRY0 r03 r09 RAM  D+A              DATA  DATA  PC         67f 7f (80)      e7.0     h11.0       k11.0       LOAD.MAR  CONST     (19a)
    0     CRY0 r03 r04 RAM  A                DATA  DATA  DATA  PUSH 010 10 (ef)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (67b)
    0     CRY0 r03 r04 RAM  A                DATA  DATA  DATA  PUSH 569 69 (96)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (67c)
    0     CRY0 r03 r04 RAM  A           CASE PC    PC    DATA       0ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (67d)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       516 16 (e9)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (67e)
    0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA  PUSH 523 23 (dc)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (516)
    0     CRY0 r00 r00 PASS A+Q              DATA  REG   DATA       008 08 (f7)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (517)
058 0     CRY0 r00 r06 PASS A+Q              DATA  DATA  DATA       64d 4d (b2)      e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (058)
    0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         090 90 (6f)      e7.0     h11.5       k11.0       e6.0      CONST     (64d)
    0     CRY0 r00 r07 RAM  NOT.D            PC    PC    PC         080 80 (7f)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  CONST     (64e)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       650 50 (af)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (64f)
    0     CRY0 r03 r02 RAM  A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (650)
    0     CRY0 r00 r04 RAM  ZERO             DATA  DATA  DATA       512 12 (ed)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (651)
    0     CRY0 r00 r09 RAM  A                DATA  DATA  DATA       05b 5b (a4)      e7.0     h11.1       k11.0       LOAD.RIR  READ.SWP  (512)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       016 16 (e9)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (05b)
    0     CRY0 r00 r00 Q    D                PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.REG  (016)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.0       k11.0       e6.0      READ.SWP  (017)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         73e 3e (c1) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (018)
    0     CRY0 r00 r06 PASS A+Q              DATA  DATA  DATA       096 96 (69)      e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (019)
    0     CRY0 r07 r09 RAM  A                DATA  DATA  DATA  PUSH 0f1 f1 (0e)      e7.0     h11.5       k11.0       LOAD.RIR  READ.SWP  (096)
    0     CRY0 r00 r00 PASS D+Q              PC    PC    PC         785 85 (7a) JSR? LOAD.FLR h11.0       k11.0       LOAD.RR   READ.REG  (097)
    0     CRY  r04 r04 RAM  A+0              DATA  DATA  DATA       4b9 b9 (46)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.SWP  (098)
    0     CRY0 r00 r02 RAM  B-1              DATA  DATA  DATA       514 14 (eb)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (4b9)
    0     CRY1 r00 r07 RAM  B+0         CASE PC    PC    DATA       0c2 c2 (3d)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (514)

262 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       252 52 (ad)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (262)
    0     CRY0 r07 r00 PASS A                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (252)
    0     CRY0 r06 r06 RAM  NOT.D.AND.A      PC    PC    PC         0f7 f7 (08)      e7.0     h11.0       k11.0       e6.0      CONST     (253)
    0     CRY0 r08 r09 RAM  A-D-1            DATA  DATA  PC         190 90 (6f)      e7.0     h11.0       k11.0       e6.0      CONST     (254)
    0     CRY0 r08 r04 RAM  A                DATA  DATA  DATA  PUSH 1df df (20)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (195)
    0     CRY0 r00 r00 PASS A+Q              DATA  REG   DATA  PUSH 109 09 (f6)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (196)
169 0     CRY0 r00 r00 PASS A+Q         CASE STACK STACK DATA  POP  0c9 c9 (36)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (169)


r08 = op size 1 (maybe swapped)
r03 = op size 2

r07/r05 = addr 1
r01/r02 = addr 2

292 1 RLO CRY1 r08 r08 RAM  A+0              DATA  DATA  DATA       766 66 (99)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (292) r08++
    0     CRY0 r00 r00 Q    D-1              DATA  DATA  DATA       700 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.REG  (766) Q <- AL - 1;
    0     CRY0 r07 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (700) RR <- r07 + q
    0     CRY1 r00 r07 RAM  Q+0              DATA  DATA  DATA       768 68 (97)      e7.0     h11.0       LOAD.WAR.LO e6.0      READ.SWP  (701) r07 = Q + 1
    0     CRY  r05 r00 PASS A+0              DATA  DATA  DATA       47a 7a (85)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (768) r05 += c;
    0     CRY0 r00 r05 RAM  ZERO             DATA  DATA  DATA  PUSH 4ef ef (10)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (47a) (MAR <- r07/r05; WAR <- r01/r02)
    0     CRY0 r03 r09 RAM  D+A              PC    PC    PC         07f 7f (80)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  CONST     (47b) swap ARs; r09 <- r03 + 0x80
    0     CRY0 r03 r04 RAM  A                DATA  DATA  DATA  PUSH 010 10 (ef)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (47c) read start; r04 <- r03 (copy to int level 8 registers)
    0     CRY1 r00 r08 RAM  B+0              DATA  DATA  DATA       418 18 (e7)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (47d) r08++; MAR <- WAR 
    0     CRY0 r00 r00 RAM  ZERO             DATA  DATA  DATA       41a 1a (e5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (418) r00 <- 0
    0     CRY0 r00 r01 RAM  ZERO             DATA  DATA  DATA       408 08 (f7)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (41a) r01 <- 0
408 0     CRY0 r03 r02 RAM  A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (408) r02 <- r03
    0     CRY0 r02 r09 RAM  D+A              PC    PC    PC         07f 7f (80)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (409) r09 <- 0x80 + r02
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       41c 1c (e3)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (40a) (nop)
    0     CRY0 r00 r00 Q    D                PC    PC    PC         785 85 (7a) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.REG  (41c) Q <- reg
    0     CRY0 r02 r00 PASS A-1         CASE PC    PC    DATA       0c9 c9 (36)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (41d) flags (r02 - 1) (419, 41b)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4a0 a0 (5f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (419) NZ (nop) -> 4a0

41b 0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (41b) Z
    0     CRY0 r02 r03 RAM  A-1              DATA  DATA  DATA  POP  408 08 (f7)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (41e) r3 <- r2 - 1; -> 408
41f 0     CRY0 r07 r00 PASS A-1              DATA  DATA  DATA       753 53 (ac)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (41f) (all Z) flags (r07 - 1)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         004 04 (fb)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (753) load CCR
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c9 c9 (36)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (754) r07 0?
    0     CRY0 r05 r00 PASS A                DATA  DATA  DATA       7b4 b4 (4b)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (759) No -> 7b4

75b 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5d4 d4 (2b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (75b) Yes
    0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA  PUSH 48e 8e (71)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (5d4) Load A with dest Ptr
5d5 0     CRY0 r00 r09 RAM  NOT.D            DATA  DATA  DATA       5ee ee (11)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (5d5) RIR <- e (P)
    0     CRY0 r00 r00 Q    NOT.D            DATA  DATA  DATA       39e 9e (61)      e7.0     h11.0       k11.0       e6.0      READ.CCR  (5ee) Q <- CCR
    1 RLO CRY0 r06 r00 PASS A                DATA  DATA  DATA       46c 6c (93)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (39e) flags (r06)
    1     CRY0 r00 r07 PASS D                DATA  DATA  DATA       3e3 e3 (1c)      e7.0     h11.0       F11.EN?     LOAD.RR   READ.REG  (46c) Forwards
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (3e3) p(hi)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c6 c6 (39)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (3e4) r06 neg?
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6) no, PC <- P

3e7 0     CRY0 r00 r00 PASS NOT.D.AND.Q      PC    PC    PC         020 20 (df)      LOAD.FLR h11.0       k11.0       LOAD.MAR  CONST     (3e7) yes 
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c9 c9 (36)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3e8)
    0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA       105 05 (fa)      e7.0     h11.0       k11.0       LOAD.RR   CONST     (3e9)

3eb 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3eb)


7b4 0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c5 c5 (3a)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7b4)
    0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA  PUSH 48e 8e (71)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (7b5) A with dest ptr
    0     CRY0 r00 r00 PASS D-1              DATA  DATA  DATA       7ab ab (54)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (7b6) RIR <- 3
    1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       79b 9b (64)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7ab) read
    0     CRY0 r00 r00 RAM  D                DATA  DATA  DATA       7d6 d6 (29)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.REG  (79b) db <- BL
7d6 0     CRY0 r00 r06 PASS A+Q              DATA  DATA  DATA  PUSH 5d9 d9 (26)      e7.0     h11.2       F11.EN?     e6.0      READ.SWP  (7d6) Write, dec r07 and loop
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  POP  5d5 d5 (2a)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7d7) -> 5d5

5d9 0     CRY0 r00 r07 RAM  B-1              PC    PC    PC         5cc cc (33) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (5d9)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (5da)
    0     CRY0 r00 r00 PASS A+Q         CASE STACK STACK DATA       0c5 c5 (3a)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5db)

7d5 0     CRY0 r00 r00 PASS A                DATA  DATA  DATA  POP  7d6 d6 (29)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (7d5)


On entry - r00 = 0 (?)


4a0 0     CRY0 r00 r00 LSHQ A                DATA  DATA  DATA  PUSH 4ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4a0) (some not zero)
    0     CRY  r04 r04 RAM  A+B         CASE DATA  DATA  DATA  PUSH 4ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4a1)
    0     CRY  r04 r04 RAM  A+B         CASE DATA  DATA  DATA  PUSH 4ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4a2)
    0     CRY  r04 r04 RAM  A+B         CASE DATA  DATA  DATA  PUSH 4ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4a3)
    0     CRY  r04 r04 RAM  A+B              PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (4a4)
    0     CRY0 r00 r00 PASS A+Q         CASE DATA  DATA  DATA  PUSH 4ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4a5)
    0     CRY  r04 r04 RAM  A+B         CASE DATA  DATA  DATA  PUSH 4ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4a6)
    0     CRY  r04 r04 RAM  A+B         CASE DATA  DATA  DATA  PUSH 4ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4a7)
    0     CRY  r04 r04 RAM  A+B         CASE PC    PC    DATA       0ca ca (35)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4a8)
    0     CRY1 r08 r00 RAM  B-A-1            DATA  DATA  DATA       420 20 (df)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (4aa)
    0     CRY  r04 r04 RAM  A+B         CASE PC    PC    DATA       0ca ca (35)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (420)
    0     CRY0 r04 r01 RAM  A.OR.B           DATA  DATA  DATA       4c3 c3 (3c)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (42a)

42b 0     CRY0 r08 r00 RAM  A+B              DATA  DATA  DATA       42a 2a (d5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (42b)

4ab 0     CRY0 r08 r00 RAM  A+B              DATA  DATA  DATA       420 20 (df)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (4ab)


    0     CRY0 r00 r02 RAM  B-1              PC    PC    PC         785 85 (7a) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (4c3)
    0     CRY0 r02 r09 RAM  D+A              PC    PC    PC         07f 7f (80)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (4c4)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c6 c6 (39)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4c5)
    0     CRY0 r00 r00 Q    D                DATA  DATA  DATA       4a0 a0 (5f)      e7.0     h11.0       k11.0       e6.0      READ.REG  (4c6) -> 4a0


4c7 0     CRY1 r00 r00 PASS D+A              PC    PC    PC         00a 0a (f5)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (4c7)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA  PUSH 0ca ca (35)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4c8)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       75c 5c (a3)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4c9)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  PUSH 7eb eb (14)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (75c)
    0     CRY0 r00 r07 RAM  B-1         CASE PC    PC    DATA       0c1 c1 (3e)      LOAD.FLR h11.0       F11.EN?     e6.0      READ.SWP  (75d)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c5 c5 (3a)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (751)
    0     CRY0 r00 r00 RAM  ZERO             DATA  DATA  DATA       41a 1a (e5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (755)


4ca 0     CRY0 r00 r00 RAM  A-D-1            STACK STACK STACK POP  0b7 b7 (48)      e7.0     h11.0       k11.0       e6.0      CONST     (4ca)
4cb 0     CRY0 r00 r00 RAM  A-D-1            STACK STACK STACK POP  0b0 b0 (4f)      e7.0     h11.0       k11.0       e6.0      CONST     (4cb)

753 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         004 04 (fb)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (753)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c9 c9 (36)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (754)
    0     CRY0 r05 r00 PASS A                DATA  DATA  DATA       7b4 b4 (4b)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (759)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c5 c5 (3a)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7b4)
    0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA  PUSH 48e 8e (71)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (7b5)
    0     CRY0 r00 r00 PASS D-1              DATA  DATA  DATA       7ab ab (54)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (7b6)
    1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       79b 9b (64)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7ab)
    0     CRY0 r00 r00 RAM  D                DATA  DATA  DATA       7d6 d6 (29)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.REG  (79b)
    0     CRY0 r00 r06 PASS A+Q              DATA  DATA  DATA  PUSH 5d9 d9 (26)      e7.0     h11.2       F11.EN?     e6.0      READ.SWP  (7d6)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  POP  5d5 d5 (2a)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7d7)
    0     CRY0 r00 r09 RAM  NOT.D            DATA  DATA  DATA       5ee ee (11)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (5d5)
    0     CRY0 r00 r00 Q    NOT.D            DATA  DATA  DATA       39e 9e (61)      e7.0     h11.0       k11.0       e6.0      READ.CCR  (5ee)
    1 RLO CRY0 r06 r00 PASS A                DATA  DATA  DATA       46c 6c (93)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (39e)
    1     CRY0 r00 r07 PASS D                DATA  DATA  DATA       3e3 e3 (1c)      e7.0     h11.0       F11.EN?     LOAD.RR   READ.REG  (46c)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (3e3)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c6 c6 (39)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (3e4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6)




4ef 0     CRY0 r02 r00 PASS A                PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       LOAD.RR   READ.SWP  (4ef)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (4f0)
    0     CRY0 r01 r00 PASS A                PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (4f1)
    0     CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4f2)

010 0     CRY0 r09 r04 RAMA B-1              PC    PC    PC         643 43 (bc) JSR? LOAD.FLR h11.0       k11.0       LOAD.RIR  READ.SWP  (010) RIR <- r09; r04--; flags
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (011) cycle end
    0     CRY0 r00 r00 PASS D                PC    PC    PC         74e 4e (b1) JSR? e7.0     h11.0       k11.0       LOAD.RR   BUS.READ  (012) RR <- bus
    0     CRY0 r00 r00 Q    D.OR.Q      CASE PC    PC    DATA       0ce ce (31)      e7.0     h11.0       REG.WRITE   e6.0      BUS.READ  (013) 
    0     CRY0 r00 r09 RAM  B-1              DATA  DATA  DATA       010 10 (ef)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (01e)
01f 0     CRY0 r00 r00 PASS Q                STACK STACK STACK POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (01f)

48e 0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         00f 0f (f0)      e7.0     h11.0       k11.0       e6.0      CONST     (48e)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4eb eb (14)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (48f)
    1 RLO CRY0 r00 r00 RAM  D.EQV.A          PC    PC    PC         000 00 (ff)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.AHI  (4eb)
    1     CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (4ec)





4ce 0     CRY1 r08 r00 LSHQ B-A-1            STACK STACK STACK POP  008 08 (f7)      LOAD.FLR h11.0       k11.0       LOAD.CCR  READ.SWP  (4ce)

4cf 0     CRY0 r08 r00 LSHQ A+B              STACK STACK STACK POP  008 08 (f7)      LOAD.FLR h11.0       k11.0       LOAD.CCR  READ.SWP  (4cf)

4ab 0     CRY0 r08 r00 RAM  A+B              DATA  DATA  DATA       420 20 (df)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (4ab)
    0     CRY  r04 r04 RAM  A+B         CASE PC    PC    DATA       0ca ca (35)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (420)
    0     CRY0 r04 r01 RAM  A.OR.B           DATA  DATA  DATA       4c3 c3 (3c)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (42a)
    0     CRY0 r00 r02 RAM  B-1              PC    PC    PC         785 85 (7a) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (4c3)
    0     CRY0 r02 r09 RAM  D+A              PC    PC    PC         07f 7f (80)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (4c4)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c6 c6 (39)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4c5)
    0     CRY0 r00 r00 Q    D                DATA  DATA  DATA       4a0 a0 (5f)      e7.0     h11.0       k11.0       e6.0      READ.REG  (4c6)

42b 0     CRY0 r08 r00 RAM  A+B              DATA  DATA  DATA       42a 2a (d5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (42b)
    0     CRY0 r04 r01 RAM  A.OR.B           DATA  DATA  DATA       4c3 c3 (3c)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (42a)
    0     CRY0 r00 r02 RAM  B-1              PC    PC    PC         785 85 (7a) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (4c3)
    0     CRY0 r02 r09 RAM  D+A              PC    PC    PC         07f 7f (80)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (4c4)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c6 c6 (39)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4c5)
    0     CRY0 r00 r00 Q    D                DATA  DATA  DATA       4a0 a0 (5f)      e7.0     h11.0       k11.0       e6.0      READ.REG  (4c6)

4c7 0     CRY1 r00 r00 PASS D+A              PC    PC    PC         00a 0a (f5)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (4c7)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA  PUSH 0ca ca (35)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4c8)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       75c 5c (a3)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4c9)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  PUSH 7eb eb (14)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (75c)
    0     CRY0 r00 r07 RAM  B-1         CASE PC    PC    DATA       0c1 c1 (3e)      LOAD.FLR h11.0       F11.EN?     e6.0      READ.SWP  (75d)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c5 c5 (3a)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (751)
    0     CRY0 r00 r00 RAM  ZERO             DATA  DATA  DATA       41a 1a (e5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (755)









47

1a0 0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (1a0) r0 <- f0
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (1a1) (nop)
    0     CRY0 r00 r00 Q    NOT.D            PC    PC    PC         0c0 c0 (3f)      e7.3     h11.5       k11.0       e6.0      CONST     (1a2) q <- c0
    0     CRY0 r00 r00 PASS D.AND.Q          PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.SEQR BUS.READ  (1a3) SEQR <- bus & c0
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (1a4) r04 <- bus
    0     CRY0 r04 r00 PASS A.AND.B          DATA  REG   DATA       70b 0b (f4)      LOAD.FLR h11.0       k11.0       LOAD.SEQR READ.SWP  (1a5) flags r04 & f0; jump seq; SEQR <- r4 & f0

47 00?? x

70b 0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (70b) (70d, 70f)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       7f6 f6 (09)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (70d) NZ H11.1
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (7f6) (nop)
    0     CRY0 r04 r00 PASS A                PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       LOAD.SEQR READ.SWP  (7f7) Bus start
    0     CRY0 r00 r00 PASS A+Q              DATA  REG   DATA       107 07 (f8)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7f8) dispatch

470x

70f 0     CRY0 r00 r00 RAM  NOT.A            DATA  DATA  DATA  PUSH 48c 8c (73)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (70f) (zero) r0 <- 0f; address arg
    0     CRY0 r04 r00 Q    A           CASE DATA  DATA  DATA       7cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (710) Q <- r04
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       51b 1b (e4)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cd) NZ (nop)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (51b) P <- PC
    0     CRY0 r00 r07 PASS B                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51c) (load ARs with args) -> 51d

7cf 0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       77a 7a (85)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cf) (zero) 
    0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       74c 4c (b3)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (77a)
    0     CRY0 r01 r05 RAM  A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (74c)
    0     CRY0 r02 r07 RAM  A                DATA  DATA  DATA       51a 1a (e5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (74d)
    0     CRY0 r00 r00 PASS A.EQV.B          DATA  DATA  DATA  PUSH 4cc cc (33)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (51a) (minus) address arg
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (51b)
    0     CRY0 r00 r07 PASS B                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51c) -> 51d load ARs

    0     CRY0 r00 r02 RAM  ZERO             DATA  REG   DATA       00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51d) RR <- 0

00a 0     CRY0 r00 r00 PASS A+Q              PC    PC    DATA       102 02 (fd)      e7.0     h11.1       k11.0       LOAD.CCR  READ.SWP  (00a) CCR <- RR
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (002) (nop)
    0     CRY0 r00 r02 RAM  NOT.D            DATA  DATA  DATA       680 80 (7f)      e7.3     h11.5       k11.0       e6.0      CONST     (003) r2 <- 7f
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         1be be (41) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (680) r0 <- bus
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (681) (nop)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (682) swap ARs
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         70e 0e (f1) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (683) r01 <- bus
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (684) (nop)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       587 87 (78)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (685) bus start
    0     CRY0 r02 r00 PASS D.XOR.A          PC    PC    PC         74e 4e (b1) JSR? LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (587) flags <- 7e ^ bus
    0     CRY0 r00 r02 RAM  D           CASE PC    PC    DATA       0c9 c9 (36)      e7.0     h11.0       k11.0       e6.0      BUS.READ  (588) r2 <- bus (589, 58b)
    0     CRY0 r02 r07 RAM  A                DATA  DATA  DATA       0d0 d0 (2f)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (589) r7 <- r2
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (0d0) (nop)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       031 31 (ce)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (0d1) bus start
    0     CRY0 r00 r03 RAM  D                PC    PC    PC         1be be (41) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (031) r3 <- bus
    0     CRY0 r03 r07 RAM  A+B              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (032) r7 += r3
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       0bd bd (42)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (033) bus start
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         1be be (41) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (0bd) r4 <- bus
    0     CRY0 r04 r07 RAM  A+B              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (0be) r7 += r4
    0     CRY0 r00 r09 RAM  ZERO             DATA  DATA  DATA       050 50 (af)      e7.3     h11.5       k11.0       LOAD.RIR  READ.SWP  (0bf) r9 <- 0; RIR <- r9
    0     CRY0 r07 r07 RAM  D+A              PC    PC    PC         74e 4e (b1) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (050) r7 += bus
    0     CRY0 r01 r05 RAM  D+A              DATA  DATA  DATA       022 22 (dd)      LOAD.FLR h11.0       k11.0       LOAD.RR   BUS.READ  (051) r5 <- r1 + bus; RR <- r5
    1 RLO CRY  r00 r04 RAM  A+B              DATA  DATA  DATA       553 53 (ac)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (022) r4 <- r0 + carry; reg write low
    0     CRY0 r04 r00 PASS A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (553) WAR(low) <- RR; RR <- r4
    1     CRY0 r02 r00 PASS A                DATA  DATA  DATA       5ae ae (51)      LOAD.FLR h11.0       REG.WRITE   e6.0      READ.SWP  (554) reg write (high); load flags r2
    0     CRY0 r03 r00 PASS A           CASE PC    PC    DATA       0c1 c1 (3e)      LOAD.FLR LOAD.WAR.HI k11.0       e6.0      READ.SWP  (5ae) (5a1, 5a3) flags r3, WAR(high) <- RR
    0     CRY0 r03 r00 PASS D.AND.A          PC    PC    PC         0fe fe (01)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (5a1) r3 & r0 -> 5a2

5a3 0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c9 c9 (36)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5a3) (zero) (5a9, 5ab)
5a9 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       10b 0b (f4)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (5a9) NZ (nop)
10b 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (10b) (nop)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (10c) bus start
    0     CRY0 r07 r07 RAM  D+A              PC    PC    PC         76e 6e (91) JSR? e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  BUS.READ  (10d) r7 += bus; swap
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       55c 5c (a3)      e7.0     h11.0       LOAD.DBR    LOAD.RR   BUS.READ  (10e) DBR <- bus
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       592 92 (6d)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (55c) 
    0     CRY0 r00 r03 RAM  B-1              PC    PC    PC         5cc cc (33) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (592) r03--
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c5 c5 (3a)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (593) (595, 597)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5a9 a9 (56)      e7.0     h11.4       k11.0       e6.0      READ.SWP  (595) -> 5a9

5ab 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         011 11 (ee)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (5ab)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       08b 8b (74)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5ac)
    0     CRY0 r00 r09 RAM  NOT.D            PC    PC    PC         00e 0e (f1)      e7.0     h11.1       k11.0       LOAD.RIR  CONST     (08b)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (08c)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       0a4 a4 (5b)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (08d)
    0     CRY0 r07 r07 RAM  D+A              PC    PC    PC         74e 4e (b1) JSR? LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (0a4)
    1 RLO CRY0 r00 r00 PASS ZERO        CASE PC    PC    DATA       0c1 c1 (3e)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (0a5) (0a1, 0a3)
    1 RLO CRY0 r00 r00 PASS A+Q              PC    PC    PC         009 09 (f6)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (0a1) -> 0a2

0a3 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       086 86 (79)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0a3) -> 086

0a2 1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4b4 b4 (4b)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (0a2)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (4b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3e6 e6 (19)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4b5) -> 3e6

597 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       08b 8b (74)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (597) -> 08b

5a2 0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5a2) (5ad, 5af)
    0     CRY0 r00 r09 RAM  D                DATA  DATA  DATA       0a1 a1 (5e)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (5ad) -> 0a1

5af 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5b4 b4 (4b)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (5af)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (5b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       532 32 (cd)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (5b5)
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         1be be (41) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (532)
    0     CRY0 r07 r07 RAM  D+A              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (533)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5b0 b0 (4f)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (534)
    0     CRY0 r01 r00 PASS D+A              PC    PC    PC         74e 4e (b1) JSR? LOAD.FLR h11.0       k11.0       LOAD.RR   BUS.READ  (5b0)
    0     CRY0 r07 r07 RAM  D+A              DATA  DATA  DATA       574 74 (8b)      e7.0     h11.0       LOAD.WAR.LO e6.0      BUS.READ  (5b1)
    0     CRY  r04 r00 PASS A+B              PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (574)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       540 40 (bf)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (575)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       570 70 (8f)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (540)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5f4 f4 (0b)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (570)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (5f4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       542 42 (bd)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (5f5)
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         1be be (41) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (542)
    0     CRY0 r00 r06 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (543) decrement mode
    0     CRY0 r02 r08 RAM  A                DATA  DATA  DATA       5a4 a4 (5b)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (544)
    0     CRY0 r02 r07 PASS A                PC    PC    PC         72e 2e (d1) JSR? LOAD.FLR h11.0       F11.EN?     e6.0      READ.SWP  (5a4) increment mode
    1 RLO CRY0 r00 r05 RAM  D           CASE DATA  DATA  DATA       5c0 c0 (3f)      e7.0     h11.0       k11.0       e6.0      BUS.READ  (5a5) (5c0, 5c1)
5c0 1     CRY0 r05 r05 RAM  D+A              DATA  DATA  DATA       04e 4e (b1)      LOAD.FLR h11.0       k11.0       e6.0      READ.REG  (5c0) r5 += reg low
    0     CRY  r04 r04 RAM  D+A              PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.REG  (04e) r4 += reg high + c
    0     CRY0 r00 r08 RAM  B-1              DATA  DATA  DATA       05e 5e (a1)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (04f) r8--
    1 RLO CRY0 r00 r00 PASS A+Q         CASE DATA  DATA  DATA       5c0 c0 (3f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (05e) (5c0, 5c1)

5c1 1     CRY1 r05 r05 RAM  A-D-1            DATA  DATA  DATA       05c 5c (a3)      LOAD.FLR h11.0       k11.0       e6.0      READ.REG  (5c1) r5 -= reg low
    0     CRY  r04 r04 RAM  A-D-1            PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.REG  (05c) r5 -= reg high - carry
    0     CRY1 r00 r08 RAM  B+0              PC    PC    PC         000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (05d) r8++
    1 RLO CRY0 r00 r00 PASS A+Q         CASE DATA  DATA  DATA       5c0 c0 (3f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (05e) (5c0, 5c1)

58b 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         0d1 d1 (2e)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (58b)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       086 86 (79)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (58c)
086 0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (086) r0 < f0
    0     CRY0 r00 r00 PASS NOT.D            PC    PC    PC         008 08 (f7)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (087) RIR <- 8 (Z)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       06c 6c (93)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (088) 
    1 RLO CRY0 r00 r00 PASS D.XOR.A          DATA  DATA  DATA       07c 7c (83)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.AHI  (06c)
    1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5e4 e4 (1b)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (07c) Z <- MAR
    0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA       02e 2e (d1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (5e4) RIR <- P
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4bd bd (42)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (02e)
    1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4b4 b4 (4b)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (4bd)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (4b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3e6 e6 (19)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4b5)
3e6 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6) AR <- P


48c 0     CRY0 r04 r00 PASS D.AND.A          PC    PC    PC         0f3 f3 (0c)      e7.0     h11.0       k11.0       LOAD.SEQR CONST     (48c)
    0     CRY0 r04 r00 PASS A                DATA  DATA  REG        590 90 (6f)      e7.0     h11.0       k11.0       LOAD.SEQR READ.SWP  (48d) (address arg)




471x

117 0     CRY0 r00 r08 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (117) r8 <- data
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       70f 0f (f0)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (118) (nop)
    0     CRY0 r00 r00 RAM  NOT.A            DATA  DATA  DATA  PUSH 48c 8c (73)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (70f) address arg
    0     CRY0 r04 r00 Q    A           CASE DATA  DATA  DATA       7cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (710)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       51b 1b (e4)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cd) -> 51b

7cf 0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       77a 7a (85)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cf)
    0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       74c 4c (b3)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (77a)
    0     CRY0 r01 r05 RAM  A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (74c)
    0     CRY0 r02 r07 RAM  A                DATA  DATA  DATA       51a 1a (e5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (74d)
    0     CRY0 r00 r00 PASS A.EQV.B          DATA  DATA  DATA  PUSH 4cc cc (33)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (51a) -> 51b

    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (51b) P <- PC
    0     CRY0 r00 r07 PASS B                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51c) load args
    0     CRY0 r00 r02 RAM  ZERO             DATA  REG   DATA       00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51d)

01a 0     CRY0 r00 r03 RAM  ZERO             DATA  DATA  DATA       68f 8f (70)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (01a)
    0     CRY0 r00 r05 RAM  NOT.D            PC    PC    PC         020 20 (df)      e7.0     h11.0       k11.0       e6.0      CONST     (68f)
    0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         07f 7f (80)      e7.0     h11.0       k11.0       e6.0      CONST     (690)
    0     CRY0 r00 r08 RAM  A.AND.B          DATA  DATA  DATA  PUSH 6ac ac (53)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (691)
    0     CRY0 r00 r01 RAM  Q           CASE PC    PC    DATA       0c5 c5 (3a)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (692)
    0     CRY0 r00 r07 RAM  ZERO             DATA  DATA  DATA  PUSH 6ac ac (53)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (695)
    0     CRY0 r00 r02 RAM  Q           CASE PC    PC    DATA       0c9 c9 (36)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (696)
    0     CRY1 r02 r01 PASS A-B-1            PC    PC    PC         000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (699)
    0     CRY0 r00 r03 RAM  B-1         CASE PC    PC    DATA       0cc cc (33)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (69a)
    0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA       694 94 (6b)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (69c)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       602 02 (fd)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (694)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       1d1 d1 (2e)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (602)
    0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (1d1)
    0     CRY0 r00 r00 PASS NOT.D            PC    PC    PC         006 06 (f9)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (1d2)
    1 RLO CRY0 r00 r00 PASS D.XOR.A          DATA  DATA  DATA       0a0 a0 (5f)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.AHI  (1d3)
    1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       087 87 (78)      e7.0     h11.0       REG.WRITE   LOAD.MAR  READ.SWP  (0a0)
    0     CRY0 r00 r00 PASS NOT.D            PC    PC    PC         008 08 (f7)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (087)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       06c 6c (93)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (088)
    1 RLO CRY0 r00 r00 PASS D.XOR.A          DATA  DATA  DATA       07c 7c (83)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.AHI  (06c)
    1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5e4 e4 (1b)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (07c)
    0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA       02e 2e (d1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (5e4)
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4bd bd (42)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (02e)
    1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4b4 b4 (4b)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (4bd)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (4b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3e6 e6 (19)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4b5)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6)


472x

127 0     CRY0 r00 r03 RAM  D                PC    PC    PC         636 36 (c9) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (127)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (128)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       117 17 (e8)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (129)

473x

137 0     CRY0 r00 r03 RAM  D                DATA  DATA  DATA       117 17 (e8)      e7.0     h11.0       k11.0       e6.0      BUS.READ  (137) r3 <- bus

474x

47

1a0 0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (1a0) r0 <- f0
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (1a1) (nop)
    0     CRY0 r00 r00 Q    NOT.D            PC    PC    PC         0c0 c0 (3f)      e7.3     h11.5       k11.0       e6.0      CONST     (1a2) q <- c0
    0     CRY0 r00 r00 PASS D.AND.Q          PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.SEQR BUS.READ  (1a3) SEQR <- bus & c0
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (1a4) r04 <- bus
    0     CRY0 r04 r00 PASS A.AND.B          DATA  REG   DATA       70b 0b (f4)      LOAD.FLR h11.0       k11.0       LOAD.SEQR READ.SWP  (1a5) flags r04 & f0; jump seq; SEQR <- r4 & f0


74b 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       081 81 (7e)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (74b)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (081)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (082)
    0     CRY0 r00 r03 RAM  D                DATA  DATA  DATA       7d8 d8 (27)      e7.0     h11.0       k11.0       e6.0      BUS.READ  (083) r3 <- bus read
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (7d8) 

    0     CRY0 r00 r00 RAM  NOT.A            DATA  DATA  DATA  PUSH 44e 4e (b1)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (7d9) r0 <- 0f; arg 1
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       710 10 (ef)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7da)
    0     CRY0 r04 r00 Q    A           CASE DATA  DATA  DATA       7cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (710) (7cd, 7cf)

7cf 0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       77a 7a (85)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cf)
    0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       74c 4c (b3)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (77a)
    0     CRY0 r01 r05 RAM  A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (74c)
    0     CRY0 r02 r07 RAM  A                DATA  DATA  DATA       51a 1a (e5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (74d)
    0     CRY0 r00 r00 PASS A.EQV.B          DATA  DATA  DATA  PUSH 4cc cc (33)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (51a)


    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (51b)
    0     CRY0 r00 r07 PASS B                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51c)
    0     CRY0 r00 r02 RAM  ZERO             DATA  REG   DATA       00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51d)


04a 0     CRY1 r00 r03 RAM  B+0              DATA  DATA  DATA       167 67 (98)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (04a)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (167)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4e6 e6 (19)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (168)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (4e6)
4e6 0     CRY0 r02 r02 RAM  D.OR.A           PC    PC    PC         626 26 (d9) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (4e7)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       63c 3c (c3)      e7.0     h11.0       LOAD.DBR    LOAD.RR   BUS.READ  (4e8)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       7a8 a8 (57)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (63c)
    0     CRY0 r03 r03 RAM  A-1              PC    PC    PC         5cc cc (33) JSR? LOAD.FLR h11.4       k11.0       e6.0      READ.SWP  (7a8)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (7a9)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4e5 e5 (1a)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (7ad)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.4       k11.0       e6.0      READ.SWP  (4e5) -> 4e6

7af 0     CRY0 r02 r00 PASS A                DATA  DATA  DATA       539 39 (c6)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (7af)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         011 11 (ee)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (539)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5e4 e4 (1b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (53a)
    0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA       02e 2e (d1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (5e4)
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4bd bd (42)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (02e)
    1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4b4 b4 (4b)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (4bd)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (4b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3e6 e6 (19)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4b5)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6)



475x

05a 0     CRY1 r00 r03 RAM  B+0              DATA  DATA  DATA       529 29 (d6)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (05a)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (529)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (52a)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         70e 0e (f1) JSR? e7.0     h11.1       k11.0       e6.0      READ.SWP  (52b)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         643 43 (bc) JSR? e7.0     h11.4       k11.0       e6.0      BUS.READ  (52c)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       55a 5a (a5)      e7.3     h11.0       k11.0       e6.0      READ.SWP  (52d)
    0     CRY0 r00 r00 PASS A+Q              DATA  REG   DATA       626 26 (d9) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (55a)





478x

78b 0     CRY0 r00 r00 PASS A+Q              DATA  REG   DATA       70c 0c (f3)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (78b)

78c 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       081 81 (7e)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (78c)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (081)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (082)
    0     CRY0 r00 r03 RAM  D                DATA  DATA  DATA       7d8 d8 (27)      e7.0     h11.0       k11.0       e6.0      BUS.READ  (083)
	
7d8 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (7d8)

    0     CRY0 r00 r00 RAM  NOT.A            DATA  DATA  DATA  PUSH 44e 4e (b1)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (7d9) dispatch on r04 & 0c (first arg)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       710 10 (ef)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7da)
    0     CRY0 r04 r00 Q    A           CASE DATA  DATA  DATA       7cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (710) (7cd, 7cf)


    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       51b 1b (e4)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cd)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (51b) p <- PC
    0     CRY0 r00 r07 PASS B                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51c) load ARs with pointers
    0     CRY0 r00 r02 RAM  ZERO             DATA  REG   DATA       00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51d)


7cf 0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       77a 7a (85)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cf)
    0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       74c 4c (b3)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (77a)
    0     CRY0 r01 r05 RAM  A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (74c)
    0     CRY0 r02 r07 RAM  A                DATA  DATA  DATA       51a 1a (e5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (74d)
    0     CRY0 r00 r00 PASS A.EQV.B          DATA  DATA  DATA  PUSH 4cc cc (33)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (51a)

    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (51b)
    0     CRY0 r00 r07 PASS B                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51c)
    0     CRY0 r00 r02 RAM  ZERO             DATA  REG   DATA       00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51d)






08a 0     CRY1 r00 r03 RAM  B+0              DATA  DATA  DATA       4f3 f3 (0c)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (08a)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (4f3)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (4f4)
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         70e 0e (f1) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (4f5)
    0     CRY0 r00 r03 RAM  B-1              PC    PC    PC         643 43 (bc) JSR? LOAD.FLR h11.4       k11.0       e6.0      READ.SWP  (4f6)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5ec ec (13)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (4f7)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         76e 6e (91) JSR? e7.0     h11.4       k11.0       e6.0      READ.SWP  (5ec)
    0     CRY1 r00 r00 PASS D-A-1       CASE PC    PC    DATA       0c9 c9 (36)      LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (5ed) (5e9, 5eb)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c5 c5 (3a)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5e9) NZ, (5e5, 5e7)
    0     CRY0 r00 r00 RAM  ZERO             PC    PC    DATA       001 01 (fe)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5e5) NZ r0 <- 0
    0     CRY1 r00 r00 RSH  B                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5e1) RSH r0 (carry in)
    0     CRY0 r00 r00 PASS NOT.A            PC    PC    PC         000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (5e2) flags ~r0
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         011 11 (ee)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (5e3) load CC
    0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA       02e 2e (d1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (5e4) 
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4bd bd (42)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (02e)
    1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4b4 b4 (4b)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (4bd)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (4b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3e6 e6 (19)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4b5)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6)







79c 0     CRY0 r00 r03 RAM  ZERO             DATA  DATA  DATA       7bd bd (42)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (79c) r03 <- 0
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (7bd)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (7be)
    0     CRY0 r00 r08 RAM  D                DATA  DATA  DATA       7d8 d8 (27)      e7.0     h11.0       k11.0       e6.0      BUS.READ  (7bf) r08 <- data bus -> 7d8
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (7d8) 
    0     CRY0 r00 r00 RAM  NOT.A            DATA  DATA  DATA  PUSH 44e 4e (b1)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (7d9) r0 <- 0f; arg 1
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       710 10 (ef)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7da)
    0     CRY0 r04 r00 Q    A           CASE DATA  DATA  DATA       7cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (710) (7cd, 7cf)

7cf 0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       77a 7a (85)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cf)
    0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       74c 4c (b3)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (77a)
    0     CRY0 r01 r05 RAM  A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (74c)
    0     CRY0 r02 r07 RAM  A                DATA  DATA  DATA       51a 1a (e5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (74d)
    0     CRY0 r00 r00 PASS A.EQV.B          DATA  DATA  DATA  PUSH 4cc cc (33)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (51a) arg2
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (51b)
    0     CRY0 r00 r07 PASS B                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51c)
    0     CRY0 r00 r02 RAM  ZERO             DATA  REG   DATA       00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51d)






09a 0     CRY1 r08 r03 RAM  A+0              DATA  DATA  DATA       43c 3c (c3)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (09a) r03 <- r08 + 1
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (43c) 
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       7e0 e0 (1f)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (43d) load read, swap AR
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         626 26 (d9) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (7e0) r1 <- bus
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (7e1) (nop)
    0     CRY0 r01 r00 PASS A                DATA  DATA  DATA       70c 0c (f3)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (7e2) write
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       7e9 e9 (16)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (70c) write
    0     CRY0 r03 r03 RAM  A-1              PC    PC    PC         5cc cc (33) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (7e9) r03--
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c1 c1 (3e)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (7ea) (7e1, 7e3)

7e3 0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA       02e 2e (d1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (7e3)
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4bd bd (42)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (02e)
    1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4b4 b4 (4b)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (4bd)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (4b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3e6 e6 (19)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4b5)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6)

The 47 9e 03 c0 04 is a memset of c0 to [x] 4 bytes selector 9, first operand literal, second operand register indexed, size 3 (+1) = 4, literal = c0, address = [x]




, 56, 57, 66, 67, 6E, 6F, 77, 7E, 7F, 86, 87, 96, 97, A0, A6, A7, B0, B6, B7, C6, C7, D6, D7, E0, E6, E7, F0, F6, F7








0a

50a 0     CRY0 r00 r09 RAM  NOT.D            DATA  DATA  DATA       43e 3e (c1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (50a) ; RIR <- 14 (P)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       20c 0c (f3)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (43e) ; RR <- Address Low
    1 RLO CRY0 r00 r00 RAM  D                PC    PC    PC         000 00 (ff)      e7.0     h11.0       REG.WRITE   e6.0      READ.AHI  (20c) ; Write P (low) at current level ; r01 <- Address High (raw)
    0     CRY0 r00 r00 PASS D.XOR.A          PC    PC    PC         00f 0f (f0)      e7.0     h11.0       k11.0       LOAD.RR   CONST     (20d) ; RR <- r0 ^ 0f (cooked)
    1     CRY0 r06 r00 RSH  A                PC    PC    PC         000 00 (ff)      e7.3     h11.0       REG.WRITE   e6.0      READ.SWP  (20e) ; Write P (high) at current level; r0 <- RSH r06
    0     CRY0 r00 r00 RSH  A                DATA  DATA  DATA       26b 6b (94)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (20f) ; RSH r0
    0     CRY0 r00 r00 RSH  A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (26b) ; RSH r0; JSR?5 785
    0     CRY0 r00 r00 RSH  NOT.D.AND.A      PC    PC    PC         01e 1e (e1)      e7.0     h11.0       k11.0       e6.0      CONST     (26c) ; RSH r0 & 1e
    0     CRY0 r09 r09 PASS A+B              DATA  DATA  DATA       278 78 (87)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (26d) ; RIR -> 12 (C)
    0     CRY0 r00 r01 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (278) ; r01 <- f0
    0     CRY0 r00 r02 RAM  NOT.D.AND.A      DATA  DATA  DATA       28d 8d (72)      e7.0     h11.0       k11.0       e6.0      READ.CCR  (279) ; r02 <- r0 & ~ccr (mask PTBR with sense switches?)
    1     CRY0 r02 r00 PASS A.OR.B           DATA  DATA  DATA       480 80 (7f)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (28d) ; RR <- r2 | R0; D13 <- RF high byte
    1 RLO CRY0 r00 r00 PASS D                DATA  DATA  DATA       484 84 (7b)      e7.0     h11.0       REG.WRITE   LOAD.ILR  READ.REG  (480) ; Write C (low); ILR <- C (high)
    1 RLO CRY0 r09 r00 PASS A                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (484) ; RIR <- 14 (P); D13 <- RF low byte (C still?)
    0     CRY0 r00 r03 RAM  D                DATA  DATA  DATA       490 90 (6f)      e7.0     LOAD.NSWPR  k11.0       LOAD.RR   READ.REG  (485) ; RR <- C (low byte); load swapper; r3 <- C (low byte)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         102 02 (fd)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (490) ; load CCR (load from RR)
    0     CRY0 r01 r00 RAM  D.AND.A          DATA  DATA  DATA       460 60 (9f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (491) ; r0 <- r1 & swapped C low byte (f0 & swap(C low))
    0     CRY0 r01 r06 RAM  NOT A AND B      PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (460) ; r6 &= ~r1 (0f)
    1 RLO CRY0 r00 r06 RAM  A.OR.B           PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (461) ; r6 |= r0; D13 <- RF low byte
    1     CRY0 r00 r00 PASS D                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (462) ; RR <- P (low byte); D13 <- RF high byte
    0     CRY0 r00 r00 PASS D                PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (463) ; Work AR low <- RR; RR <- P (high byte)
    0     CRY0 r03 r00 PASS A                PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       LOAD.PTBR READ.SWP  (464) ; Work AR high <- RR; PTBR <- r03
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (465) ; Load AR




F7

    1     CRY0 r07 r01 RAMA D                DATA  REG   REG        100 00 (ff)      e7.0     READ.START  k11.0       LOAD.SEQR READ.REG  (104) ; R01 <- AL
113 0     CRY1 r08 r00 PASS A+0              DATA  DATA  DATA       7ca ca (35)      e7.0     LOAD.NSWPR  k11.0       LOAD.RIR  READ.REG  (113) ; RIR <- 2 (B); Load Swap from AH
    1 RLO CRY0 r07 r07 RAM  A-1              DATA  DATA  DATA       7cc cc (33)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7ca) ; R07-- (F6)
    1     CRY0 r07 r03 RAMA D                DATA  DATA  DATA       7fc fc (03)      e7.0     h11.0       k11.0       LOAD.RIR  READ.REG  (7cc) ; r03 <- BL; RIR <- 6
    1 RLO CRY0 r00 r02 RAM  D                DATA  DATA  DATA       7ce ce (31)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (7fc) ; r02 <- BH; RR <- BH
    1     CRY0 r03 r05 RAMA D                DATA  DATA  DATA       50b 0b (f4)      e7.3     LOAD.WAR.HI k11.0       LOAD.RR   READ.REG  (7ce) ; Work AR High <- RR; r05 <- YL; RR <- r03
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO e6.0      READ.REG  (50b) ; Work AR Low <- RR; r04 <- YH
    0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA  PUSH 48e 8e (71)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (50c) ; RIR <- 8e (P); JSR save PC
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       7fe fe (01)      e7.0     LOAD.NSWPR  k11.0       LOAD.MAR  READ.SWP  (50d) ; Load Swap; Load MAR
    0     CRY0 r04 r00 PASS A                DATA  DATA  DATA       7bb bb (44)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (7fe) ; RR <- R04
    0     CRY0 r05 r00 PASS A                DATA  DATA  DATA       7e4 e4 (1b)      e7.0     LOAD.WAR.HI k11.0       LOAD.RR   READ.SWP  (7bb) ; Work AR High <- RR; RR <- r05
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         000 00 (ff)      e7.0     h11.1       LOAD.WAR.LO e6.0      READ.SWP  (7e4) ; Load AR Low; r00 <- swapper (AH)

7e5 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (7e5) ; (nop) JSR?3 643
    0     CRY0 r00 r01 Q    A.OR.B           PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (7e6) ; Swap ARs; Q <- r00 | r01
    0     CRY0 r01 r01 RAM  A-1              PC    PC    PC         76e 6e (91) JSR? LOAD.FLR h11.4       k11.0       e6.0      READ.SWP  (7e7) ; Load Flags; WAR++; r01--
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       02c 2c (d3)      e7.0     h11.0       LOAD.DBR    LOAD.RR   BUS.READ  (7e8) ; DBR <- Bus Read; RR <- Bus read
    0     CRY  r00 r00 RAM  A-1              DATA  DATA  DATA  PUSH 76c 6c (93)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (02c) ; call 76c; r0--

76c 0     CRY0 r00 r00 PASS Q                PC    PC    PC         5cc cc (33) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (76c)
    0     CRY0 r00 r00 PASS A+Q         CASE STACK STACK DATA       0c9 c9 (36)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (76d)

029 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  POP  79d 9d (62)      e7.0     READ.START  k11.0       e6.0      READ.SWP  (029)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       7e5 e5 (1a)      e7.0     INC.WAR     k11.0       e6.0      READ.SWP  (79d) -> 7e5

02b 0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA  POP  02e 2e (d1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (02b)
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4bd bd (42)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (02e)
    1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       4b4 b4 (4b)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (4bd)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (4b4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3e6 e6 (19)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (4b5)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6) PC <- P



	


68 - STX

131 0     CRY0 r00 r09 RAM  NOT.D            PC    PC    PC         004 04 (fb)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (131)
    1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       31a 1a (e5)      e7.3     h11.0       k11.0       e6.0      READ.SWP  (132)
    1 RLO CRY0 r00 r02 RAM  D                DATA  DATA  DATA       312 12 (ed)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.REG  (31a)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         000 00 (ff)      e7.0     h11.2       k11.0       e6.0      READ.REG  (312)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         6fc fc (03) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (313)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (314)
    0     CRY0 r01 r00 PASS A                PC    PC    PC         000 00 (ff)      LOAD.FLR h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (315)
    0     CRY0 r02 r00 PASS A                PC    PC    PC         000 00 (ff)      LOAD.FLR h11.2       k11.0       e6.0      READ.SWP  (316)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         6fc fc (03) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (317)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         013 13 (ec)      e7.3     h11.5       k11.0       LOAD.CCR  READ.SWP  (318)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (319)


1fb 0     CRY0 r07 r00 RAMA D                PC    PC    DATA       07f 7f (80)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (1fb)
    0     CRY0 r00 r02 RAM  NOT.D            DATA  DATA  PC         432 32 (cd) JSR? e7.0     h11.0       k11.0       e6.0      READ.CCR  (1ff)
    0     CRY0 r00 r02 PASS A.AND.B          PC    PC    PC         633 33 (cc) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (430)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c9 c9 (36)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (431)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      READ.AHI  (439)
    0     CRY0 r01 r01 RAM  D.XOR.A          PC    PC    DATA       00f 0f (f0)      e7.0     h11.0       k11.0       e6.0      CONST     (43a)
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         785 85 (7a) JSR? LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (43f)
    0     CRY0 r00 r03 RAM  D                DATA  DATA  DATA       3da da (25)      e7.0     h11.0       k11.0       e6.0      READ.ALO  (440)
    0     CRY0 r00 r03 PASS A+B         CASE PC    PC    DATA       0ce ce (31)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (3da)
    0     CRY  r01 r00 PASS A+0              DATA  DATA  DATA       2fb fb (04)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (3de)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (2fb)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (2fc)







105 0     CRY0 r00 r02 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (105) r2 <- f0; RIR <- f0 (A at level 15)
    0     CRY0 r02 r00 Q    D.AND.A          DATA  DATA  DATA       2f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      READ.MSR  (106) Q <- interrupt CL
    0     CRY0 r02 r07 PASS A.XOR.Q          PC    PC    PC         000 00 (ff)      LOAD.FLR h11.0       F11.EN?     e6.0      READ.SWP  (2f0) invert, store flags
    0 RLO CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (2f1) (2fd,2ff)
    0     CRY0 r02 r15 RAM  A                DATA  DATA  DATA       780 80 (7f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (2fd) ZERO - int level 15 already?; R15 <- f0
    0     CRY0 r00 r15 PASS ZERO             DATA  DATA  DATA       715 15 (ea)      LOAD.FLR h11.0       LOAD.WAR.LO e6.0      READ.SWP  (780) Flags(zero) -> 715; WAR.LO <- RR (from entry)

2ff 0     CRY0 r00 r13 PASS A+Q              DATA  DATA  DATA       2fe fe (01)      e7.0     h11.0       k11.2       e6.0      READ.SWP  (2ff) NZ - DMA control?
    0     CRY0 r00 r09 RAM  NOT.D            DATA  DATA  DATA       71e 1e (e1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (2fe) RIR <- e
    0     CRY0 r00 r08 PASS A+Q              DATA  DATA  DATA  PUSH 48e 8e (71)      e7.0     h11.0       k11.2       e6.0      READ.SWP  (71e) P <- PC; DMA control?
71f 0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         008 08 (f7)      e7.0     h11.0       k11.0       e6.0      CONST     (71f) r0 <- 8;
    0     CRY0 r00 r01 RAM  NOT.D            PC    PC    DATA       00a 0a (f5)      e7.0     h11.0       k11.0       e6.0      CONST     (720) r1 <- a;
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (72a) ?
    0     CRY0 r00 r00 PASS D.AND.A          DATA  DATA  DATA       73d 3d (c2)      LOAD.FLR h11.0       k11.0       e6.0      READ.MSR  (72b) Flags(MSR & r0) [8]
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       074 74 (8b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (73d) (734, 73c)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       714 14 (eb)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (734) ??cond (NOP)
	0     CRY0 r00 r15 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      LOAD.FLR h11.0       k11.2       e6.0      CONST     (714) -> 715 flags(f), r15 <- f; DMA control? 

73c 0     CRY0 r01 r02 RAM  D.AND.A     CASE PC    PC    DATA       0c5 c5 (3a)      LOAD.FLR h11.0       k11.0       e6.0      READ.SW2  (73c) ??cond r2 &= r1; Flags; (735, 737)

735 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       791 91 (6e)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (735) ??cond (NOP)
    0     CRY0 r00 r02 RAM  D                DATA  DATA  DATA  POP  7d4 d4 (2b)      e7.0     h11.0       k11.0       e6.0      CONST     (791) POP??? r02 <- d4
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       782 82 (7d)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7d4) (nop)
    0     CRY0 r00 r15 RAM  NOT.D            PC    PC    DATA       0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (782) r15 <- f0; -> 780

737 0     CRY0 r03 r03 RAM  A.EQV.B     CASE PC    PC    DATA       0c9 c9 (36)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (737) r3 <- MINUS; (739, 73b)
    0     CRY0 r04 r04 RAM  A.EQV.B          DATA  DATA  DATA  PUSH 1e1 e1 (1e)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (739) r4 <- MINUS; call 1e1
73a 0     CRY0 r01 r00 PASS D.AND.A          DATA  DATA  DATA       6fb fb (04)      LOAD.FLR h11.0       k11.0       e6.0      READ.SW2  (73a) flags(MSR & r1) [a]
    0     CRY0 r03 r03 RAM  A.EQV.B     CASE PC    PC    DATA       0c5 c5 (3a)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6fb) r3 <- MINUS; (6f5, 6f7)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       73a 3a (c5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6f5) -> 73a

73b 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       71f 1f (e0)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (73b) -> 71f

6f7 0     CRY0 r04 r04 RAM  A.EQV.B          DATA  DATA  DATA  PUSH 1e1 e1 (1e)      e7.0     LOAD.NSWPR  k11.0       e6.0      READ.CCR  (6f7) swp <- CCR
    0     CRY0 r02 r00 PASS A.AND.B          DATA  DATA  DATA       688 88 (77)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (6f8)
    0     CRY0 r00 r02 RAM  D           CASE PC    PC    DATA       0c9 c9 (36)      e7.0     h11.0       k11.0       e6.0      READ.MSR  (688)
    0     CRY0 r00 r09 PASS A+Q              DATA  DATA  DATA  PUSH 68e 8e (71)      e7.0     h11.0       k11.2       e6.0      READ.SWP  (689)
    0     CRY0 r00 r12 PASS A+Q              DATA  DATA  DATA       6f6 f6 (09)      e7.0     h11.0       k11.2       LOAD.MAR  READ.SWP  (68a)
    0     CRY0 r02 r00 PASS A                DATA  DATA  DATA       609 09 (f6)      e7.0     h11.1       k11.0       LOAD.ILR  READ.SWP  (6f6)
    0     CRY0 r00 r09 RAM  ZERO             PC    PC    PC         633 33 (cc) JSR? LOAD.FLR h11.0       k11.0       LOAD.RIR  READ.SWP  (609)
    0     CRY1 r09 r08 RAMA A+0              DATA  DATA  DATA  PUSH 103 03 (fc)      e7.3     h11.5       k11.0       LOAD.RR   READ.SWP  (60a)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (60b)


715 0     CRY0 r15 r00 RAM  NOT.D.AND.A      DATA  DATA  DATA       6bc bc (43)      e7.0     h11.0       k11.0       e6.0      READ.CCR  (715) r0 <- CCR & r15
    0     CRY0 r06 r14 RSH  A                DATA  DATA  DATA  PUSH 059 59 (a6)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6bc) r14 <- RSH r06; call 059
    0     CRY0 r15 r01 RAM  NOT.A            DATA  DATA  DATA       6ca ca (35)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6bd) r01 <- ~r15 (f)
    0     CRY0 r14 r01 RAM  A.AND.B          DATA  DATA  DATA       65a 5a (a5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6ca) r01 &= r14
    0     CRY0 r00 r01 PASS A.OR.B           PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (65a) RR <- r01 | r0
    0     CRY0 r00 r09 RSH  NOT.D            PC    PC    PC         01c 1c (e3)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (65b) r09 <- 0f; RIR <- c;
    1 RLO CRY0 r09 r00 PASS A                DATA  DATA  DATA  PUSH 48e 8e (71)      e7.0     h11.0       REG.WRITE   LOAD.RIR  READ.SWP  (65c) write REG (C), RIR <- e; P <- PC
    0     CRY0 r00 r00 RAM  D           CASE PC    PC    DATA       0c5 c5 (3a)      e7.0     h11.0       k11.0       e6.0      READ.MSR  (65d) flags(MSR); r0 <- MSR
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       6d5 d5 (2a)      e7.0     h11.0       k11.0       LOAD.ILR  READ.SW2  (655) ILR <- INR; -> 6d5

657 0     CRY0 r02 r00 PASS A                DATA  DATA  DATA       6d5 d5 (2a)      e7.0     h11.0       k11.0       LOAD.ILR  READ.SWP  (657) ILR <- r02; -> 6d5

6d5 0     CRY0 r00 r14 PASS A+Q              DATA  DATA  DATA  PUSH 68e 8e (71)      e7.0     h11.0       k11.2       e6.0      READ.SWP  (6d5)
    0     CRY0 r09 r09 RAM  A+B              DATA  DATA  DATA       6dc dc (23)      e7.0     h11.0       k11.2       LOAD.RIR  READ.SWP  (6d6)
    0     CRY0 r00 r00 PASS A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (6dc)
    1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       6ed ed (12)      e7.0     h11.0       REG.WRITE   LOAD.MAR  READ.SWP  (6dd)
    1 RLO CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (6ed)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (6ee)
    0     CRY0 r00 r06 RAM  NOT A AND B      PC    PC    PC         102 02 (fd)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (6ef)
    0     CRY0 r01 r00 PASS A                DATA  DATA  DATA       73f 3f (c0)      e7.0     h11.0       k11.0       LOAD.PTBR READ.SWP  (6f0)
    0     CRY0 r01 r01 LSH  A+B              DATA  DATA  DATA       654 54 (ab)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (73f)
    0     CRY0 r01 r01 LSH  A+B              DATA  DATA  DATA       6e5 e5 (1a)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (654)
    0     CRY0 r00 r01 RAM  A.AND.B          DATA  DATA  DATA       6e9 e9 (16)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6e5)
    0     CRY0 r01 r06 RAM  A.OR.B           DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6e9)



100 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC    PUSH 000 00 (ff)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (100)
    0     CRY0 r09 r09 RAM  A.XOR.B          PC    PC    PC         633 33 (cc) JSR? LOAD.FLR h11.0       k11.0       LOAD.RIR  READ.SWP  (101)
    0     CRY1 r09 r08 RAMA A+0              PC    PC    PC         77f 7f (80) JSR? e7.3     h11.5       k11.0       LOAD.RR   READ.SWP  (102)
    1 RLO CRY0 r00 r07 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     PROME       k11.0       LOAD.SEQR BUS.READ  (103)
    1     CRY0 r07 r01 RAMA D                DATA  REG   REG        100 00 (ff)      e7.0     h11.1       k11.0       LOAD.SEQR READ.REG  (104)


77f 0     CRY0 r00 r06 PASS A+Q         CASE PC    PC    DATA       7b5 b5 (4a)      e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (77f) ; backwards

775 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       796 96 (69)      e7.3     h11.0       k11.0       e6.0      READ.SWP  (775) ; bus start
    0     CRY  r02 r02 RAM  A+0              DATA  DATA  DATA       783 83 (7c)      e7.0     h11.0       k11.5       e6.0      READ.SWP  (796) ; r02++
    0     CRY0 r00 r00 Q    D                PC    PC    PC         7a6 a6 (59) JSR? e7.0     h11.0       k11.0       LOAD.RR   BUS.READ  (783) ; Q <- bus; RR <- bus
    1     CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)      e7.0     h11.5       REG.WRITE   e6.0      READ.SWP  (784) 
	
77d 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       044 44 (bb)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (77d) 
    0     CRY0 r09 r00 PASS D.AND.A          PC    PC    PC         0fe fe (01)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (044)
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         0fd fd (02)      e7.0     h11.0       k11.0       e6.0      CONST     (045)
    0     CRY0 r00 r09 PASS A.AND.B     CASE DATA  DATA  DATA       1c9 c9 (36)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (046)
    0     CRY0 r00 r01 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.1       k11.2       e6.0      READ.SWP  (1c9)
    0     CRY0 r00 r03 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       k11.2       e6.0      READ.SWP  (1cd)
1cb 0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.1       k11.2       e6.0      READ.SWP  (1cb)
1cf 0     CRY0 r00 r02 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       k11.2       e6.0      READ.SWP  (1cf)
7a6 0     CRY0 r00 r00 Q    NOT.D            DATA  DATA  DATA       007 07 (f8)      e7.0     h11.0       k11.0       e6.0      CONST     (7a6)
    0     CRY0 r00 r09 RAM  NOT.D            PC    PC    PC         0f8 f8 (07)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (007)
    0     CRY0 r00 r07 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       F11.EN?     LOAD.RR   READ.ALO  (008)
    0 RLO CRY0 r00 r00 RAM  D                DATA  DATA  DATA       197 97 (68)      e7.0     h11.0       REG.WRITE   LOAD.MAR  READ.AHI  (009)
    0     CRY0 r00 r00 PASS D.EQV.A          PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       LOAD.RR   CONST     (197)
    0     CRY0 r00 r00 PASS Q                DATA  DATA  DATA       105 05 (fa)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.SWP  (198)



5x


189 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       15b 5b (a4)      e7.0     LOAD.NSWPR  k11.0       e6.0      BUS.READ  (189)
    0     CRY0 r00 r07 RAM  D                PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (15b) r07 <- Swapped instruction
    0     CRY0 r00 r08 RAM  NOT.D            PC    PC    PC         0ee ee (11)      e7.3     h11.5       k11.0       e6.0      CONST     (15c) r08 <- ee
    0     CRY0 r00 r05 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     LOAD.NSWPR  k11.0       LOAD.RIR  BUS.READ  (15d) r05 <- s/d
    0     CRY0 r08 r04 RAM  D.AND.A          PC    PC    PC         3c1 c1 (3e) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (15e) r04 <- d/s low bit cleared; rir <- src
    1 RLO CRY0 r08 r05 PASS NOT A AND B      DATA  DATA  DATA       4e9 e9 (16)      e7.0     h11.1       k11.0       LOAD.SEQR READ.SWP  (15f) seqr <- low bits of nibbles (s/d order)
    1     CRY0 r00 r01 RAM  D                DATA  DATA  DATA       3c4 c4 (3b)      e7.0     h11.0       k11.0       e6.0      READ.REG  (4e9) r1 <- low src
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.REG  (3c4) r0 <- high src
    0     CRY0 r07 r00 PASS A                DATA  REG   REG        400 00 (ff)      e7.3     h11.5       k11.0       LOAD.SEQR READ.SWP  (3c5) 400(?)/410/401/411 (?) Seq Reg <- r07


(even, odd)
401 0     CRY0 r00 r00 PASS D                PC    PC    PC         636 36 (c9) JSR? e7.0     h11.1       k11.0       LOAD.RR   BUS.READ  (401) RR <- BUS
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (402) WAR hi <- RR
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (403) bus start
    0     CRY0 r00 r00 PASS D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       LOAD.RR   BUS.READ  (404) RR <- BUS
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3b8 b8 (47)      e7.0     h11.0       LOAD.WAR.LO e6.0      READ.SWP  (405) WAR lo <- RR
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3b8) swap ARs
    0     CRY0 r08 r09 RAM  A                DATA  DATA  DATA       2f4 f4 (0b)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (3b9) r9 <- r8 (ee)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         63b 3b (c4) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (2f4) 
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (2f5) bus start
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         7ae ae (51) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (2f6) r2 <- bus
    0     CRY0 r05 r09 RAM  A.AND.B          PC    PC    PC         63b 3b (c4) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (2f7) r9 <- d (even); RIR <- d
    0     CRY0 r00 r00 PASS A+Q              DATA  REG   DATA       406 06 (f9)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (2f8) bus start, swap
406 0     CRY0 r01 r00 PASS D+A              PC    PC    PC         77e 7e (81) JSR? LOAD.FLR h11.1       k11.0       LOAD.RR   BUS.READ  (406) rr <- bus + r01
    1 RLO CRY  r02 r00 PASS A+B              DATA  DATA  DATA       3c0 c0 (3f)      LOAD.FLR h11.0       REG.WRITE   LOAD.RR   READ.SWP  (407) write low; rr <- r02 + r00 + carry
    1     CRY0 r00 r00 PASS A+Q              STACK STACK STACK      09b 9b (64)      e7.0     h11.0       REG.WRITE   LOAD.CCR  READ.SWP  (3c0) write high; load CC.

(odd/even)
410 0     CRY0 r00 r02 RAM  D                DATA  DATA  DATA       363 63 (9c)      e7.0     h11.1       k11.0       e6.0      BUS.READ  (410)
    0     CRY0 r08 r09 RAM  A                PC    PC    PC         636 36 (c9) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (363)
    0     CRY0 r05 r09 RAM  A.AND.B          PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (364)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (365)
    0     CRY0 r00 r00 PASS A+Q              DATA  REG   DATA       466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (366)


(both odd)
411 0     CRY0 r08 r09 RAM  A                PC    PC    PC         636 36 (c9) JSR? e7.0     h11.1       k11.0       e6.0      READ.SWP  (411) r9 <- r8 (ee)
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (412) r2 <- bus (high)
    0     CRY0 r05 r09 RAM  A.AND.B          PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       LOAD.RIR  READ.SWP  (413) r9 <- dest stripped; rir <- dest
    0     CRY0 r01 r00 PASS D+A              PC    PC    PC         466 66 (99) JSR? LOAD.FLR h11.0       k11.0       LOAD.RR   BUS.READ  (414) RR <- r01 + bus
    1 RLO CRY  r02 r00 RAM  A+B              DATA  DATA  DATA       3bc bc (43)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (415) load low; RR <- r02 + r00 + carry
    1     CRY0 r00 r01 RAM  D                PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.REG  (3bc) load high; r01 <- read dest low
    0     CRY0 r00 r00 RAM  D                DATA  DATA  DATA       3b9 b9 (46)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.REG  (3bd) swap AR; r00 <- read dest high
    0     CRY0 r08 r09 RAM  A                DATA  DATA  DATA       2f4 f4 (0b)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (3b9) r9 <- r8
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         63b 3b (c4) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (2f4) 
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (2f5)
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         7ae ae (51) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (2f6)
    0     CRY0 r05 r09 RAM  A.AND.B          PC    PC    PC         63b 3b (c4) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (2f7)
    0     CRY0 r00 r00 PASS A+Q              DATA  REG   DATA       406 06 (f9)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (2f8)

416 0     CRY1 r01 r00 PASS D-A-1            PC    PC    PC         77e 7e (81) JSR? LOAD.FLR h11.1       k11.0       LOAD.RR   BUS.READ  (416)
    1 RLO CRY  r02 r00 PASS A-B-1            DATA  DATA  DATA       3c0 c0 (3f)      LOAD.FLR h11.0       REG.WRITE   LOAD.RR   READ.SWP  (417)
    1     CRY0 r00 r00 PASS A+Q              STACK STACK STACK      09b 9b (64)      e7.0     h11.0       REG.WRITE   LOAD.CCR  READ.SWP  (3c0)

456 0     CRY0 r00 r00 PASS D                PC    PC    PC         77e 7e (81) JSR? LOAD.FLR h11.1       k11.0       LOAD.RR   BUS.READ  (456)
    1 RLO CRY0 r02 r00 PASS A                DATA  DATA  DATA       30e 0e (f1)      LOAD.FLR h11.0       REG.WRITE   LOAD.RR   READ.SWP  (457)
    1     CRY0 r00 r00 PASS A+Q              STACK STACK STACK      013 13 (ec)      e7.0     h11.1       REG.WRITE   LOAD.CCR  READ.SWP  (30e)

476 0     CRY0 r00 r03 RAM  D                PC    PC    PC         78e 8e (71) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (476)
    0     CRY0 r00 r04 RAM  ZERO             DATA  DATA  DATA  PUSH 0fe fe (01)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (477)
    0     CRY0 r00 r08 RAM  Q                DATA  DATA  DATA  PUSH 0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (478)
    0     CRY0 r00 r07 RAM  Q                DATA  DATA  DATA       2c7 c7 (38)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (479)
    0     CRY0 r00 r01 RAM  A                DATA  DATA  DATA  PUSH 0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (2c7)
    0     CRY0 r00 r05 RAM  Q                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (2c8)
    0     CRY0 r04 r00 RAM  A                DATA  DATA  DATA       2d4 d4 (2b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (2c9)
    0     CRY0 r00 r04 RAM  ZERO             DATA  DATA  DATA  PUSH 0fe fe (01)      e7.0     LOAD.NSWPR  k11.0       e6.0      READ.SWP  (2d4)
    0     CRY0 r00 r03 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (2d5)
    0     CRY0 r03 r03 RAM  NOT.D.AND.A      PC    PC    PC         00e 0e (f1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (2d6)
    0     CRY0 r03 r03 RAM  D.OR.A           PC    PC    PC         03d 3d (c2)      e7.0     h11.0       k11.0       LOAD.CCR  CONST     (2d7)
    0     CRY0 r07 r07 RAM  A+Q              DATA  DATA  DATA       2e4 e4 (1b)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (2d8)
    0     CRY  r04 r05 PASS A+B              DATA  DATA  DATA  PUSH 3f8 f8 (07)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (2e4)
    1 RLO CRY0 r07 r00 PASS A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       REG.WRITE   LOAD.RR   READ.SWP  (2e5)
    1     CRY0 r00 r00 PASS A+Q              STACK STACK STACK      00b 0b (f4)      e7.0     h11.1       REG.WRITE   LOAD.CCR  READ.SWP  (2e6)


400 0     CRY0 r00 r05 RAM  ZERO             DATA  DATA  DATA       5b8 b8 (47)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (400)
    0     CRY0 r00 r02 RAM  NOT.D            PC    PC    PC         008 08 (f7)      e7.0     h11.1       k11.0       e6.0      CONST     (5b8)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (5b9)
    0     CRY0 r08 r04 RAM  A                PC    PC    PC         785 85 (7a)      e7.3     h11.0       k11.0       e6.0      READ.SWP  (5ba)
    0     CRY0 r00 r14 RAM  D                PC    PC    PC         73e 3e (c1) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (5bb)
    0     CRY0 r14 r14 Q    A+B              DATA  DATA  DATA       5a7 a7 (58)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (5bc)
    0     CRY0 r00 r09 RAM  NOT.D            PC    PC    PC         080 80 (7f)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (5a7)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       510 10 (ef)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5a8)
    0     CRY0 r00 r14 RAM  D                DATA  DATA  DATA       550 50 (af)      e7.0     h11.0       k11.0       e6.0      READ.REG  (510)
    0     CRY  r14 r14 PASS A+B              DATA  DATA  DATA       076 76 (89)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (550)
    0     CRY  r01 r01 RAM  A-B-1            PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (076)
    0     CRY0 r00 r04 RAM  B-1              DATA  DATA  DATA       5d6 d6 (29)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (077)
    0     CRY1 r01 r00 PASS -A-1        CASE PC    PC    DATA       0ce ce (31)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (5d6)
    0     CRY1 r09 r09 RAM  A+0              DATA  DATA  DATA       5a8 a8 (57)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (5de)
5df 0     CRY0 r08 r04 RAM  A                DATA  DATA  DATA       026 26 (d9)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5df)
    0     CRY0 r00 r09 RAM  NOT.D            PC    PC    PC         080 80 (7f)      e7.0     h11.0       k11.0       e6.0      CONST     (026)
    0     CRY0 r05 r01 RAM  NOT.A            DATA  DATA  DATA  PUSH 62c 2c (d3)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (027)
    0     CRY  r00 r00 Q    Q+0              DATA  DATA  DATA       5aa aa (55)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (028)
    0     CRY0 r00 r02 RAM  B-1              DATA  DATA  DATA       19e 9e (61)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (5aa)
    0     CRY0 r08 r04 RAM  A           CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (19e)
    0     CRY0 r00 r14 RAM  Q                DATA  DATA  DATA       5bc bc (43)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (19d)
19f 0     CRY0 r00 r00 PASS Q                DATA  DATA  DATA       5a0 a0 (5f)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (19f)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       1a8 a8 (57)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (5a0)
    0     CRY0 r00 r03 RAM  B-1              PC    PC    PC         5cc cc (33) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (1a8)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0ca ca (35)      e7.3     h11.0       k11.0       e6.0      READ.SWP  (1a9)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5b8 b8 (47)      e7.0     h11.5       k11.0       e6.0      READ.SWP  (1aa)
1ab 0     CRY0 r05 r00 PASS A                DATA  REG   DATA       600 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (1ab)

3c1 1 RLO CRY0 r07 r00 PASS A                DATA  DATA  DATA  POP  3ad ad (52)      e7.0     h11.0       k11.0       LOAD.SEQR READ.SWP  (3c1)
    1     CRY0 r05 r03 RAMA D                DATA  DATA  DATA       3ae ae (51)      LOAD.FLR h11.0       k11.0       LOAD.RIR  READ.REG  (3ad) r3 <- src lo
    1 RLO CRY0 r00 r02 RAM  D                DATA  REG   DATA       200 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.REG  (3ae) r2 <- src high


270 1     CRY0 r00 r01 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.REG  (270) r1 <- dest lo
    0     CRY0 r00 r00 RAM  D                DATA  DATA  DATA       477 77 (88)      e7.0     h11.0       k11.0       e6.0      READ.REG  (271) r0 <- dest high
    0     CRY0 r00 r04 RAM  ZERO             DATA  DATA  DATA  PUSH 0fe fe (01)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (477) r4 <- zero; call fe
    0     CRY0 r00 r08 RAM  Q                DATA  DATA  DATA  PUSH 0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (478) r8 <- Q; call f0;
    0     CRY0 r00 r07 RAM  Q                DATA  DATA  DATA       2c7 c7 (38)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (479) r7 <- Q;
    0     CRY0 r00 r01 RAM  A                DATA  DATA  DATA  PUSH 0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (2c7) r1 <- r0; call f0
    0     CRY0 r00 r05 RAM  Q                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (2c8) r5 <- Q
    0     CRY0 r04 r00 RAM  A                DATA  DATA  DATA       2d4 d4 (2b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (2c9) r0 <- r4
    0     CRY0 r00 r04 RAM  ZERO             DATA  DATA  DATA  PUSH 0fe fe (01)      e7.0     LOAD.NSWPR  k11.0       e6.0      READ.SWP  (2d4) r4 <- zero; swap s/d; call fe
    0     CRY0 r00 r03 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (2d5) r3 <- d
    0     CRY0 r03 r03 RAM  NOT.D.AND.A      PC    PC    PC         00e 0e (f1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (2d6) 16 bit
    0     CRY0 r03 r03 RAM  D.OR.A           PC    PC    PC         03d 3d (c2)      e7.0     h11.0       k11.0       LOAD.CCR  CONST     (2d7) next 16 bit
    0     CRY0 r07 r07 RAM  A+Q              DATA  DATA  DATA       2e4 e4 (1b)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (2d8)
    0     CRY  r04 r05 PASS A+B              DATA  DATA  DATA  PUSH 3f8 f8 (07)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.SWP  (2e4)
    1 RLO CRY0 r07 r00 PASS A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       REG.WRITE   LOAD.RR   READ.SWP  (2e5)
    1     CRY0 r00 r00 PASS A+Q              STACK STACK STACK      00b 0b (f4)      e7.0     h11.1       REG.WRITE   LOAD.CCR  READ.SWP  (2e6)

0fe 0     CRY0 r03 r00 Q    A                DATA  DATA  DATA       0f1 f1 (0e)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0fe)
    0     CRY0 r00 r14 RSHQ ZERO             PC    PC    PC         1d0 d0 (2f)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (0f1) 
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA  PUSH 037 37 (c8)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0f2) on carry out? (
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA  PUSH 037 37 (c8)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0f3)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA  PUSH 037 37 (c8)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0f4)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA  PUSH 037 37 (c8)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0f5)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       0f8 f8 (07)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0f6)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (0f8)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA  PUSH 037 37 (c8)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0f9)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA  PUSH 037 37 (c8)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0fa)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA  PUSH 037 37 (c8)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0fb)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       037 37 (c8)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (0fc)
    0     SH.3 r04 r04 RSHQ A+0              STACK STACK STACK POP  1c4 c4 (3b)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (0f7)
0ff 0     SH.3 r01 r04 RSHQ A+B              STACK STACK STACK POP  1c4 c4 (3b)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (0ff)

0f0 0     CRY0 r02 r00 Q    A                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (0f0)

3f8 1 RLO CRY  r00 r00 PASS A+0         CASE PC    PC    DATA       0c9 c9 (36)      LOAD.FLR h11.0       REG.WRITE   LOAD.RR   READ.SWP  (3f8)
    1     CRY0 r03 r09 RAM  A                DATA  DATA  DATA       3fd fd (02)      e7.0     h11.0       REG.WRITE   LOAD.RIR  READ.SWP  (3f9)
    0     CRY0 r08 r00 PASS A                STACK STACK STACK POP  000 00 (ff)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (3fd)
3fb 1     CRY0 r03 r09 RAM  A           CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       REG.WRITE   LOAD.RIR  READ.SWP  (3fb)







Instructions 50-55 (possibly not 55) and (spoiler alert for the future) 77 and 78 have additional CPU6 addressing mode based on the low bit in each nibble of the second (register) byte.
If the low bit in a nibble is 1, then there's an extended addressing mode. (note that there may also be a separate mode for when C and/or P is selected and the low bits are 0, but I haven't gone into the detail for this yet, the microcode seems valid but haven't traced it through).
Most Significant Nibble (MSN) even, Least Significant Nibble (LSN) odd: 2nd operand comes from the direct word following the register byte. Something like dest <- src + (direct), using 50 as the example.
MSN odd, LSN even: add literal word. Something like dest <- src + literal word.
Both odd: add indexed word. Something like dest += src(index).





1f8 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       180 80 (7f)      e7.0     LOAD.NSWPR  k11.0       e6.0      BUS.READ  (1f8)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       LOAD.SEQR READ.SWP  (180)
    0     CRY0 r00 r05 RAM  NOT.D            PC    PC    PC         00f 0f (f0)      e7.3     h11.5       k11.0       e6.0      CONST     (181)
    0     CRY0 r05 r04 RAM  D.AND.A          PC    PC    PC         466 66 (99) JSR? LOAD.FLR LOAD.NSWPR  k11.0       LOAD.RR   BUS.READ  (182)
    0     CRY0 r00 r09 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (183)
    1 RLO CRY0 r05 r05 RAM  A-1              DATA  REG   DATA       18a 8a (75) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (184) conditional jsr on RIR odd

18a 0     CRY0 r05 r09 RAM  A.AND.B          DATA  DATA  DATA  POP  0c4 c4 (3b)      LOAD.FLR h11.1       k11.0       LOAD.RIR  READ.SWP  (18a) strip low bit
    1 RLO CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (0c4)
    1     CRY0 r00 r03 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.REG  (0c5) r3 <- Read Low
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         636 36 (c9) JSR? e7.0     h11.1       k11.0       e6.0      READ.REG  (0c6) r2 <- Read High
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       LOAD.RR   BUS.READ  (0c7) RR <- bus; r0 <- bus
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c9 c9 (36)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (0c8) RIR 0?
    0     CRY0 r03 r00 PASS D+A              PC    PC    PC         466 66 (99) JSR? LOAD.FLR LOAD.WAR.HI k11.0       LOAD.RR   BUS.READ  (0c9) NZ - WAR hi <- RR; RR <- r3 + bus;
    0     CRY  r00 r02 PASS A+B              DATA  DATA  DATA       0fd fd (02)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (0ca) WAR lo <- RR; RR <- r2 + r0 + carry
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       0e7 e7 (18)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (0fd) -> e7

0cb 0     CRY0 r00 r00 PASS D                PC    PC    PC         466 66 (99) JSR? e7.0     LOAD.WAR.HI k11.0       LOAD.RR   BUS.READ  (0cb) Z - WAR hi <- RR; 
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       0e7 e7 (18)      e7.0     h11.0       LOAD.WAR.LO e6.0      READ.SWP  (0cc) -> e7


    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (0e7)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       46e 6e (91)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (0e8)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         63b 3b (c4) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (46e)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (46f)
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         7ae ae (51) JSR? e7.0     h11.1       k11.0       e6.0      BUS.READ  (470) r0 <- bus
    0     CRY0 r04 r00 PASS A                PC    PC    PC         63b 3b (c4) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (471)
    0     CRY0 r00 r00 PASS A+Q              DATA  REG   DATA  PUSH 20a 0a (f5)      e7.3     h11.0       k11.0       e6.0      READ.SWP  (472) -> call doer
    0     CRY0 r00 r06 PASS A+Q              PC    PC    PC         66c 6c (93) JSR? e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (473)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (474)
    0     CRY0 r00 r00 PASS A                DATA  DATA  DATA       3f3 f3 (0c)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (475)
    0     CRY0 r00 r07 PASS A+Q              PC    PC    PC         000 00 (ff)      e7.0     h11.2       F11.EN?     e6.0      READ.SWP  (3f3)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         66c 6c (93) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (3f4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.3     h11.0       k11.0       LOAD.MAR  READ.SWP  (3f5)

22a 0     CRY0 r04 r00 PASS A                PC    PC    PC         025 25 (da)      e7.0     h11.0       LOAD.DBR    LOAD.CCR  READ.SWP  (22a)
    0     CRY0 r04 r00 RAMA ZERO             STACK STACK STACK POP  000 00 (ff)      e7.0     h11.2       k11.0       LOAD.RR   READ.SWP  (22b)


32 FE instruction and family, changes addressing mode. If the 16 bit register is zero, then the EA is the word following, otherwise it's indexed on the 16 bit register.
The word at the EA is modified by the 3x operation. So 0x0192    32 FE will (I think) set the word at P(70F1) to 000E




466 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       667 67 (98)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (466)
    0     CRY0 r00 r06 PASS A+Q              PC    PC    PC         000 00 (ff)      e7.0     h11.0       F11.EN?     LOAD.MAR  READ.SWP  (667)
    0     CRY0 r00 r00 Q    NOT.D            PC    PC    PC         004 04 (fb)      e7.0     h11.0       k11.0       e6.0      CONST     (668)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       007 07 (f8)      e7.0     h11.5       k11.0       e6.0      READ.SWP  (669)
    0     CRY0 r00 r09 RAM  NOT.D            PC    PC    PC         0f8 f8 (07)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (007)
    0     CRY0 r00 r07 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       F11.EN?     LOAD.RR   READ.ALO  (008)
    0 RLO CRY0 r00 r00 RAM  D                DATA  DATA  DATA       197 97 (68)      e7.0     h11.0       REG.WRITE   LOAD.MAR  READ.AHI  (009)
    0     CRY0 r00 r00 PASS D.EQV.A          PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       LOAD.RR   CONST     (197)
    0     CRY0 r00 r00 PASS Q                DATA  DATA  DATA       105 05 (fa)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.SWP  (198)



F6 - IO read or write. 1 or 2 bytes from destination odd or even. Write or read from src odd or even. 2nd arg is 8 bit sign extend offset to MMIO address.
Does something strange with the page table it saves based on some condition that I don't know

5f6 0     CRY0 r00 r00 RAM  D                DATA  DATA  DATA       7f1 f1 (0e)      e7.0     h11.0       k11.0       e6.0      CONST     (5f6) r00 <- 0e
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (7f1) (nop)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (7f2) latch, PC++
    0     CRY0 r00 r09 RAM  D.AND.A          PC    PC    PC         636 36 (c9) JSR? e7.0     h11.1       k11.0       LOAD.RIR  BUS.READ  (7f3) start read RIR <- bus & 0xe; r09 <- RIR
    1 RLO CRY0 r00 r03 RAM  D                PC    PC    PC         633 33 (cc) JSR? e7.0     LOAD.NSWPR  k11.0       e6.0      BUS.READ  (7f4) swap <- bus; r03 <- bus
    1     CRY0 r00 r01 RAM  D                DATA  DATA  DATA       723 23 (dc)      e7.0     h11.0       k11.0       e6.0      READ.REG  (7f5) r01 <- reg low
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.REG  (723) r02 <- reg high; latch; PC++
    0     CRY0 r00 r00 PASS D                PC    PC    PC         466 66 (99) JSR? LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (724) FLR(bus)
    0     CRY0 r01 r01 RAM  D+A         CASE PC    PC    DATA       0c6 c6 (39)      LOAD.FLR h11.0       k11.0       LOAD.RR   BUS.READ  (725) (726, 727), r01 += bus; FLR(bus + r01)
    0     CRY  r02 r02 RAM  A+0              DATA  DATA  DATA       733 33 (cc)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (726) 
	
727 0     CRY  r02 r02 RAM  A-1              DATA  DATA  DATA       733 33 (cc)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (727)

    0     CRY0 r00 r09 RAM  D                DATA  DATA  DATA       627 27 (d8)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (733) WAR <- r02/r01
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  PUSH 770 70 (8f)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (627) swap ARs; call 770
    0     CRY0 r00 r09 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (628) RIR <- 09 
    0     CRY0 r00 r05 RAM  Q                PC    PC    PC         722 22 (dd) JSR? LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (629) r05 <- Q; odd? -> 722
    0     CRY1 r00 r09 RAM  D+0              DATA  DATA  DATA  PUSH 770 70 (8f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (62a) r09 <- swap+1; call 770
    0     CRY0 r00 r00 PASS Q                DATA  DATA  DATA       721 21 (de)      LOAD.FLR h11.0       k11.0       LOAD.MAR  READ.SWP  (62b) FLR(Q)
    0     CRY0 r05 r00 PASS A                DATA  DATA  DATA       713 13 (ec)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (721) FLR(r05) [chain 0]

722 0     CRY0 r00 r00 PASS Q                DATA  DATA  DATA  POP  713 13 (ec)      LOAD.FLR                         LOAD.MAR  READ.SWP  (722) FLR(Q)

    0     CRY0 r00 r00 PASS A+Q              STACK STACK STACK      013 13 (ec)      e7.0     h11.1       k11.0       LOAD.CCR  READ.SWP  (713) CCR <- FLR

770 0     CRY0 r00 r07 RAM  D           CASE PC    PC    DATA  PUSH 0e6 e6 (19)      e7.0     h11.0       k11.0       e6.0      READ.PG   (770) R07 <- page; (unknown condition 776, 777 (carry? overflow?)
    0     CRY0 r02 r00 PASS D.AND.A          PC    PC    PC         0f7 f7 (08)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (771) FLR(r02 & 08)?
    0     CRY0 r03 r00 PASS A           CASE PC    PC    DATA  PUSH 0c9 c9 (36)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (772) RIR <- r03 (zero 779, 77b)
    0     CRY0 r09 r00 PASS A                PC    PC    PC         732 32 (cd) JSR? e7.0     h11.0       PF.WRITE    LOAD.RIR  READ.SWP  (773) Set page; odd -> 732
    0     CRY1 r07 r01 RAMA B+0              DATA  DATA  DATA  PUSH 6a8 a8 (57)      LOAD.FLR h11.1       k11.0       LOAD.RR   READ.SWP  (774) r01 += 1; RR <- r07; call 6a8
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       796 96 (69)      e7.3     h11.0       k11.0       e6.0      READ.SWP  (775)
    0     CRY  r02 r02 RAM  A+0              DATA  DATA  DATA       783 83 (7c)      e7.0     h11.0       PF.WRITE    e6.0      READ.SWP  (796) write page
    0     CRY0 r00 r00 Q    D                PC    PC    PC         7a6 a6 (59) JSR? e7.0     h11.0       k11.0       LOAD.RR   BUS.READ  (783)
    1     CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)      e7.0     h11.5       REG.WRITE   e6.0      READ.SWP  (784)

776 0     CRY0 r07 r07 RAM  D.OR.A           STACK STACK STACK POP  07f 7f (80)      e7.0     h11.0       k11.0       e6.0      CONST     (776) r07 |= 0x80 inval page?
 
777 0     CRY0 r07 r07 RAM  D.AND.A          STACK STACK STACK POP  080 80 (7f)      e7.0     h11.0       k11.0       e6.0      CONST     (777) r07 &=7f

779 0     CRY0 r00 r00 PASS NOT.D            STACK STACK STACK POP  07f 7f (80)      e7.0     h11.0       k11.0       LOAD.RR   CONST     (779) RR <- 0x7f

77b 0     CRY0 r00 r00 PASS NOT.D            STACK STACK STACK POP  07e 7e (81)      e7.0     h11.0       k11.0       LOAD.RR   CONST     (77b) RR <- 0x7e

6a8 1 RLO CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6a8)

732 1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  POP  731 31 (ce)                                                 READ.SWP  (732)
    0     CRY0 r00 r00 Q    D                DATA  DATA  DATA       703 03 (fc)                           LOAD.DBR              READ.REG  (731)
    0     CRY1 r07 r01 RAMA B+0              DATA  DATA  DATA  PUSH 6a8 a8 (57)      LOAD.FLR WRITE.START             LOAD.RR   READ.SWP  (703)
    0     CRY  r02 r02 RAM  A+0              DATA  DATA  DATA       778 78 (87)      LATCH                                      READ.SWP  (704)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       788 88 (77)                           PF.WRITE              READ.SWP  (778)
    0     CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)               INC.MAR                           READ.SWP  (788)




7E/7F

190 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (190)
    0     CRY0 r00 r05 RAM  NOT.D            PC    PC    PC         00f 0f (f0)      e7.3     h11.5       k11.0       e6.0      CONST     (191) r5 <- f
    0     CRY0 r05 r04 RAM  D.AND.A          DATA  DATA  DATA       433 33 (cc)      e7.0     LOAD.NSWPR  k11.0       e6.0      BUS.READ  (192) r4 <- bus & f
    0     CRY0 r00 r09 RAM  NOT.D            PC    PC    PC         00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (433) RIR <- a (S); r9 <- a
    1 RLO CRY0 r00 r00 PASS A+Q              PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (434) 
    1     CRY0 r00 r00 PASS D                DATA  DATA  DATA       644 44 (bb)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (435) RR <- S lo
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       3ce ce (31)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (644) WAR lo <- RR; RR <- S hi
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       3ea ea (15)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (3ce) WAR hi <- RR
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  REG        280 80 (7f)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (3ea) swap MAR/WAR

28e 0     CRY0 r04 r09 RAM  D+A              DATA  DATA  DATA       3fc fc (03)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (28e) r9 <- high nibble + low nibble (?); RIR <- r9
    1     CRY0 r00 r06 PASS A+Q              DATA  DATA  DATA       2ce ce (31)      e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (3fc) backwards?
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       3fe fe (01)      e7.0     h11.5       LOAD.DBR    LOAD.RR   READ.REG  (2ce) 
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       29d 9d (62)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (3fe)
    0     CRY0 r00 r09 RAM  B-1              PC    PC    PC         66c 6c (93) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (29d)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.0       k11.0       e6.0      READ.SWP  (29e)
    0     CRY0 r00 r04 RAM  B-1              DATA  DATA  DATA       2cd cd (32)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (29f)
    1     CRY0 r00 r06 PASS A+Q         CASE PC    PC    DATA       0ce ce (31)      e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (2cd) (2ce, 2cf)
2cf 0     CRY0 r00 r07 PASS NOT.D            DATA  DATA  PC         2aa aa (55)      e7.0     h11.0       F11.EN?     LOAD.RIR  CONST     (2cf)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (2a0)
    1 RLO CRY0 r05 r00 PASS D.EQV.A          DATA  DATA  DATA       3fa fa (05)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.AHI  (2a1)
    1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       REG.WRITE   LOAD.MAR  READ.SWP  (3fa)

28f 0     CRY0 r00 r09 RAM  D                DATA  DATA  DATA       266 66 (99)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (28f)
    0     CRY0 r09 r04 RAMA B-1              PC    PC    PC         63b 3b (c4) JSR? LOAD.FLR h11.0       k11.0       LOAD.RIR  READ.SWP  (266)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (267)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         1d6 d6 (29) JSR? e7.0     h11.0       k11.0       LOAD.RR   BUS.READ  (268)
    1     CRY1 r00 r09 RAM  B+0         CASE PC    PC    DATA       0ce ce (31)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (269)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       266 66 (99)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (26e)
26f 0     CRY0 r00 r00 RAM  NOT.D            DATA  DATA  PC         2aa aa (55)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (26f)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (2a0)
    1 RLO CRY0 r05 r00 PASS D.EQV.A          DATA  DATA  DATA       3fa fa (05)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.AHI  (2a1)
    1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       REG.WRITE   LOAD.MAR  READ.SWP  (3fa)

7E 81 is a multi-register push onto the stack. The 1 is the number of 8 bit registers - 1 to push. The 8 is the last register to push. So in this case the operation pushes 16 bit Z onto the stack.
7F is the opposite (pop). Same format, but the 8 would now be the first 8 bit register to pop from the stack

66

1b7 0     CRY1 r08 r08 RAM  A+B              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (1b7) r08 <- 3
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         00f 0f (f0)      e7.3     h11.5       k11.0       e6.0      CONST     (1b8) r2 <- f0
    0     CRY1 r08 r00 PASS A+0              DATA  DATA  DATA       687 87 (78)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (1b9) RIR <- 4
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       6f9 f9 (06)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (687) RR <- ALo
    1 RLO CRY0 r02 r02 RAM  D.XOR.A          DATA  DATA  DATA       70a 0a (f5)      e7.0     h11.0       k11.0       e6.0      READ.AHI  (6f9) r02 <- AHi
    1     CRY0 r00 r01 RAM  D                DATA  DATA  DATA       6e2 e2 (1d)      e7.0     h11.0       k11.0       e6.0      READ.REG  (70a) r01 <- Reg low
    1 RLO CRY0 r02 r02 RAMA D                DATA  DATA  DATA       047 47 (b8)      e7.0     h11.0       REG.WRITE   LOAD.RR   READ.REG  (6e2) X <- PC Reg Write low; RR <- r02; r02 <- Reg high
    1     CRY0 r00 r00 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       REG.WRITE   e6.0      BUS.READ  (047) X <- PC; Reg Write; Read byte r0
    0     CRY0 r00 r03 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.MSR  (048) r3 <- MSR
    0     CRY0 r06 r00 Q    A                DATA  DATA  DATA       671 71 (8e)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (049) Q <- r06
    0     CRY0 r04 r04 LSHQ A                DATA  DATA  DATA       6b1 b1 (4e)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (671) LSH (r4/Q) 
    0     CRY0 r04 r04 LSHQ A                DATA  DATA  DATA       6c2 c2 (3d)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6b1) LSH (r4/Q)
    0     CRY0 r04 r04 LSHQ A                DATA  DATA  DATA       606 06 (f9)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6c2) LSH (r4/Q)
    0     CRY0 r04 r04 LSHQ NOT.D.AND.A      PC    PC    PC         007 07 (f8)      e7.0     h11.0       k11.0       e6.0      CONST     (606) LSH (r4/Q) masked
    0     CRY0 r00 r05 RAM  NOT.D            DATA  DATA  DATA       6d7 d7 (28)      e7.0     h11.0       k11.0       e6.0      READ.CCR  (607) r05 <- CCR
    0     CRY0 r05 r05 RAM  NOT.D.AND.A      PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (6d7) mask out dip switches
    0     CRY0 r04 r05 RAM  A.OR.B           PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (6d8) r4 to r5
    0     CRY0 r00 r09 RAM  NOT.D            PC    PC    PC         00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (6d9) 10 = S
    1 RLO CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       6c4 c4 (3b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (6da)  
    1     CRY0 r00 r07 RAM  D-1              DATA  DATA  DATA       6c6 c6 (39)      LOAD.FLR h11.0       k11.0       LOAD.RR   READ.REG  (6c4)
    0     CRY  r00 r08 RAM  D-1              DATA  DATA  DATA       6c8 c8 (37)      e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (6c6)
    0     CRY0 r00 r00 PASS A.XOR.B          DATA  DATA  DATA       677 77 (88)      e7.0     LOAD.WAR.HI k11.0       LOAD.RR   READ.SWP  (6c8)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         102 02 (fd)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (677)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (678)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       617 17 (e8)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (679)
    0     CRY0 r05 r00 PASS A                DATA  DATA  DATA  PUSH 6bb bb (44)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (617) Push CCR
    0     CRY0 r03 r00 PASS A                DATA  DATA  DATA  PUSH 6bb bb (44)      e7.0     h11.5       LOAD.DBR    LOAD.RR   READ.SWP  (618) Push MSR
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.0     h11.5       k11.0       e6.0      READ.SWP  (619) 
    0     CRY0 r01 r00 PASS A                DATA  DATA  DATA  PUSH 6bb bb (44)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (61a) Push X
    0     CRY0 r02 r00 PASS A                DATA  DATA  DATA  PUSH 6bb bb (44)      e7.0     h11.5       LOAD.DBR    LOAD.RR   READ.SWP  (61b) Push X
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.0     h11.5       k11.0       e6.0      READ.SWP  (61c) 
    0     CRY0 r00 r00 PASS A                DATA  DATA  DATA  PUSH 6bb bb (44)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (61d) Push arg
    0     CRY0 r09 r01 RAMA D                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       LOAD.RIR  READ.ALO  (61e) S
    0     CRY0 r01 r02 RAMA D                PC    PC    PC         000 00 (ff)      e7.0     h11.0       k11.0       LOAD.RR   READ.AHI  (61f)
    1 RLO CRY0 r02 r00 PASS D.EQV.A          PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       REG.WRITE   LOAD.RR   CONST     (620) S <- SP
    1     CRY0 r00 r00 PASS NOT.D            PC    PC    PC         001 01 (fe)      e7.0     h11.0       REG.WRITE   LOAD.RR   CONST     (621) 
    0     CRY0 r00 r00 PASS NOT.D            PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       LOAD.RR   CONST     (622) 01
    0     CRY0 r06 r06 RAM  D.AND.A          PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (623) mask out PTBR
    0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA       616 16 (e9)      e7.0     h11.0       LOAD.WAR.LO LOAD.PTBR READ.SWP  (624) PTBR <- 0; PC low <-0
    0     CRY0 r00 r07 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       F11.EN?     LOAD.MAR  READ.SWP  (616) 

6bb 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       6cc cc (33)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (6bb)
    0     CRY0 r00 r06 PASS A+Q              PC    PC    PC         09c 9c (63) JSR? e7.0     h11.0       F11.EN?     e6.0      READ.SWP  (6cc)
    0     CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)      e7.3     h11.0       k11.0       e6.0      READ.SWP  (6cd)


67



1b0 0     CRY0 r09 r09 RAM  A.XOR.B          PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (1b0) RIR <- 0
    0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         0c0 c0 (3f)      LATCH    INC.MAR     k11.0       e6.0      CONST     (1b1) r00 <- 0xc0; latch; inc MAR
    0     CRY0 r00 r00 PASS D.AND.A          PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       LOAD.SEQR BUS.READ  (1b2) seq AR <- bus & c0
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (1b3) r04 <- bus
    1     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         0f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (1b4) r00 <- 0xf0
    1 RLO CRY0 r04 r08 RAMA D                DATA  REG   DATA       709 09 (f6)      e7.0     h11.0       k11.0       LOAD.SEQR READ.REG  (1b5) r08 <- reg; seq AR <- r04; dispatch on 2nd byte & c0


67 [0-3]x

709 0     CRY0 r00 r03 RAM  D                DATA  DATA  DATA       70f 0f (f0)      e7.0     h11.0       k11.0       e6.0      READ.REG  (709)
    0     CRY0 r00 r00 RAM  NOT.A            DATA  DATA  DATA  PUSH 48c 8c (73)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (70f) r0 <- ~r0 (0f); arg 1
    0     CRY0 r04 r00 Q    A           CASE DATA  DATA  DATA       7cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (710) Q <- r04

    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       51b 1b (e4)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cd) -> 51b

7cf 0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       77a 7a (85)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cf) << 1
    0     CRY0 r04 r04 RAM  A+B              DATA  DATA  DATA       74c 4c (b3)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (77a) << 1
    0     CRY0 r02 r07 RAM  A                DATA  DATA  DATA       51a 1a (e5)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (74d) 
    0     CRY0 r00 r00 PASS A.EQV.B          DATA  DATA  DATA  PUSH 4cc cc (33)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (51a) flags(minus); arg2; -> 51b

    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (51b)
    0     CRY0 r00 r07 PASS B                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51c)
    0     CRY0 r00 r02 RAM  ZERO             DATA  REG   DATA       00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51d) r02 <- 0; dispatch [0-3]




67 [4-7]x

749 0     CRY0 r00 r03 RAM  D                DATA  DATA  DATA       7d9 d9 (26)      e7.0     h11.0       k11.0       e6.0      READ.REG  (749)
    0     CRY0 r00 r00 RAM  NOT.A            DATA  DATA  DATA  PUSH 44e 4e (b1)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (7d9)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       710 10 (ef)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7da)
    0     CRY0 r04 r00 Q    A           CASE DATA  DATA  DATA       7cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (710)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       51b 1b (e4)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cd)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (51b)
    0     CRY0 r00 r07 PASS B                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51c)
    0     CRY0 r00 r02 RAM  ZERO             DATA  REG   DATA       00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51d) r02 <- 0; dispatch [0-3]

67 [8-b]x

789 0     CRY0 r00 r08 RAM  D                DATA  REG   DATA       70a 0a (f5)      e7.0     h11.0       k11.0       e6.0      READ.REG  (789)
78a 0     CRY0 r08 r03 RAM  A                DATA  DATA  DATA       7d9 d9 (26)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (78a)

    0     CRY0 r00 r00 RAM  NOT.A            DATA  DATA  DATA  PUSH 44e 4e (b1)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (7d9)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       710 10 (ef)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7da)
    0     CRY0 r04 r00 Q    A           CASE DATA  DATA  DATA       7cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (710)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       51b 1b (e4)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cd)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (51b)
    0     CRY0 r00 r07 PASS B                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51c)

79a 0     CRY0 r00 r03 RAM  ZERO             DATA  DATA  DATA       7d9 d9 (26)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (79a)

    0     CRY0 r00 r00 RAM  NOT.A            DATA  DATA  DATA  PUSH 44e 4e (b1)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (7d9)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       710 10 (ef)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7da)
    0     CRY0 r04 r00 Q    A           CASE DATA  DATA  DATA       7cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (710)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       51b 1b (e4)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7cd)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA  PUSH 4ea ea (15)      e7.0     h11.0       k11.0       LOAD.RR   READ.ALO  (51b)
    0     CRY0 r00 r07 PASS B                DATA  DATA  DATA  PUSH 4ee ee (11)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51c)
    0     CRY0 r00 r02 RAM  ZERO             DATA  REG   DATA       00a 0a (f5)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (51d)



7c9 0     CRY0 r00 r00 PASS ZERO             DATA  DATA  DATA       105 05 (fa)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (7c9)


(dispatch)

48c 0     CRY0 r04 r00 PASS D.AND.A          PC    PC    PC         0f3 f3 (0c)      e7.0     h11.0       k11.0       LOAD.SEQR CONST     (48c) r04 & 0c
    0     CRY0 r04 r00 PASS A                DATA  DATA  REG        590 90 (6f)      e7.0     h11.0       k11.0       LOAD.SEQR READ.SWP  (48d)

590 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       441 41 (be)      e7.0     READ.START  k11.0       e6.0      READ.SWP  (590)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (441)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? LATCH    INC.MAR     k11.0       e6.0      READ.SWP  (442)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         636 36 (c9) JSR? e7.0     READ.START  k11.0       e6.0      BUS.READ  (443) r01 <- bus
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (444) 
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       47e 7e (81)      LATCH    INC.MAR     k11.0       e6.0      READ.SWP  (445) 
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (47e) r02 <- bus
    0     CRY0 r00 r00 PASS ZERO             STACK STACK STACK POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (47f) flags(0)
	
594 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       1d4 d4 (2b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (594)
    0     CRY0 r00 r00 RAM  NOT.D            DATA  DATA  PC         70e 0e (f1)      e7.0     READ.START  k11.0       e6.0      CONST     (1d4)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (705)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? LATCH    INC.MAR     k11.0       e6.0      READ.SWP  (706)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         636 36 (c9) JSR? e7.0     READ.START  k11.0       e6.0      READ.SWP  (707)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       71c 1c (e3)      e7.0     LOAD.NSWPR  k11.0       LOAD.RIR  BUS.READ  (708)
    0     CRY0 r00 r09 RAM  D.AND.A          PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (71c)
    1 RLO CRY0 r00 r01 RAM  D                DATA  DATA  DATA       7d0 d0 (2f)      e7.0     LOAD.NSWPR  k11.0       e6.0      READ.SWP  (71d)
    1     CRY0 r00 r02 RAM  D                PC    PC    PC         785 85 (7a) JSR? LATCH    INC.MAR     k11.0       e6.0      READ.REG  (7d0)
    0     CRY0 r01 r01 RAMA D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       LOAD.RIR  READ.REG  (7d1)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         702 02 (fd) JSR? LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (7d2)
    0     CRY0 r02 r02 RAM  D+A         CASE PC    PC    DATA       0ce ce (31)      LOAD.FLR h11.0       k11.0       e6.0      BUS.READ  (7d3)
    0     CRY  r01 r01 RAM  A+0              DATA  DATA  DATA       7a4 a4 (5b)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7de)
    0     CRY0 r00 r00 PASS D.AND.A          DATA  DATA  DATA       72c 2c (d3)      LOAD.FLR h11.0       k11.0       LOAD.RIR  READ.SWP  (7a4)
    1 RLO CRY0 r00 r00 PASS D           CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (72c)
    1     CRY0 r02 r02 RAM  D+A              DATA  DATA  DATA       781 81 (7e)      LOAD.FLR h11.0       k11.0       e6.0      READ.REG  (72d)
    0     CRY  r01 r01 RAM  D+A              DATA  DATA  DATA       72f 2f (d0)      e7.0     h11.0       k11.0       e6.0      READ.REG  (781)
    0     CRY1 r00 r00 RAM  A+0              PC    PC    PC         482 82 (7d) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (72f)
    0     CRY0 r00 r00 PASS ZERO             STACK STACK STACK POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (730)



6E


150 0     CRY0 r00 r07 RAM  NOT.D            PC    PC    PC         001 01 (fe)      e7.0     h11.0       k11.0       LOAD.SEQR CONST     (150) 
    0     CRY0 r00 r08 RAM  ZERO             PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (151) r08 <- 0
    0     CRY1 r08 r03 RAM  A+0              DATA  DATA  REG        330 30 (cf)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (152) r03 <- 1; latch

331 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       342 42 (bd)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (331) Read
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         636 36 (c9) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (342) nop
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       LOAD.RR   BUS.READ  (343) r04 <- bus; RR <- bus
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (344) 
    0     CRY0 r00 r05 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     LOAD.WAR.HI k11.0       LOAD.RR   BUS.READ  (345) 
    0     CRY0 r08 r09 RAM  A                DATA  REG   DATA       203 03 (fc)      e7.0     h11.0       LOAD.WAR.LO LOAD.RIR  READ.SWP  (346) RIR <- 0
	
203 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (203) swap AR
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       44c 4c (b3)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (204)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         63b 3b (c4) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (44c)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       157 57 (a8)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (44d)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         78e 8e (71) JSR? e7.0     h11.0       k11.0       LOAD.RR   BUS.READ  (157)
    0     CRY0 r00 r00 PASS A+Q              STACK STACK STACK      102 02 (fd)      e7.0     h11.1       k11.0       LOAD.CCR  READ.SWP  (158)


6F

153 0     CRY0 r00 r07 RAM  NOT.D            PC    PC    DATA       011 11 (ee)      e7.0     h11.0       k11.0       LOAD.SEQR CONST     (153)
    0     CRY0 r00 r08 RAM  ZERO             PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (151)
    0     CRY1 r08 r03 RAM  A+0              DATA  DATA  REG        330 30 (cf)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (152)
331 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       342 42 (bd)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (331)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         636 36 (c9) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (342)
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       LOAD.RR   BUS.READ  (343)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (344)
    0     CRY0 r00 r05 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     LOAD.WAR.HI k11.0       LOAD.RR   BUS.READ  (345)
    0     CRY0 r08 r09 RAM  A                DATA  REG   DATA       203 03 (fc)      e7.0     h11.0       LOAD.WAR.LO LOAD.RIR  READ.SWP  (346)
213 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (213)
    0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA       5c5 c5 (3a)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.CCR  (214)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5c8 c8 (37)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (5c5)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         66c 6c (93) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (5c8)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (5c9)

D6

D6 appears to have different modes depending on whether the registers are odd or even
General form is D6 dest/src
Both even: 16 bit dest <- src (General Register mov)
dest odd; src even: 16 bit store of src to literal at PC
dest odd; src odd:  16 bit indexed store of src to (dest + 16 bit index)
dest even; src odd: 16 bit direct store of src

16b 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (16b) nop
    0     CRY0 r00 r08 RAM  NOT.D            PC    PC    PC         0ee ee (11)      e7.3     h11.5       k11.0       e6.0      CONST     (16c) r08 <- ee
    0     CRY0 r00 r05 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     LOAD.NSWPR  k11.0       LOAD.RIR  BUS.READ  (16d) RIR <- bus (low nibble); nswp <- bus; r5 <- bus
    1 RLO CRY0 r00 r04 RAM  D                PC    PC    PC         492 92 (6d) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (16e) r4 <- swap (JSR?Odd 492) [low nibble odd]
    1     CRY0 r00 r01 RAM  D                PC    PC    PC         2f9 f9 (06) JSR? e7.0     h11.0       k11.0       e6.0      READ.REG  (16f) r1 <- reg low (JSR?Even 2f9)
    1 RLO CRY0 r00 r02 RAM  D                DATA  DATA  DATA       312 12 (ed)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.REG  (170) r2 <- reg high; write to bus
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         000 00 (ff)      e7.0     h11.2       k11.0       e6.0      READ.REG  (312) r1 <- reg low
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         6fc fc (03) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (313) 
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (314)
    0     CRY0 r01 r00 PASS A                PC    PC    PC         000 00 (ff)      LOAD.FLR h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (315) r
    0     CRY0 r02 r00 PASS A                PC    PC    PC         000 00 (ff)      LOAD.FLR h11.2       k11.0       e6.0      READ.SWP  (316)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         6fc fc (03) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (317)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         013 13 (ec)      e7.3     h11.5       k11.0       LOAD.CCR  READ.SWP  (318)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (319)

492 0     CRY0 r04 r09 RAM  NOT.D.AND.A      PC    PC    PC    POP  00e 0e (f1)      e7.0     h11.1       k11.0       LOAD.RIR  CONST     (492) r09 <- r04 & 0xe; RIR <- r09; read
    1 RLO CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (493) 
    0     CRY0 r00 r03 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.REG  (494) r03 < read reg (low); latch; PC++
    1     CRY0 r00 r00 RAM  D                PC    PC    PC         636 36 (c9) JSR? e7.0     h11.1       k11.0       LOAD.RR   BUS.READ  (495) RR <- bus; r0 <- bus; read
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         633 33 (cc) JSR? e7.0     LOAD.WAR.HI k11.0       e6.0      READ.REG  (496) r02 <- read reg (high); WAR (hi) <- RR
    0     CRY0 r04 r00 PASS A                DATA  DATA  DATA       147 47 (b8)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (497) RIR <- r04;
    0     CRY0 r05 r09 RAM  A                PC    PC    PC         422 22 (dd) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (147) r09 <- r05; latch; PC++; JSR?Odd 422
    0     CRY0 r00 r00 PASS D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       LOAD.RR   BUS.READ  (148) RR <- bus;
    0     CRY0 r08 r09 RAM  A.AND.B          DATA  DATA  DATA       2b3 b3 (4c)      e7.0     h11.0       LOAD.WAR.LO LOAD.RIR  READ.SWP  (149) r09 &= r08; RIR <- r09; WAR (lo) <- RR
    1     CRY0 r00 r00 PASS A+Q              PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (2b3) swap ARs
    1 RLO CRY0 r00 r02 RAM  D                PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.REG  (2b4) RR/DBR <- reg (high); r02 <- reg (high)
    0     CRY0 r00 r00 Q    D                PC    PC    PC         000 00 (ff)      e7.0     h11.2       k11.0       e6.0      READ.REG  (2b5) write; Q <- reg (low)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         66c 6c (93) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (2b6) nop
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (2b7) latch, PC++
    0     CRY0 r00 r00 PASS Q                DATA  DATA  DATA       2a5 a5 (5a)      LOAD.FLR h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (2b8) RR/DBR <- Q; load flags
    0     CRY0 r02 r00 PASS A                PC    PC    PC         000 00 (ff)      LOAD.FLR h11.2       k11.0       e6.0      READ.SWP  (2a5) Write
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         66c 6c (93) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (2a6) 
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         000 00 (ff)      e7.3     h11.0       k11.0       LOAD.MAR  READ.SWP  (2a7)
    0     CRY0 r00 r00 PASS A+Q              STACK STACK STACK      013 13 (ec)      e7.0     h11.1       k11.0       LOAD.CCR  READ.SWP  (2a8)

422 0     CRY0 r03 r00 PASS D+A              PC    PC    PC    POP  000 00 (ff)      LOAD.FLR h11.0       k11.0       LOAD.RR   BUS.READ  (422) RR <- r03 + bus; flags
    0     CRY  r00 r02 PASS A+B              PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.SWP  (423) WAR (lo) <- RR; RR <- r00 + r02 + c
    0     CRY0 r05 r08 Q    A.AND.B          PC    PC    PC         000 00 (ff)      e7.0     LOAD.WAR.HI k11.0       LOAD.RIR  READ.SWP  (424) WAR (hi) <- RR; Q <- r05 & r08; RIR <- Q
    1     CRY0 r00 r09 RAM  Q                DATA  DATA  DATA       2b4 b4 (4b)      e7.0     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (425) r09 <- Q; swap ARs
    1 RLO CRY0 r00 r02 RAM  D                PC    PC    PC         000 00 (ff)      e7.0     h11.0       LOAD.DBR    LOAD.RR   READ.REG  (2b4) 
    0     CRY0 r00 r00 Q    D                PC    PC    PC         000 00 (ff)      e7.0     WRITE.START k11.0       e6.0      READ.REG  (2b5)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         66c 6c (93) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (2b6)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? LATCH    INC.MAR     k11.0       e6.0      READ.SWP  (2b7)
    0     CRY0 r00 r00 PASS Q                DATA  DATA  DATA       2a5 a5 (5a)      LOAD.FLR h11.0       LOAD.DBR    LOAD.RR   READ.SWP  (2b8)
    0     CRY0 r02 r00 PASS A                PC    PC    PC         000 00 (ff)      LOAD.FLR WRITE.START k11.0       e6.0      READ.SWP  (2a5)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         66c 6c (93) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (2a6)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         000 00 (ff)      LATCH    h11.0       k11.0       LOAD.MAR  READ.SWP  (2a7)
    0     CRY0 r00 r00 PASS A+Q              STACK STACK STACK      013 13 (ec)      e7.0     READ.START  k11.0       LOAD.CCR  READ.SWP  (2a8)

2f9 0     CRY0 r04 r02 RAMA D                DATA  DATA  DATA  POP  76f 6f (90)      e7.0     h11.0       k11.0       LOAD.RIR  READ.REG  (2f9)
    0     CRY0 r01 r00 PASS A                DATA  DATA  DATA       251 51 (ae)      LOAD.FLR READ.START  k11.0       LOAD.RR   READ.SWP  (76f)
    1 RLO CRY0 r02 r00 PASS A                DATA  DATA  DATA       30e 0e (f1)      LOAD.FLR h11.0       REG.WRITE   LOAD.RR   READ.SWP  (251)
    1     CRY0 r00 r00 PASS A+Q              STACK STACK STACK      013 13 (ec)      e7.0     READ.START  REG.WRITE   LOAD.CCR  READ.SWP  (30e)


d7 (store A into any register)

100 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC    PUSH 000 00 (ff)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (100)
    0     CRY0 r09 r09 RAM  A.XOR.B          PC    PC    PC         633 33 (cc) JSR? LOAD.FLR h11.0       k11.0       LOAD.RIR  READ.SWP  (101)
    0     CRY1 r09 r08 RAMA A+0              PC    PC    PC         77f 7f (80) JSR? e7.3     h11.5       k11.0       LOAD.RR   READ.SWP  (102)
    1 RLO CRY0 r00 r07 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     PROME       k11.0       LOAD.SEQR BUS.READ  (103)
    1     CRY0 r07 r01 RAMA D                DATA  REG   REG        100 00 (ff)      e7.0     h11.1       k11.0       LOAD.SEQR READ.REG  (104) r1 <- al

18f 1     CRY0 r00 r00 PASS A+Q              DATA  REG   REG        500 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (18f)
5d7 0     CRY0 r00 r00 PASS D                PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (5d7) r0 <- a0
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       498 98 (67)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (5d8)
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       LOAD.RIR  BUS.READ  (498) RIR <- bus
    0     CRY1 r02 r00 PASS A+0              DATA  DATA  DATA       5cd cd (32)      e7.0     h11.0       REG.WRITE   LOAD.RIR  READ.SWP  (499) a0
    0     CRY0 r01 r00 PASS A                DATA  DATA  DATA       377 77 (88)      e7.0     h11.1       k11.0       LOAD.RR   READ.SWP  (5cd) 
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (377) a1
18b 0     CRY0 r06 r00 PASS NOT.D.AND.A      PC    PC    PC         040 40 (bf)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (18b)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0cd cd (32)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (18c) (loop ->18f)
    0     CRY1 r09 r00 PASS A+0              DATA  DATA  DATA       105 05 (fa)      e7.3     h11.0       k11.0       LOAD.RR   READ.SWP  (18d)

E6

5e6 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       1bc bc (43)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5e6) nop
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (1bc)
    0     CRY0 r00 r03 RAM  ZERO             DATA  DATA  DATA       1c0 c0 (3f)      e7.3     h11.5       k11.0       e6.0      READ.SWP  (1bd) r3 <- zero
    0     CRY0 r00 r02 RAM  D                PC    PC    PC         466 66 (99) JSR? e7.0     h11.0       k11.0       LOAD.RIR  BUS.READ  (1c0) RIR <- bus; r2 <- bus
    0     CRY1 r02 r00 PASS A+0              DATA  DATA  DATA       1e4 e4 (1b)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (1c1) RIR <- r2 + 1
    0     CRY0 r03 r00 RAMA D                DATA  DATA  DATA       1d5 d5 (2a)      e7.0     h11.0       k11.0       LOAD.RIR  READ.REG  (1e4) read high; RIR <- r03
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       1d7 d7 (28)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (1d5) RR <- read ah
    1 RLO CRY0 r00 r00 PASS A                DATA  DATA  DATA       1da da (25)      e7.0     h11.1       REG.WRITE   LOAD.RR   READ.SWP  (1d7) low <- 0
    1     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       101 01 (fe)      e7.0     h11.0       REG.WRITE   e6.0      READ.SWP  (1da) 

F7

113 0     CRY1 r08 r00 PASS A+0              DATA  DATA  DATA       7ca ca (35)      e7.0     LOAD.NSWPR  k11.0       LOAD.RIR  READ.REG  (113)
    1 RLO CRY0 r07 r07 RAM  A-1              DATA  DATA  DATA       7cc cc (33)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (7ca)
    1     CRY0 r07 r03 RAMA D                DATA  DATA  DATA       7fc fc (03)      e7.0     h11.0       k11.0       LOAD.RIR  READ.REG  (7cc)
    1 RLO CRY0 r00 r02 RAM  D                DATA  DATA  DATA       7ce ce (31)      e7.0     h11.0       k11.0       LOAD.RR   READ.REG  (7fc)
    1     CRY0 r03 r05 RAMA D                DATA  DATA  DATA       50b 0b (f4)      e7.3     LOAD.WAR.HI k11.0       LOAD.RR   READ.REG  (7ce)
    0     CRY0 r00 r04 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO e6.0      READ.REG  (50b)
    0     CRY0 r00 r00 PASS NOT.D            DATA  DATA  DATA  PUSH 48e 8e (71)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (50c)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       7fe fe (01)      e7.0     LOAD.NSWPR  k11.0       LOAD.MAR  READ.SWP  (50d)
    0     CRY0 r04 r00 PASS A                DATA  DATA  DATA       7bb bb (44)      e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (7fe)
    0     CRY0 r05 r00 PASS A                DATA  DATA  DATA       7e4 e4 (1b)      e7.0     LOAD.WAR.HI k11.0       LOAD.RR   READ.SWP  (7bb)
    0     CRY0 r00 r00 RAM  D                PC    PC    PC         000 00 (ff)      e7.0     h11.1       LOAD.WAR.LO e6.0      READ.SWP  (7e4)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (7e5)
    0     CRY0 r00 r01 Q    A.OR.B           PC    PC    PC         785 85 (7a) JSR? e7.3     LOAD.WAR.HI LOAD.WAR.LO LOAD.MAR  READ.SWP  (7e6)
    0     CRY0 r01 r01 RAM  A-1              PC    PC    PC         76e 6e (91) JSR? LOAD.FLR h11.4       k11.0       e6.0      READ.SWP  (7e7)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       02c 2c (d3)      e7.0     h11.0       LOAD.DBR    LOAD.RR   BUS.READ  (7e8)
    0     CRY  r00 r00 RAM  A-1              DATA  DATA  DATA  PUSH 76c 6c (93)      e7.0     h11.2       k11.0       e6.0      READ.SWP  (02c)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       4ae ae (51)      e7.0     h11.1       k11.0       e6.0      READ.SWP  (02d)
    0     CRY0 r00 r00 RAM  NOT.D            PC    PC    PC         07f 7f (80)      e7.0     h11.0       k11.0       e6.0      CONST     (4ae)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         643 43 (bc) JSR? e7.0     h11.0       k11.0       e6.0      READ.SWP  (4af)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         785 85 (7a) JSR? e7.3     h11.5       k11.0       e6.0      READ.SWP  (4b0)
    0     CRY0 r00 r00 RAM  D.AND.A          PC    PC    PC         74e 4e (b1) JSR? e7.0     h11.0       k11.0       e6.0      BUS.READ  (4b1)
    0     CRY1 r00 r00 PASS D+A              PC    PC    PC         030 30 (cf)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (4b2)
    0     CRY0 r03 r05 RAM  A           CASE PC    PC    DATA       0c6 c6 (39)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4b3)
    0     CRY1 r00 r00 PASS D+A              PC    PC    DATA       048 48 (b7)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (4b6)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0ca ca (35)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4b8)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       468 68 (97)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4ba)
    0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         008 08 (f7)      e7.0     h11.0       k11.0       LOAD.CCR  READ.SWP  (468)
    0     CRY0 r00 r00 Q    NOT.D            PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.CCR  (469)
    0     CRY0 r00 r00 PASS NOT.D            PC    PC    PC         00e 0e (f1)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (46a)
    1 RLO CRY0 r06 r00 PASS A                PC    PC    PC         011 11 (ee)      LOAD.FLR h11.0       k11.0       LOAD.CCR  READ.SWP  (46b)
    1     CRY0 r00 r07 PASS D                DATA  DATA  DATA       3e3 e3 (1c)      e7.0     h11.0       F11.EN?     LOAD.RR   READ.REG  (46c)
    0     CRY0 r00 r00 PASS D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       LOAD.WAR.LO LOAD.RR   READ.REG  (3e3)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c6 c6 (39)      e7.0     LOAD.WAR.HI k11.0       e6.0      READ.SWP  (3e4)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (3e6)
467 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       465 65 (9a)      e7.0     h11.0       LOAD.WAR.LO e6.0      READ.SWP  (467)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       LOAD.MAR  READ.SWP  (465)
4bb 0     CRY1 r00 r00 PASS D+A              PC    PC    PC         03a 3a (c5)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (4bb)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0ce ce (31)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (4bc)
    0     CRY1 r00 r00 PASS A-D-1            DATA  DATA  DATA       5be be (41)      LOAD.FLR h11.0       k11.0       e6.0      CONST     (4be)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c2 c2 (3d)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5be)
5b2 0     CRY0 r00 r00 RAM  NOT.D.AND.A      PC    PC    DATA       00f 0f (f0)      e7.0     h11.0       k11.0       e6.0      CONST     (5b2)
    0     CRY0 r00 r04 RAM  D+A              DATA  DATA  PC         5f6 f6 (09)      e7.0     h11.0       k11.0       e6.0      CONST     (5bf)
    0     CRY1 r04 r08 PASS A-B-1            DATA  DATA  DATA       675 75 (8a)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (5f0)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c2 c2 (3d)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (675)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       468 68 (97)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (672)
3e7 0     CRY0 r00 r00 PASS NOT.D.AND.Q      PC    PC    PC         020 20 (df)      LOAD.FLR h11.0       k11.0       LOAD.MAR  CONST     (3e7)
    0     CRY0 r00 r00 PASS A+Q         CASE PC    PC    DATA       0c9 c9 (36)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3e8)
4bf 0     CRY0 r00 r04 RAM  D.AND.A          DATA  DATA  DATA       5f0 f0 (0f)      e7.0     h11.0       k11.0       e6.0      CONST     (4bf)
5b3 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       468 68 (97)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5b3)
673 0     CRY0 r00 r09 RAM  D                PC    PC    PC         07f 7f (80)      e7.0     h11.0       k11.0       LOAD.RIR  CONST     (673)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       5fe fe (01)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (674)
    0     CRY0 r08 r00 Q    A                DATA  DATA  DATA       090 90 (6f)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (5fe)
    0     CRY0 r00 r01 RAM  D                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       e6.0      READ.REG  (090)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA  PUSH 0f1 f1 (0e)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (091)
    0     CRY0 r00 r00 PASS Q                PC    PC    PC         785 85 (7a) JSR? e7.0     h11.0       k11.0       LOAD.RR   READ.SWP  (092)
    0     CRY0 r00 r05 RAM  B-1              DATA  DATA  DATA       5fd fd (02)      LOAD.FLR h11.0       REG.WRITE   e6.0      READ.SWP  (093)
    0     CRY1 r00 r09 RAM  B+0         CASE PC    PC    DATA       0ce ce (31)      e7.0     h11.0       k11.0       LOAD.RIR  READ.SWP  (5fd)
3eb 0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       100 00 (ff)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (3eb)
5ff 0     CRY0 r04 r00 PASS A                DATA  DATA  PC         024 24 (db)      LOAD.FLR h11.0       k11.0       LOAD.CCR  READ.SWP  (5ff)
    0     CRY0 r00 r07 RAM  B-1         CASE PC    PC    DATA       0c1 c1 (3e)      LOAD.FLR h11.0       k11.0       e6.0      READ.SWP  (020)
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       468 68 (97)      e7.0     h11.0       k11.0       e6.0      READ.SWP  (021)

LDAL literal

11b 0     CRY0 r00 r00 PASS A+Q              PC    PC    PC         633 33 (cc) JSR?                                            READ.SWP  (11b) ; in register space?
    0     CRY0 r00 r00 PASS A+Q              DATA  DATA  DATA       305 05 (fa)      LATCH    INC.MAR                           READ.SWP  (11c) ; latch data at MAR; MAR++
    0     CRY0 r00 r00 PASS D                PC    PC    PC         636 36 (c9) JSR? LOAD.FLR READ.START              LOAD.RR   BUS.READ  (305) ; RR <- bus latch; load flags; start read cycle (for next instruction fetch)
    1 RLO CRY0 r00 r00 PASS A+Q              STACK STACK STACK      013 13 (ec)                           REG.WRITE   LOAD.CCR  READ.SWP  (306) ; write low register at current int level; load V/M conditions; jump to 101

Read from Register space

633 0     CRY0 r00 r00 PASS D           CASE PC    PC    DATA       0e5 e5 (1a)                                       LOAD.RIR  READ.ALO  (633) ; can we read this? (I guess testing interrupt level with high nibble of ALO); RIR <- ALO

637 0     CRY0 r09 r00 PASS A                DATA  DATA  DATA       603 03 (fc)      e7.1                             LOAD.RIR  READ.SWP  (637) ; yes - load register into Register PL register; Load RIR with register 9 (normally the active register)
    0     CRY0 r00 r00 PASS D                DATA  DATA  DATA       6a8 a8 (57)                           LOAD.DBR              READ.REG  (603) ; read register out of Register PL; load into DB register (will latch back to receive latch in caller)
    1 RLO CRY0 r00 r00 PASS A+Q              STACK STACK STACK POP  000 00 (ff)                                                 READ.SWP  (6a8) ; load previous register low into Register PL (this is probably a bit of microcode hacky optimisation)


confirm 47 6x is multi-byte OR
confirm 47 7x is multi-byte AND
what is 47 5x. maybe multibyte XOR?

What is 46 2x. might be subtract that only sets flags?
What is 46 3x. Might be sign extend?

Does the 67 instruction (version of 47) use AW or AL for lengths
also, 67 2x is weird compared to 47 2x Does it take the byte to compare in a register?

is 47 1x strcmp?

what is 46 8x?
Also, it would be nice to confirm if push/pop/jsr/ret always use LVL0's S (like the eee200 manual says), or the current level's S
