LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY DEM_2SO IS
	PORT( CKHT, RST, UP ,DW: IN STD_LOGIC;
				DONVI_GH, CHUC_GH: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			DONVI, CHUC: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END DEM_2SO;
ARCHITECTURE BEHAVIORAL OF DEM_2SO IS
SIGNAL DONVI_REG, DONVI_NEXT, CHUC_REG, CHUC_NEXT: STD_LOGIC_VECTOR(3 DOWNTO 0);
BEGIN
	--REGISTER
	PROCESS(CKHT, RST)
	BEGIN
		IF RST = '1' THEN DONVI_REG <= x"5";
								CHUC_REG <= x"4";
		ELSIF FALLING_EDGE(CKHT) THEN DONVI_REG <= DONVI_NEXT;
												CHUC_REG <= CHUC_NEXT;
		END IF;
	END PROCESS;
--NEXT STATE LOGIC
	PROCESS(DONVI_REG, CHUC_REG, UP, DW)
	BEGIN
		DONVI_NEXT <= DONVI_REG;
		CHUC_NEXT  <= CHUC_REG;
			IF UP = '1' THEN
				IF CHUC_REG&DONVI_REG = X"60" THEN DONVI_NEXT <= X"0"; CHUC_NEXT <= X"6";
				ELSE
					IF DONVI_REG /= X"9" THEN DONVI_NEXT <= DONVI_REG + 1;
					ELSE							  DONVI_NEXT <= X"0";
						IF CHUC_REG /= X"9" THEN CHUC_NEXT <= CHUC_REG +1;
						ELSE							 CHUC_NEXT <= X"0";
						END IF;
					END IF;
				END IF;
			ELSIF DW = '1' THEN
				IF CHUC_REG&DONVI_REG = X"20" THEN DONVI_NEXT <= X"0"; CHUC_NEXT <= X"2";
				ELSE
					IF DONVI_REG /= X"0" THEN DONVI_NEXT <= DONVI_REG - 1;
					ELSE							  DONVI_NEXT <= X"9";
						IF CHUC_REG /= X"0" THEN CHUC_NEXT <= CHUC_REG - 1;
						ELSE							 CHUC_NEXT <= X"9";
						END IF;
					END IF;
				END IF;
			END IF;
	END PROCESS;
--OUTPUT LOGIC
	DONVI_GH <= DONVI_REG;
	CHUC_GH <= CHUC_REG;
END BEHAVIORAL;

	