$date
	Tue Oct 17 14:08:29 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module inp $end
$var wire 1 ! q $end
$var wire 1 " q1 $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module M3 $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ! q $end
$var wire 1 " q1 $end
$var wire 1 ' qm $end
$var wire 1 ( qm1 $end
$scope module M1 $end
$var wire 1 ) clk $end
$var wire 1 & d $end
$var wire 1 ' q $end
$var wire 1 ( q1 $end
$var reg 1 * r $end
$var reg 1 + s $end
$scope module M $end
$var wire 1 , r $end
$var wire 1 - s $end
$var reg 1 . q $end
$var reg 1 / q1 $end
$upscope $end
$upscope $end
$scope module M2 $end
$var wire 1 % clk $end
$var wire 1 ' d $end
$var wire 1 ! q $end
$var wire 1 " q1 $end
$var reg 1 0 r $end
$var reg 1 1 s $end
$scope module M $end
$var wire 1 2 r $end
$var wire 1 3 s $end
$var reg 1 4 q $end
$var reg 1 5 q1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
15
04
03
02
01
00
1/
0.
0-
1,
0+
1*
1)
1(
0'
0&
0%
0$
0#
1"
0!
$end
#10
0*
0,
0)
10
12
1#
1%
#15
1$
1&
#20
0/
0(
1.
1'
1+
1-
1)
00
02
0#
0%
#30
0+
0-
05
0"
14
1!
0)
11
13
1#
1%
#40
1+
1-
1)
01
03
0#
0%
#45
1/
1(
0.
0'
0+
0-
1*
1,
0$
0&
#50
0*
0,
15
1"
04
0!
0)
10
12
1#
1%
#60
1*
1,
1)
00
02
0#
0%
#70
0*
0,
0)
10
12
1#
1%
#75
1$
1&
#80
0/
0(
1.
1'
1+
1-
1)
00
02
0#
0%
#90
0+
0-
05
0"
14
1!
0)
11
13
1#
1%
#100
1+
1-
1)
01
03
0#
0%
#110
0+
0-
0)
11
13
1#
1%
#120
1+
1-
1)
01
03
0#
0%
#130
0+
0-
0)
11
13
1#
1%
#140
1/
1(
0.
0'
1*
1,
1)
01
03
0#
0%
0$
0&
#150
0*
0,
15
1"
04
0!
0)
10
12
1#
1%
#160
0/
0(
1.
1'
1+
1-
1)
00
02
0#
0%
1$
1&
