<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>xilplmi: xplmi_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">xilplmi
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('2ve__2vm_2xplmi__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">2ve_2vm/xplmi_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<div class="textblock"><p>This is the header file which contains definitions for the versal_net hardware registers. </p>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver   Who  Date        Changes
----- ---- -------- -------------------------------------------------------
1.00  bm   07/06/2022 Initial release
      ma   07/08/2022 Add support for storing procs to PMC RAM based on ID
      ma   07/08/2022 Added support for secure lockdown
      ma   07/13/2022 Added RTC_CONTROL_SLVERR_EN_MASK macro
      ma   07/20/2022 Move PMC_PSM_ERR_REG_OFFSET to xplmi_error_common.h
      kpt  07/21/2022 Added DME FIPS cache register
      bm   07/22/2022 Update EAM logic for In-Place PLM Update
      bm   07/22/2022 Added compatibility check for In-Place PLM Update
      ma   07/25/2022 Enhancements to secure lockdown code
1.01  bm   11/07/2022 Clear SSS Cfg Error in SSSCfgSbiDma for Versal Net
      ng   11/11/2022 Fixed doxygen file name error
      sk   01/13/2023 Added Register/Mask defines for PMX LPD FPD CPM domain
1.02  bm   04/28/2023 Added IRO_SWAP and sysmon related macros
      bm   05/22/2023 Update current CDO command offset in GSW Error Status
      bm   07/06/2023 Refactored Proc logic to more generic logic
      kpt  07/10/2023 Added macros related to DDRMC status check
      am   07/11/2023 Reduced the trace event buffer length to accommodate
                      IHT OP data store address
      ng   07/13/2023 Added support for system device-tree flow
      ro   08/03/2023 Updated XPAR_XIICPS_0_BASEADDR macro
1.03  ma   10/10/2023 Enable Slave Error for PSM_GLOBAL
      mss  10/31/2023 Added PMC_GLOBAL_PMC_FW_ERR_CR_FLAG_MASK macro
      pre  14/12/2023 Fixed compilation warnings
      mss  01/09/2024 Added XPLMI_TOTAL_CHUNK_SIZE macro for Validating address
      pre  01/22/2024 Updated XPlmi_SetPmcIroFreq to support both ES1 and
                      production samples
      bm   03/02/2024 Make SD drive number logic order independent
      sk   05/07/2024 Added defines for WDT and IPI registers
1.04  sk   08/26/2024 Updated EAM support for Versal 2VE and 2VM Devices
      yog  09/09/2024 Updated ASU memory region addresses
      ma   09/20/2024 Added PMC_TAP_VERSION_COSIM mask for COSIM platform
                      Also, corrected XPLMI_PLATFORM_MASK value
      yog  09/30/2024 Corrected ASU RAM high address
          nb   10/07/2024 Add PMC IOMODULE interrupt for power interrupts
      pre  12/09/2024 Added METAHEADER_INSTANCE_ADDRESS and RTCA_LEN_IN_BYTES macros
      pre  01/02/2025 Increased metaheader space from 4k to 8k with start address as 0xF2012000U
      ma   01/07/2025 Added ASU specific register defines
      pre  01/09/2024 Added addresses needed for PCIE error handling
      sk   02/20/2025 Added register address for LPD,OCM,FPD regions
      sk   03/12/2025 Added define for UFS config
      sk   03/17/2025 Added TCM address range defines for all RPU clusters
      pre  04/07/2025 Hash verification skip for non-secure boot in export control enabled devices
      pre  10/09/2025 Removed FIXME comment since SSIT PLM to PLM communication space is unused
                      in Versal_2VE_2VM and can be used for other purposes</pre><pre></pre><dl class="section note"><dt>Note</dt><dd></dd></dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
