<html xmlns="http://www.w3.org/1999/xhtml" xmlns:epub="http://www.idpf.org/2007/ops" lang="en" xml:lang="en">
<head>
<title>Glossary</title>
<meta content="text/html; charset=utf-8" http-equiv="default-style"/>
<link href="../styles/stylesheet.css" rel="stylesheet" type="text/css"/>
<meta content="urn:uuid:d7b1a4c0-49cb-46f7-b6a4-8fcfa081f00a" name="Adept.expected.resource"/>
</head>
<body epub:type="backmatter">
<section aria-labelledby="glo" epub:type="glossary" role="doc-glossary">
<header>
<h1 class="BMH" id="glo"><span aria-label=" Page 269. " epub:type="pagebreak" id="pg_269" role="doc-pagebreak"/><samp class="SANS_Dogma_OT_Bold_B_11">GLOSSARY</samp></h1>
</header>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">application-specific integrated circuit (ASIC)</samp></dt><dd>   An integrated circuit that’s customized for a particular use, rather than a general use.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">bidirectional</samp></dt><dd>   Describes an FPGA pin that can both send and receive data, often in half-duplex communication.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">blocking assignment</samp></dt><dd>   An assignment that prevents the execution of the next statement until the current assignment is executed. The blocking assignment operator is <samp class="SANS_TheSansMonoCd_W5Regular_11">=</samp> in Verilog and <samp class="SANS_TheSansMonoCd_W5Regular_11">:</samp><samp class="SANS_TheSansMonoCd_W5Regular_11">=</samp> in VHDL, but in VHDL you can only create blocking assignments on variables, not signals.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">block RAM</samp></dt><dd>   A common FPGA primitive used for larger pools of memory storage and retrieval.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">Boolean algebra</samp></dt><dd>   Equations where inputs and outputs are represented with true/false, or high/low, or 1/0 only.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">buffer</samp></dt><dd>   An electronic circuit element that isolates its input from its output.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock</samp></dt><dd>   A digital signal that steadily alternates between high and low at a fixed frequency, coordinating and driving the activity of an FPGA.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock data recovery (CDR)</samp></dt><dd>   The process of extracting the clock and data signals from a combined clock/data signal sent through SerDes. The extracted clock signal can be used to sample the data at the SerDes receiver.</dd></dl>
<dl><dt role="term"><span aria-label=" Page 270. " epub:type="pagebreak" id="pg_270" role="doc-pagebreak"/><samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock enable (to a flip-flop)</samp></dt><dd>   Labeled En, an input that allows the flip-flop output to be updated when active. When the clock enable is inactive, the flip-flop will retain its output state.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock input (to a flip-flop)</samp></dt><dd>   Labeled <span class="symbol">&gt;</span>, the input that takes in a clock signal, allowing a flip-flop to work.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">combinational logic</samp></dt><dd>   Logic for which the outputs are determined from the present inputs, with no memory of past states (also called <i>combinatorial logic</i>). Combinational logic generates LUTs within an FPGA.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">constraints</samp></dt><dd>   Rules about your FPGA that you provide to the synthesis and place and route tools, such as the pin locations for signals and the clock frequencies used in your design.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">core voltage</samp></dt><dd>   The voltage at which an FPGA performs all of its internal digital processing.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">data input (to a flip-flop)</samp></dt><dd>   Labeled D, the input to a flip-flop that will be propagated to the output, usually on the rising edge of the clock.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">data output (from a flip-flop)</samp></dt><dd>   Labeled Q, the output of the flip-flop, usually updated on the rising edge of the clock.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">datasheet</samp></dt><dd>   A collection of information about an electronic component. FPGAs often have several datasheets, and more complicated FPGAs can have a few dozen.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">DC balance</samp></dt><dd>   Sending an equal number of high and low bits, in order to improve digital signal integrity in high-speed communications.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">debounce</samp></dt><dd>   A technique for removing bounces or glitches to get a stable signal. Often used on mechanical switches, which can introduce glitches when a switch is toggled.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">demultiplexer (demux)</samp></dt><dd>   A design element that can select a single input to one of several outputs.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">device under test (DUT)</samp></dt><dd>   The block of code being tested by a testbench. Also called the <i>unit under test (UUT)</i>.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">differential signaling</samp></dt><dd>   A method of transmitting electrical signals with two wires by evaluating the difference between them. A reference to ground isn’t required.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">digital filter</samp></dt><dd>   A system that performs mathematical operations on a digital signal to reduce or enhance certain features of that signal.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">double data rate (DDR)</samp></dt><dd>   Sending data on both the rising and falling edges of each clock cycle. Allows for twice the data throughput compared to single data rate (SDR).</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">drive strength</samp></dt><dd>   A setting that controls the level of source or sink current (in mA) for a pin.</dd></dl>
<dl><dt role="term"><span aria-label=" Page 271. " epub:type="pagebreak" id="pg_271" role="doc-pagebreak"/><samp class="SANS_Futura_Std_Bold_Condensed_B_11">DSP block</samp></dt><dd>   A primitive used to accelerate math operations for digital signal processing (DSP), in particular multiplication and addition, in an FPGA. Also called a <i>DSP tile</i>.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">duty cycle</samp></dt><dd>   The percentage of time a signal is high versus low. Clock signals usually have a 50 percent duty cycle.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">edge</samp></dt><dd>   The point at which a signal, such as a clock, transitions from one state to another. A transition from low to high is called a rising or positive edge, and a transition from high to low is called a falling or negative edge.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">edge detection</samp></dt><dd>   The process of finding either a rising edge or a falling edge and triggering some action based on that edge.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">electromagnetic interference (EMI)</samp></dt><dd>   A phenomenon caused by changing electrical and magnetic fields (for example, from a nearby microwave oven, cell phone, or power line) that can cause disturbances in other systems.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">event</samp></dt><dd>   An action that a state machine responds to, such as a timer expiring, a button being pressed, or some input trigger.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">first in, first out (FIFO)</samp></dt><dd>   A common type of buffer, where the first word written is the first word read out.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">flip-flop</samp></dt><dd>   The critical component inside an FPGA responsible for storing state. Uses a clock as an input and passes the signal from its data input to its data output, usually on the rising edge of the clock. Also called a <i>register</i>.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">FPGA</samp></dt><dd>   Short for <i>field programmable gate array</i>, a digital circuit that can be programmed with Verilog or VHDL to solve a wide array of digital logic problems.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">FPGA development board</samp></dt><dd>   A printed circuit board (PCB) with an FPGA on it that allows you to program the FPGA and test your code.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">frequency</samp></dt><dd>   The number of cycles (high/low alternations) per second of a signal (such as a clock signal), measured in hertz (Hz).</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">full-duplex</samp></dt><dd>   A communication mode between two systems where data can be sent and received at the same time.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">generics</samp></dt><dd>   Used in VHDL to make code more flexible and reusable by overriding behaviors of low-level code at a higher level. Equivalent to parameters in Verilog.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">GPIO</samp></dt><dd>   A general purpose input/output pin, which serves to interface an FPGA to other components on a circuit board.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">guard condition</samp></dt><dd>   A Boolean expression that determines the flow of operations in a state machine. Can be drawn in a state machine diagram using a diamond.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">GUI creation</samp></dt><dd>   The process of using the GUI in an FPGA development tool to create your primitives. This is often the best approach to creating primitives for beginners, as it’s the least error prone.</dd></dl>
<dl><dt role="term"><span aria-label=" Page 272. " epub:type="pagebreak" id="pg_272" role="doc-pagebreak"/><samp class="SANS_Futura_Std_Bold_Condensed_B_11">half-duplex</samp></dt><dd>   A communication mode between two systems where only one system can send data at a time. Also referred to as <i>bidirectional data transfer</i>.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">hard IP</samp></dt><dd>   A component within your FPGA dedicated to a particular task, such as a block RAM, PLL, or DSP block. Also called a <i>primitive</i>.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">high impedance</samp></dt><dd>   The state of a buffer in which the output accepts very little input current, which effectively shuts the output off and disconnects it from the circuit.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">hold time</samp></dt><dd>   The amount of time the input to a flip-flop should be stable after a clock edge to avoid a metastable condition.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">inference</samp></dt><dd>   The process of creating a primitive using Verilog or VHDL and trusting the synthesis tools to understand your intent.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">integrated circuit (IC)</samp></dt><dd>   Often referred to as a <i>chip</i>, a type of electronic circuit in a single package.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">linear feedback shift register (LFSR)</samp></dt><dd>   A special type of shift register that produces pseudorandom patterns by passing certain flip-flops through a logic gate and sending the result back into the input.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">logic analyzer</samp></dt><dd>   A tool used for debugging that analyzes many digital signals at once.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">logic gates</samp></dt><dd>   Devices that perform common Boolean operations like AND, OR, and XOR. Each type of logic gate has a distinctive symbol.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">look-up table (LUT)</samp></dt><dd>   A dedicated component inside an FPGA that performs all Boolean logic operations.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">metastability</samp></dt><dd>   A condition in which the output of a flip-flop is unstable and unpredictable for a period of time.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">microcontroller</samp></dt><dd>   A small computer on an integrated circuit, with a CPU and external peripherals that can be programmed using a language like C.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">multiplexer (mux)</samp></dt><dd>   A design element that can select several inputs to a single output.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">non-blocking assignment</samp></dt><dd>   An assignment in Verilog or VHDL using <samp class="SANS_TheSansMonoCd_W5Regular_11">&lt;=</samp>, where these statements execute at the same instant in time. Commonly used to create sequential logic (flip-flops) on an FPGA.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">operating voltage</samp></dt><dd>   The voltage at which a 1 or a 0 appears on a GPIO pin. Common values for a 1 are 3.3 V, 2.5 V, and 1.8 V.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">parallel communication</samp></dt><dd>   A method of transmitting data where multiple bits are sent simultaneously.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">parameters</samp></dt><dd>   Used in Verilog to make code more flexible and reusable by overriding behaviors of low-level code at a higher level. Equivalent to generics in VHDL.</dd></dl>
<dl><dt role="term"><span aria-label=" Page 273. " epub:type="pagebreak" id="pg_273" role="doc-pagebreak"/><samp class="SANS_Futura_Std_Bold_Condensed_B_11">period</samp></dt><dd>   The time between rising edges of a clock cycle, often measured in nanoseconds. A clock’s period is calculated as 1 ÷ <i>frequency</i>.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">phase</samp></dt><dd>   The characteristic of a signal that describes the current position of its waveform, or its relationship in time to another signal.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">phase-locked loop (PLL)</samp></dt><dd>   A primitive commonly used as the main clock generator for an FPGA. It can generate multiple clock signals at different frequencies and manage the relationships between them.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">physical constraint file</samp></dt><dd>   A file that maps the signals in your design to physical pins on the FPGA.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">place and route</samp></dt><dd>   The design tool that takes your synthesized design and maps it to physical locations on your specific FPGA. Also performs timing analysis, which reports if a design can run successfully at the requested clock frequency.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">primitive</samp></dt><dd>   A component within your FPGA dedicated to a particular task, such as a block RAM, PLL, or DSP block. Also called <i>hard IP</i>.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">primitive instantiation</samp></dt><dd>   Directly creating a primitive FPGA component by using its template. This method allows you to get exactly the primitive you want, without relying on the tools to make any assumptions for you.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">propagation delay</samp></dt><dd>   The amount of time it takes for a signal to travel from a source to a destination.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">protocol</samp></dt><dd>   A system of rules defining how two or more devices communicate.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">random-access memory (RAM)</samp></dt><dd>    Memory that can be accessed in any order, often from one port (single-port) or two ports (dual-port).</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">register</samp></dt><dd>   Another word for a flip-flop.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">routing</samp></dt><dd>   Wiring inside an FPGA that gives it its flexibility, but at a higher dollar cost. Also called <i>interconnect</i>.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">sampling</samp></dt><dd>   The process of converting an analog signal into a digital signal by taking discrete measurements of it over time.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">self-checking testbench</samp></dt><dd>   A testbench that automatically reports if a design is behaving as expected, without your having to inspect the resulting waveform.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">self-clocking signal</samp></dt><dd>   A signal that uses an encoding scheme to combine a clock and data signal together, such that separate clock and data paths can be merged into a single interface. This technique is essential for SerDes.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">sequential logic</samp></dt><dd>   Logic for which the outputs are determined both from present inputs and previous outputs (also called <i>synchronous logic</i>). Sequential logic generates flip-flops in an FPGA.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">SerDes (serializer/deserializer)</samp></dt><dd>   An FPGA primitive used to send data at high rates between a transmitting and receiving device. Parallel data is <span aria-label=" Page 274. " epub:type="pagebreak" id="pg_274" role="doc-pagebreak"/>converted to serial data and embedded with a clock signal before transmission. On the receiving end, the clock and data signals are extracted, and the serial data is converted back to parallel.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">serial communication</samp></dt><dd>   A method of transmitting data where bits are sent one at a time.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">set/reset</samp></dt><dd>   An input that, when active, will reset the flip-flop to a default value.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">setup time</samp></dt><dd>   The amount of time the input to a flip-flop should be stable before a clock edge to avoid a metastable condition.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">shift register</samp></dt><dd>   A chain of flip-flops where the output of one flip-flop is connected to the input of the next.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">sign bit</samp></dt><dd>   The most significant bit in a signed number that indicates whether the number is negative (sign bit is 1) or positive (sign bit is 0).</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">signed</samp></dt><dd>   Refers to a signal that can hold positive or negative data.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">sign extension</samp></dt><dd>   The operation of increasing the number of bits of a binary number while preserving the number’s sign and value.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">simulation</samp></dt><dd>   The process of using a computer to inject test cases into your FPGA code to see how the code responds.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">single data rate (SDR)</samp></dt><dd>   Sending data on only one edge of each clock cycle, most often the rising edge.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">single-ended signaling</samp></dt><dd>   A method of transmitting electrical signals where one wire carries the signal, which is referenced to ground.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">slew rate</samp></dt><dd>   The rate of change allowed for an output signal, usually specified in qualitative terms, such as fast, medium, or slow.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">state</samp></dt><dd>   In a state machine, a status where the system is waiting to execute a transition. A state can be changed when an event triggers a transition, or if the state itself creates a transition to another state.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">state machine</samp></dt><dd>   Sometimes called a <i>finite state machine (FSM)</i>, a method of controlling the flow through a sequence of operations inside an FPGA.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">synthesis</samp></dt><dd>   The design tool that turns your VHDL or Verilog code into low-level components within your FPGA, such as LUTs, flip-flops, and block RAMs. Similar to a compiler for a programming language like C.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">system on a chip (SoC)</samp></dt><dd>   An integrated circuit that combines many components of an electronic system into a single package. For example, an FPGA that has a dedicated CPU might be considered an SoC.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">SystemVerilog</samp></dt><dd>   A programming language that is a superset of Verilog, with added features that make it useful for verification.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">testbench</samp></dt><dd>   Test code that exercises your FPGA design code in a simulation environment so you can analyze the design to see if it’s behaving as expected.</dd></dl>
<dl><dt role="term"><span aria-label=" Page 275. " epub:type="pagebreak" id="pg_275" role="doc-pagebreak"/><samp class="SANS_Futura_Std_Bold_Condensed_B_11">timing errors</samp></dt><dd>   An output of the place and route process that shows signals that might be subject to metastability issues, which could cause your FPGA design to behave unpredictably.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">trade study</samp></dt><dd>   The act of selecting a technical solution in engineering by examining multiple possibilities and weighing each by its strengths and weaknesses.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">transceiver</samp></dt><dd>   A device that can both transmit and receive communications.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">transition</samp></dt><dd>   The action of moving from one state to another in a state machine.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">truth table</samp></dt><dd>   A table representation of a Boolean equation, listing all possible input combinations and the corresponding outputs.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">two’s complement</samp></dt><dd>   A mathematical operation that converts between positive and negative binary numbers. To take the two’s complement, you invert the bits and add 1.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">unit under test (UUT)</samp></dt><dd>   The block of code being tested by a testbench. Also called the <i>device under test (DUT)</i>.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">universal asynchronous receiver transmitter (UART)</samp></dt><dd>   An interface where data is transmitted or received asynchronously, meaning without the use of a clock. Common for exchanging low data rate information, for example between an FPGA and a computer.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">unsigned</samp></dt><dd>   Refers to a signal that can hold only positive data, not negative data.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">utilization report</samp></dt><dd>   An output of the synthesis tool that tells you what percentage of your FPGA resources you’ve used up.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">verification</samp></dt><dd>   The process of thoroughly testing an FPGA or ASIC design to ensure it’s working as intended.</dd></dl>
<dl><dt role="term"><samp class="SANS_Futura_Std_Bold_Condensed_B_11">waveform</samp></dt><dd>   A feature of an FPGA simulation tool that shows a visual representation of the signals in your test environment over time.</dd></dl>
</section>
</body>
</html>