#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c66a5c89e0 .scope module, "tb_cpu" "tb_cpu" 2 4;
 .timescale -9 -9;
P_000001c66a50a230 .param/l "AWIDTH" 0 2 7, +C4<00000000000000000000000000000101>;
P_000001c66a50a268 .param/l "WIDTH_DATA" 0 2 6, +C4<00000000000000000000000000010000>;
v000001c66a627640_0 .var "clk", 0 0;
v000001c66a6267e0_0 .var "instruction", 15 0;
v000001c66a626100_0 .var "reset", 0 0;
S_000001c66a5c8300 .scope module, "u_cpu" "cpu" 2 14, 3 4 0, S_000001c66a5c89e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /OUTPUT 5 "address_memory_inst";
    .port_info 4 /OUTPUT 1 "read_inst_enable";
    .port_info 5 /OUTPUT 16 "memory_data_out";
    .port_info 6 /INPUT 16 "memory_data_in";
    .port_info 7 /OUTPUT 1 "read_data_enable";
    .port_info 8 /OUTPUT 1 "write_data_enable";
    .port_info 9 /OUTPUT 10 "address_memory_data";
    .port_info 10 /INPUT 16 "result_alu";
    .port_info 11 /OUTPUT 16 "operand_a";
    .port_info 12 /OUTPUT 16 "operand_b";
    .port_info 13 /OUTPUT 4 "op_ALU";
    .port_info 14 /INPUT 1 "stack_full_operations";
    .port_info 15 /INPUT 1 "stack_empty_operations";
    .port_info 16 /OUTPUT 1 "stack_push_operations";
    .port_info 17 /OUTPUT 1 "stack_pop_operations";
    .port_info 18 /INPUT 16 "stack_data_out_operations";
    .port_info 19 /OUTPUT 16 "stack_data_in_operations";
    .port_info 20 /INPUT 1 "stack_full_subroutines";
    .port_info 21 /INPUT 1 "stack_empty_subroutines";
    .port_info 22 /OUTPUT 1 "stack_push_subroutines";
    .port_info 23 /OUTPUT 1 "stack_pop_subroutines";
    .port_info 24 /INPUT 16 "stack_data_out_subroutines";
    .port_info 25 /OUTPUT 16 "stack_data_in_subroutines";
P_000001c66a5c9600 .param/l "ADD" 1 3 50, +C4<00000000000000000000000000000100>;
P_000001c66a5c9638 .param/l "AND" 1 3 54, +C4<00000000000000000000000000001000>;
P_000001c66a5c9670 .param/l "AWIDTH" 0 3 5, +C4<00000000000000000000000000000101>;
P_000001c66a5c96a8 .param/l "CALL" 1 3 66, +C4<00000000000000000000000000010100>;
P_000001c66a5c96e0 .param/l "CMP" 1 3 58, +C4<00000000000000000000000000001100>;
P_000001c66a5c9718 .param/l "CMP_IF_EQ" 1 3 83, +C4<00000000000000000000000000001111>;
P_000001c66a5c9750 .param/l "CMP_IF_GE" 1 3 89, +C4<00000000000000000000000000010101>;
P_000001c66a5c9788 .param/l "CMP_IF_GT" 1 3 85, +C4<00000000000000000000000000010001>;
P_000001c66a5c97c0 .param/l "CMP_IF_LE" 1 3 91, +C4<00000000000000000000000000010111>;
P_000001c66a5c97f8 .param/l "CMP_IF_LT" 1 3 87, +C4<00000000000000000000000000010011>;
P_000001c66a5c9830 .param/l "DECODE" 1 3 73, +C4<00000000000000000000000000000011>;
P_000001c66a5c9868 .param/l "DIV" 1 3 53, +C4<00000000000000000000000000000111>;
P_000001c66a5c98a0 .param/l "ENABLE_WRITE_DATA" 1 3 80, +C4<00000000000000000000000000001011>;
P_000001c66a5c98d8 .param/l "GET_DATA" 1 3 78, +C4<00000000000000000000000000001000>;
P_000001c66a5c9910 .param/l "GET_INST" 1 3 71, +C4<00000000000000000000000000000001>;
P_000001c66a5c9948 .param/l "GET_TEMP1" 1 3 95, +C4<00000000000000000000000000011011>;
P_000001c66a5c9980 .param/l "GET_TEMP2" 1 3 96, +C4<00000000000000000000000000011100>;
P_000001c66a5c99b8 .param/l "GOTO" 1 3 60, +C4<00000000000000000000000000001110>;
P_000001c66a5c99f0 .param/l "IF_EQ" 1 3 61, +C4<00000000000000000000000000001111>;
P_000001c66a5c9a28 .param/l "IF_GE" 1 3 64, +C4<00000000000000000000000000010010>;
P_000001c66a5c9a60 .param/l "IF_GT" 1 3 62, +C4<00000000000000000000000000010000>;
P_000001c66a5c9a98 .param/l "IF_LE" 1 3 65, +C4<00000000000000000000000000010011>;
P_000001c66a5c9ad0 .param/l "IF_LT" 1 3 63, +C4<00000000000000000000000000010001>;
P_000001c66a5c9b08 .param/l "LOAD_INST" 1 3 70, +C4<00000000000000000000000000000000>;
P_000001c66a5c9b40 .param/l "MUL" 1 3 52, +C4<00000000000000000000000000000110>;
P_000001c66a5c9b78 .param/l "NAND" 1 3 55, +C4<00000000000000000000000000001001>;
P_000001c66a5c9bb0 .param/l "NOT" 1 3 59, +C4<00000000000000000000000000001101>;
P_000001c66a5c9be8 .param/l "OP_ALU" 1 3 76, +C4<00000000000000000000000000000110>;
P_000001c66a5c9c20 .param/l "OR" 1 3 56, +C4<00000000000000000000000000001010>;
P_000001c66a5c9c58 .param/l "PCOUNTER_INC" 1 3 72, +C4<00000000000000000000000000000010>;
P_000001c66a5c9c90 .param/l "POP" 1 3 49, +C4<00000000000000000000000000000011>;
P_000001c66a5c9cc8 .param/l "POP_IF_EQ" 1 3 82, +C4<00000000000000000000000000001110>;
P_000001c66a5c9d00 .param/l "POP_IF_GE" 1 3 88, +C4<00000000000000000000000000010100>;
P_000001c66a5c9d38 .param/l "POP_IF_GT" 1 3 84, +C4<00000000000000000000000000010000>;
P_000001c66a5c9d70 .param/l "POP_IF_LE" 1 3 90, +C4<00000000000000000000000000010110>;
P_000001c66a5c9da8 .param/l "POP_IF_LT" 1 3 86, +C4<00000000000000000000000000010010>;
P_000001c66a5c9de0 .param/l "POP_SUBROUTINE" 1 3 93, +C4<00000000000000000000000000011001>;
P_000001c66a5c9e18 .param/l "POP_TEMP1" 1 3 74, +C4<00000000000000000000000000000100>;
P_000001c66a5c9e50 .param/l "POP_TEMP2" 1 3 75, +C4<00000000000000000000000000000101>;
P_000001c66a5c9e88 .param/l "PUSH" 1 3 46, +C4<00000000000000000000000000000000>;
P_000001c66a5c9ec0 .param/l "PUSH_I" 1 3 47, +C4<00000000000000000000000000000001>;
P_000001c66a5c9ef8 .param/l "PUSH_M" 1 3 79, +C4<00000000000000000000000000001001>;
P_000001c66a5c9f30 .param/l "PUSH_OP_RESULT" 1 3 77, +C4<00000000000000000000000000000111>;
P_000001c66a5c9f68 .param/l "PUSH_SUBROUTINE" 1 3 92, +C4<00000000000000000000000000011000>;
P_000001c66a5c9fa0 .param/l "PUSH_T" 1 3 48, +C4<00000000000000000000000000000010>;
P_000001c66a5c9fd8 .param/l "RESET" 1 3 97, +C4<00000000000000000000000000011100>;
P_000001c66a5ca010 .param/l "RET" 1 3 67, +C4<00000000000000000000000000010101>;
P_000001c66a5ca048 .param/l "SUB" 1 3 51, +C4<00000000000000000000000000000101>;
P_000001c66a5ca080 .param/l "UPDATE_PCOUNTER" 1 3 94, +C4<00000000000000000000000000011010>;
P_000001c66a5ca0b8 .param/l "WIDTH_DATA" 0 3 5, +C4<00000000000000000000000000010000>;
P_000001c66a5ca0f0 .param/l "WRITE_DATA" 1 3 81, +C4<00000000000000000000000000001101>;
P_000001c66a5ca128 .param/l "XOR" 1 3 57, +C4<00000000000000000000000000001011>;
v000001c66a60db10_0 .var "TOS", 15 0;
v000001c66a60e830_0 .var "Temp1", 15 0;
v000001c66a60e6f0_0 .var "Temp2", 15 0;
v000001c66a60e8d0_0 .var "address_memory_data", 9 0;
v000001c66a60e970_0 .var "address_memory_inst", 4 0;
v000001c66a60dbb0_0 .net "clk", 0 0, v000001c66a627640_0;  1 drivers
v000001c66a60dc50_0 .net "instruction", 15 0, v000001c66a6267e0_0;  1 drivers
o000001c66a5cfa98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001c66a626380_0 .net "memory_data_in", 15 0, o000001c66a5cfa98;  0 drivers
v000001c66a627320_0 .var "memory_data_out", 15 0;
v000001c66a627500_0 .var "next_state", 5 0;
v000001c66a6264c0_0 .var "op_ALU", 3 0;
v000001c66a6273c0_0 .var "operand", 10 0;
v000001c66a6278c0_0 .var "operand_a", 15 0;
v000001c66a6262e0_0 .var "operand_b", 15 0;
v000001c66a627140_0 .var "operation", 4 0;
v000001c66a6271e0_0 .var "pcounter", 4 0;
v000001c66a626a60_0 .var "pcounter_next", 4 0;
v000001c66a626920_0 .var "read_data_enable", 0 0;
v000001c66a627460_0 .var "read_inst_enable", 0 0;
v000001c66a627e60_0 .net "reset", 0 0, v000001c66a626100_0;  1 drivers
v000001c66a627280_0 .net "result_alu", 15 0, v000001c66a522e10_0;  1 drivers
v000001c66a627000_0 .net "smp_empty_operations", 0 0, v000001c66a5c8c10_0;  1 drivers
v000001c66a626b00_0 .var "stack_data_in_operations", 15 0;
v000001c66a626ec0_0 .var "stack_data_in_subroutines", 15 0;
v000001c66a626560_0 .net "stack_data_out_operations", 15 0, v000001c66a5c8b70_0;  1 drivers
v000001c66a626060_0 .net "stack_data_out_subroutines", 15 0, v000001c66a60de30_0;  1 drivers
o000001c66a5cfc78 .functor BUFZ 1, C4<z>; HiZ drive
v000001c66a626600_0 .net "stack_empty_operations", 0 0, o000001c66a5cfc78;  0 drivers
v000001c66a627dc0_0 .net "stack_empty_subroutines", 0 0, v000001c66a60e010_0;  1 drivers
v000001c66a626ba0_0 .net "stack_full_operations", 0 0, v000001c66a60e0b0_0;  1 drivers
v000001c66a626c40_0 .net "stack_full_subroutines", 0 0, v000001c66a60e470_0;  1 drivers
v000001c66a6266a0_0 .var "stack_pop_operations", 0 0;
v000001c66a627960_0 .var "stack_pop_subroutines", 0 0;
v000001c66a627aa0_0 .var "stack_push_operations", 0 0;
v000001c66a6275a0_0 .var "stack_push_subroutines", 0 0;
v000001c66a627c80_0 .var "state", 5 0;
v000001c66a626d80_0 .var "write_data_enable", 0 0;
E_000001c66a5bc3b0/0 .event anyedge, v000001c66a627c80_0, v000001c66a6271e0_0, v000001c66a627140_0, v000001c66a6273c0_0;
E_000001c66a5bc3b0/1 .event anyedge, v000001c66a60e830_0, v000001c66a5c8b70_0, v000001c66a60e6f0_0, v000001c66a522e10_0;
E_000001c66a5bc3b0/2 .event anyedge, v000001c66a626380_0, v000001c66a60db10_0, v000001c66a60de30_0, v000001c66a60e470_0;
E_000001c66a5bc3b0 .event/or E_000001c66a5bc3b0/0, E_000001c66a5bc3b0/1, E_000001c66a5bc3b0/2;
E_000001c66a5bc8f0 .event anyedge, v000001c66a60dc50_0;
L_000001c66a627f00 .part v000001c66a6267e0_0, 11, 5;
S_000001c66a59ed40 .scope module, "alu_cpu" "alu" 3 103, 4 1 0, S_000001c66a5c8300;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "operand_a";
    .port_info 1 /INPUT 16 "operand_b";
    .port_info 2 /INPUT 5 "op_code";
    .port_info 3 /OUTPUT 16 "result";
P_000001c66a59eed0 .param/l "ADD" 1 4 12, +C4<00000000000000000000000000000100>;
P_000001c66a59ef08 .param/l "AND" 1 4 16, +C4<00000000000000000000000000001000>;
P_000001c66a59ef40 .param/l "CMP" 1 4 20, +C4<00000000000000000000000000001100>;
P_000001c66a59ef78 .param/l "DIV" 1 4 15, +C4<00000000000000000000000000000111>;
P_000001c66a59efb0 .param/l "MUL" 1 4 14, +C4<00000000000000000000000000000110>;
P_000001c66a59efe8 .param/l "NAND" 1 4 17, +C4<00000000000000000000000000001001>;
P_000001c66a59f020 .param/l "NOT" 1 4 21, +C4<00000000000000000000000000001101>;
P_000001c66a59f058 .param/l "OR" 1 4 18, +C4<00000000000000000000000000001010>;
P_000001c66a59f090 .param/l "SUB" 1 4 13, +C4<00000000000000000000000000000101>;
P_000001c66a59f0c8 .param/l "WIDTH_DATA" 0 4 2, +C4<00000000000000000000000000010000>;
P_000001c66a59f100 .param/l "XOR" 1 4 19, +C4<00000000000000000000000000001011>;
v000001c66a5a9490_0 .net "op_code", 4 0, L_000001c66a627f00;  1 drivers
v000001c66a5aad40_0 .net "operand_a", 15 0, v000001c66a6278c0_0;  1 drivers
v000001c66a5545e0_0 .net "operand_b", 15 0, v000001c66a6262e0_0;  1 drivers
v000001c66a522e10_0 .var "result", 15 0;
E_000001c66a5bcc30 .event anyedge, v000001c66a5a9490_0, v000001c66a5aad40_0, v000001c66a5545e0_0;
S_000001c66a5681b0 .scope module, "stack_operations" "stack" 3 111, 5 1 0, S_000001c66a5c8300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000001c66a50af30 .param/l "DEPTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_000001c66a50af68 .param/l "WIDTH_DATA" 0 5 2, +C4<00000000000000000000000000010000>;
v000001c66a5b0010_0 .net "clk", 0 0, v000001c66a627640_0;  alias, 1 drivers
v000001c66a5b04b0_0 .net "data_in", 15 0, v000001c66a626b00_0;  1 drivers
v000001c66a5c8b70_0 .var "data_out", 15 0;
v000001c66a5c8c10_0 .var "empty", 0 0;
v000001c66a60e0b0_0 .var "full", 0 0;
v000001c66a60dd90_0 .net "pop", 0 0, v000001c66a6266a0_0;  1 drivers
v000001c66a60df70_0 .net "push", 0 0, v000001c66a627aa0_0;  1 drivers
v000001c66a60ded0_0 .net "reset", 0 0, v000001c66a626100_0;  alias, 1 drivers
v000001c66a60e3d0 .array "stack", 0 31, 15 0;
v000001c66a60e510_0 .var "topPositionStack", 31 0;
v000001c66a60e790_0 .var "topPositionStack_next", 31 0;
E_000001c66a5bc3f0 .event posedge, v000001c66a5b0010_0;
E_000001c66a5bccf0/0 .event anyedge, v000001c66a60df70_0, v000001c66a60e0b0_0, v000001c66a60e510_0, v000001c66a60dd90_0;
E_000001c66a5bccf0/1 .event anyedge, v000001c66a5c8c10_0;
E_000001c66a5bccf0 .event/or E_000001c66a5bccf0/0, E_000001c66a5bccf0/1;
E_000001c66a5bc7f0 .event anyedge, v000001c66a60e510_0;
S_000001c66a568340 .scope module, "stack_subroutines" "stack" 3 123, 5 1 0, S_000001c66a5c8300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000001c66a509830 .param/l "DEPTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_000001c66a509868 .param/l "WIDTH_DATA" 0 5 2, +C4<00000000000000000000000000010000>;
v000001c66a60da70_0 .net "clk", 0 0, v000001c66a627640_0;  alias, 1 drivers
v000001c66a60dcf0_0 .net "data_in", 15 0, v000001c66a626ec0_0;  1 drivers
v000001c66a60de30_0 .var "data_out", 15 0;
v000001c66a60e010_0 .var "empty", 0 0;
v000001c66a60e470_0 .var "full", 0 0;
v000001c66a60e290_0 .net "pop", 0 0, v000001c66a627960_0;  1 drivers
v000001c66a60e150_0 .net "push", 0 0, v000001c66a6275a0_0;  1 drivers
v000001c66a60e1f0_0 .net "reset", 0 0, v000001c66a626100_0;  alias, 1 drivers
v000001c66a60e330 .array "stack", 0 31, 15 0;
v000001c66a60e5b0_0 .var "topPositionStack", 31 0;
v000001c66a60e650_0 .var "topPositionStack_next", 31 0;
E_000001c66a5bc430/0 .event anyedge, v000001c66a60e150_0, v000001c66a60e470_0, v000001c66a60e5b0_0, v000001c66a60e290_0;
E_000001c66a5bc430/1 .event anyedge, v000001c66a60e010_0;
E_000001c66a5bc430 .event/or E_000001c66a5bc430/0, E_000001c66a5bc430/1;
E_000001c66a5bcaf0 .event anyedge, v000001c66a60e5b0_0;
    .scope S_000001c66a59ed40;
T_0 ;
    %wait E_000001c66a5bcc30;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %load/vec4 v000001c66a5a9490_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v000001c66a5aad40_0;
    %load/vec4 v000001c66a5545e0_0;
    %add;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v000001c66a5aad40_0;
    %load/vec4 v000001c66a5545e0_0;
    %sub;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v000001c66a5aad40_0;
    %load/vec4 v000001c66a5545e0_0;
    %mul;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v000001c66a5545e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v000001c66a5aad40_0;
    %load/vec4 v000001c66a5545e0_0;
    %div;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a522e10_0, 0, 16;
T_0.12 ;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v000001c66a5aad40_0;
    %load/vec4 v000001c66a5545e0_0;
    %and;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000001c66a5aad40_0;
    %load/vec4 v000001c66a5545e0_0;
    %and;
    %inv;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v000001c66a5aad40_0;
    %load/vec4 v000001c66a5545e0_0;
    %or;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v000001c66a5aad40_0;
    %inv;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v000001c66a5aad40_0;
    %load/vec4 v000001c66a5545e0_0;
    %cmp/e;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v000001c66a5545e0_0;
    %load/vec4 v000001c66a5aad40_0;
    %cmp/u;
    %jmp/0xz  T_0.15, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001c66a522e10_0, 0, 16;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000001c66a522e10_0, 0, 16;
T_0.16 ;
T_0.14 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c66a5681b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c66a60e510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c66a60e790_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000001c66a5681b0;
T_2 ;
    %wait E_000001c66a5bc7f0;
    %load/vec4 v000001c66a60e510_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c66a60e0b0_0, 0, 1;
    %load/vec4 v000001c66a60e510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c66a5c8c10_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c66a5681b0;
T_3 ;
    %wait E_000001c66a5bc3f0;
    %load/vec4 v000001c66a60ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c66a60e510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c66a60e0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c66a5c8c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c66a5c8b70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c66a60df70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001c66a60e0b0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %vpi_call 5 30 "$display", "Pushing %d", v000001c66a5b04b0_0 {0 0 0};
    %load/vec4 v000001c66a5b04b0_0;
    %ix/getv 3, v000001c66a60e510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c66a60e3d0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001c66a60dd90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v000001c66a5c8c10_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000001c66a60e510_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c66a60e3d0, 4;
    %vpi_call 5 34 "$display", "Popping %d", S<0,vec4,u16> {1 0 0};
    %load/vec4 v000001c66a60e510_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c66a60e3d0, 4;
    %assign/vec4 v000001c66a5c8b70_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c66a5681b0;
T_4 ;
    %wait E_000001c66a5bccf0;
    %load/vec4 v000001c66a60df70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001c66a60e0b0_0;
    %nor/r;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001c66a60e510_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c66a60e790_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c66a60dd90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v000001c66a5c8c10_0;
    %nor/r;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v000001c66a60e510_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c66a60e790_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v000001c66a60e510_0;
    %store/vec4 v000001c66a60e790_0, 0, 32;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c66a5681b0;
T_5 ;
    %wait E_000001c66a5bc3f0;
    %load/vec4 v000001c66a60ded0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c66a60e790_0;
    %assign/vec4 v000001c66a60e510_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c66a568340;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c66a60e5b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c66a60e650_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_000001c66a568340;
T_7 ;
    %wait E_000001c66a5bcaf0;
    %load/vec4 v000001c66a60e5b0_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c66a60e470_0, 0, 1;
    %load/vec4 v000001c66a60e5b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c66a60e010_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c66a568340;
T_8 ;
    %wait E_000001c66a5bc3f0;
    %load/vec4 v000001c66a60e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c66a60e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c66a60e470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c66a60e010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c66a60de30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c66a60e150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v000001c66a60e470_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call 5 30 "$display", "Pushing %d", v000001c66a60dcf0_0 {0 0 0};
    %load/vec4 v000001c66a60dcf0_0;
    %ix/getv 3, v000001c66a60e5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c66a60e330, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001c66a60e290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v000001c66a60e010_0;
    %nor/r;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v000001c66a60e5b0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c66a60e330, 4;
    %vpi_call 5 34 "$display", "Popping %d", S<0,vec4,u16> {1 0 0};
    %load/vec4 v000001c66a60e5b0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c66a60e330, 4;
    %assign/vec4 v000001c66a60de30_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c66a568340;
T_9 ;
    %wait E_000001c66a5bc430;
    %load/vec4 v000001c66a60e150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v000001c66a60e470_0;
    %nor/r;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001c66a60e5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c66a60e650_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c66a60e290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.5, 9;
    %load/vec4 v000001c66a60e010_0;
    %nor/r;
    %and;
T_9.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.3, 8;
    %load/vec4 v000001c66a60e5b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c66a60e650_0, 0, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v000001c66a60e5b0_0;
    %store/vec4 v000001c66a60e650_0, 0, 32;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001c66a568340;
T_10 ;
    %wait E_000001c66a5bc3f0;
    %load/vec4 v000001c66a60e1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001c66a60e650_0;
    %assign/vec4 v000001c66a60e5b0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c66a5c8300;
T_11 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c66a6271e0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a60e830_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a60e6f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a60db10_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c66a627140_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001c66a6273c0_0, 0, 11;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627c80_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %end;
    .thread T_11;
    .scope S_000001c66a5c8300;
T_12 ;
    %wait E_000001c66a5bc8f0;
    %load/vec4 v000001c66a60dc50_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000001c66a627140_0, 0, 5;
    %load/vec4 v000001c66a60dc50_0;
    %parti/s 11, 0, 2;
    %store/vec4 v000001c66a6273c0_0, 0, 11;
    %vpi_call 3 147 "$display", "instruction: %b", v000001c66a60dc50_0 {0 0 0};
    %vpi_call 3 148 "$display", "operation: %b", v000001c66a627140_0 {0 0 0};
    %vpi_call 3 149 "$display", "operand: %b\012", v000001c66a6273c0_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001c66a5c8300;
T_13 ;
    %wait E_000001c66a5bc3f0;
    %load/vec4 v000001c66a627e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001c66a627c80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c66a6271e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c66a626a60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c66a60e830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c66a60e6f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c66a60db10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001c66a627500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c66a627aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c66a6266a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c66a626b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c66a6275a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c66a627960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c66a626ec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c66a6278c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001c66a6262e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001c66a627500_0;
    %assign/vec4 v000001c66a627c80_0, 0;
    %load/vec4 v000001c66a626a60_0;
    %assign/vec4 v000001c66a6271e0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c66a5c8300;
T_14 ;
    %wait E_000001c66a5bc3b0;
    %load/vec4 v000001c66a627c80_0;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_14.27, 6;
    %jmp T_14.28;
T_14.0 ;
    %vpi_call 3 180 "$display", "State - RESET" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c66a6271e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c66a626a60_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a60e830_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a60e6f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a60db10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a627aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a626d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a6275a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a627960_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a6278c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001c66a6262e0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c66a6264c0_0, 0, 4;
    %jmp T_14.28;
T_14.1 ;
    %vpi_call 3 197 "$display", "State - LOAD_INST" {0 0 0};
    %vpi_call 3 198 "$display", "pcounter: %d", v000001c66a6271e0_0 {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a6271e0_0;
    %store/vec4 v000001c66a60e970_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a627460_0, 0, 1;
    %jmp T_14.28;
T_14.2 ;
    %vpi_call 3 204 "$display", "State - GET_INST" {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a627460_0, 0, 1;
    %jmp T_14.28;
T_14.3 ;
    %vpi_call 3 210 "$display", "State - PCOUNTER_INC" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a6271e0_0;
    %addi 1, 0, 5;
    %store/vec4 v000001c66a626a60_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a627aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a626d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a627aa0_0, 0, 1;
    %jmp T_14.28;
T_14.4 ;
    %vpi_call 3 220 "$display", "State - DECODE" {0 0 0};
    %load/vec4 v000001c66a627140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_14.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_14.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_14.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_14.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_14.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_14.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_14.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_14.36, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_14.37, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_14.38, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_14.39, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_14.40, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_14.41, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_14.42, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_14.43, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_14.44, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_14.45, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_14.46, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_14.47, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_14.48, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_14.49, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_14.50, 6;
    %vpi_call 3 291 "$display", "OP - default" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %jmp T_14.52;
T_14.29 ;
    %vpi_call 3 223 "$display", "OP - PUSH" {0 0 0};
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a626920_0, 0, 1;
    %load/vec4 v000001c66a6273c0_0;
    %pad/u 10;
    %store/vec4 v000001c66a60e8d0_0, 0, 10;
    %jmp T_14.52;
T_14.30 ;
    %vpi_call 3 229 "$display", "OP - PUSH_I" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a6273c0_0;
    %pad/u 16;
    %store/vec4 v000001c66a626b00_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a627aa0_0, 0, 1;
    %jmp T_14.52;
T_14.31 ;
    %vpi_call 3 235 "$display", "OP - PUSH_T" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a60e830_0;
    %store/vec4 v000001c66a626b00_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a627aa0_0, 0, 1;
    %jmp T_14.52;
T_14.32 ;
    %vpi_call 3 241 "$display", "OP - POP" {0 0 0};
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %jmp T_14.52;
T_14.33 ;
    %vpi_call 3 246 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %jmp T_14.52;
T_14.34 ;
    %vpi_call 3 246 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %jmp T_14.52;
T_14.35 ;
    %vpi_call 3 246 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %jmp T_14.52;
T_14.36 ;
    %vpi_call 3 246 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %jmp T_14.52;
T_14.37 ;
    %vpi_call 3 246 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %jmp T_14.52;
T_14.38 ;
    %vpi_call 3 246 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %jmp T_14.52;
T_14.39 ;
    %vpi_call 3 246 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %jmp T_14.52;
T_14.40 ;
    %vpi_call 3 246 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %jmp T_14.52;
T_14.41 ;
    %vpi_call 3 246 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %jmp T_14.52;
T_14.42 ;
    %vpi_call 3 246 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %jmp T_14.52;
T_14.43 ;
    %vpi_call 3 250 "$display", "OP - GOTO" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a6273c0_0;
    %pad/u 5;
    %assign/vec4 v000001c66a626a60_0, 0;
    %jmp T_14.52;
T_14.44 ;
    %vpi_call 3 255 "$display", "OP - IF_EQ" {0 0 0};
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %jmp T_14.52;
T_14.45 ;
    %vpi_call 3 260 "$display", "OP - IF_GT" {0 0 0};
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %jmp T_14.52;
T_14.46 ;
    %vpi_call 3 265 "$display", "OP - IF_LT" {0 0 0};
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %jmp T_14.52;
T_14.47 ;
    %vpi_call 3 270 "$display", "OP - IF_GE" {0 0 0};
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %jmp T_14.52;
T_14.48 ;
    %vpi_call 3 275 "$display", "OP - IF_LE" {0 0 0};
    %pushi/vec4 22, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %jmp T_14.52;
T_14.49 ;
    %vpi_call 3 280 "$display", "OP - CALL" {0 0 0};
    %pushi/vec4 24, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a6271e0_0;
    %pad/u 16;
    %store/vec4 v000001c66a626ec0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a6275a0_0, 0, 1;
    %jmp T_14.52;
T_14.50 ;
    %vpi_call 3 286 "$display", "OP - RET" {0 0 0};
    %pushi/vec4 25, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a627960_0, 0, 1;
    %jmp T_14.52;
T_14.52 ;
    %pop/vec4 1;
    %jmp T_14.28;
T_14.5 ;
    %vpi_call 3 297 "$display", "State - POP_TEMP1" {0 0 0};
    %pushi/vec4 27, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %vpi_call 3 300 "$display", "stack_data_out_operations: %d", v000001c66a626560_0 {0 0 0};
    %jmp T_14.28;
T_14.6 ;
    %vpi_call 3 303 "$display", "State - GET_TEMP1" {0 0 0};
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a626560_0;
    %store/vec4 v000001c66a60e830_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %vpi_call 3 307 "$display", "stack_data_out_operations: %d", v000001c66a626560_0 {0 0 0};
    %jmp T_14.28;
T_14.7 ;
    %vpi_call 3 310 "$display", "State - POP_TEMP2" {0 0 0};
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %vpi_call 3 313 "$display", "stack_data_out_operations: %d", v000001c66a626560_0 {0 0 0};
    %jmp T_14.28;
T_14.8 ;
    %vpi_call 3 316 "$display", "State - GET_TEMP2" {0 0 0};
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a626560_0;
    %store/vec4 v000001c66a60e6f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %vpi_call 3 320 "$display", "stack_data_out_operations: %d", v000001c66a626560_0 {0 0 0};
    %jmp T_14.28;
T_14.9 ;
    %vpi_call 3 323 "$display", "State - OP_ALU" {0 0 0};
    %vpi_call 3 324 "$display", "Temp1: %d", v000001c66a60e830_0 {0 0 0};
    %vpi_call 3 325 "$display", "Temp2: %d", v000001c66a60e6f0_0 {0 0 0};
    %pushi/vec4 7, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a60e830_0;
    %store/vec4 v000001c66a6278c0_0, 0, 16;
    %load/vec4 v000001c66a60e6f0_0;
    %store/vec4 v000001c66a6262e0_0, 0, 16;
    %load/vec4 v000001c66a627140_0;
    %pad/u 4;
    %store/vec4 v000001c66a6264c0_0, 0, 4;
    %jmp T_14.28;
T_14.10 ;
    %vpi_call 3 332 "$display", "State - PUSH_OP_RESULT" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a627280_0;
    %store/vec4 v000001c66a626b00_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a627aa0_0, 0, 1;
    %jmp T_14.28;
T_14.11 ;
    %vpi_call 3 338 "$display", "State - GET_DATA" {0 0 0};
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a627aa0_0, 0, 1;
    %jmp T_14.28;
T_14.12 ;
    %vpi_call 3 344 "$display", "State - PUSH_M" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a626380_0;
    %store/vec4 v000001c66a626b00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a627aa0_0, 0, 1;
    %jmp T_14.28;
T_14.13 ;
    %vpi_call 3 350 "$display", "State - ENABLE_WRITE_DATA" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a626560_0;
    %store/vec4 v000001c66a60db10_0, 0, 16;
    %vpi_call 3 353 "$display", "TOS: %d", v000001c66a60db10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a626d80_0, 0, 1;
    %jmp T_14.28;
T_14.14 ;
    %vpi_call 3 357 "$display", "State - WRITE_DATA" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a60db10_0;
    %store/vec4 v000001c66a627320_0, 0, 16;
    %jmp T_14.28;
T_14.15 ;
    %vpi_call 3 362 "$display", "State - POP_IF_EQ" {0 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a626560_0;
    %store/vec4 v000001c66a60e830_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %jmp T_14.28;
T_14.16 ;
    %vpi_call 3 368 "$display", "State - CMP_IF_EQ" {0 0 0};
    %load/vec4 v000001c66a60e830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.53, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a6273c0_0;
    %pad/u 5;
    %store/vec4 v000001c66a626a60_0, 0, 5;
    %jmp T_14.54;
T_14.53 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
T_14.54 ;
    %jmp T_14.28;
T_14.17 ;
    %vpi_call 3 379 "$display", "State - POP_IF_GT" {0 0 0};
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a626560_0;
    %store/vec4 v000001c66a60e830_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %jmp T_14.28;
T_14.18 ;
    %vpi_call 3 385 "$display", "State - CMP_IF_GT" {0 0 0};
    %load/vec4 v000001c66a60e830_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.55, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a6273c0_0;
    %pad/u 5;
    %store/vec4 v000001c66a626a60_0, 0, 5;
    %jmp T_14.56;
T_14.55 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
T_14.56 ;
    %jmp T_14.28;
T_14.19 ;
    %vpi_call 3 396 "$display", "State - POP_IF_LT" {0 0 0};
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a626560_0;
    %store/vec4 v000001c66a60e830_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %jmp T_14.28;
T_14.20 ;
    %vpi_call 3 402 "$display", "State - CMP_IF_LT" {0 0 0};
    %load/vec4 v000001c66a60e830_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_14.57, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a6273c0_0;
    %pad/u 5;
    %store/vec4 v000001c66a626a60_0, 0, 5;
    %jmp T_14.58;
T_14.57 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
T_14.58 ;
    %jmp T_14.28;
T_14.21 ;
    %vpi_call 3 412 "$display", "State - POP_IF_GE" {0 0 0};
    %pushi/vec4 21, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a626560_0;
    %store/vec4 v000001c66a60e830_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %jmp T_14.28;
T_14.22 ;
    %vpi_call 3 418 "$display", "State - CMP_IF_GE" {0 0 0};
    %load/vec4 v000001c66a60e830_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.59, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a6273c0_0;
    %pad/u 5;
    %store/vec4 v000001c66a626a60_0, 0, 5;
    %jmp T_14.60;
T_14.59 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
T_14.60 ;
    %jmp T_14.28;
T_14.23 ;
    %vpi_call 3 428 "$display", "State - POP_IF_LE" {0 0 0};
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a626560_0;
    %store/vec4 v000001c66a60e830_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a6266a0_0, 0, 1;
    %jmp T_14.28;
T_14.24 ;
    %vpi_call 3 434 "$display", "State - CMP_IF_LE" {0 0 0};
    %load/vec4 v000001c66a60e830_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_14.61, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a6273c0_0;
    %pad/u 5;
    %store/vec4 v000001c66a626a60_0, 0, 5;
    %jmp T_14.62;
T_14.61 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
T_14.62 ;
    %jmp T_14.28;
T_14.25 ;
    %vpi_call 3 444 "$display", "State - PUSH_SUBROUTINE" {0 0 0};
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a6275a0_0, 0, 1;
    %jmp T_14.28;
T_14.26 ;
    %vpi_call 3 449 "$display", "State - POP_SUBROUTINE" {0 0 0};
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a626060_0;
    %pad/u 11;
    %store/vec4 v000001c66a6273c0_0, 0, 11;
    %vpi_call 3 452 "$display", "stack_full_subroutines: %d", v000001c66a626c40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a627960_0, 0, 1;
    %jmp T_14.28;
T_14.27 ;
    %vpi_call 3 456 "$display", "State - UPDATE_PCOUNTER" {0 0 0};
    %vpi_call 3 457 "$display", "operand: %d", v000001c66a6273c0_0 {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001c66a627500_0, 0, 6;
    %load/vec4 v000001c66a6273c0_0;
    %pad/u 5;
    %store/vec4 v000001c66a626a60_0, 0, 5;
    %jmp T_14.28;
T_14.28 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001c66a5c89e0;
T_15 ;
    %delay 5, 0;
    %load/vec4 v000001c66a627640_0;
    %inv;
    %store/vec4 v000001c66a627640_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c66a5c89e0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a627640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c66a626100_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c66a626100_0, 0, 1;
    %vpi_call 2 31 "$display", "\012-------CPU reseted-------\012" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 40965, 0, 16;
    %store/vec4 v000001c66a6267e0_0, 0, 16;
    %delay 40, 0;
    %vpi_call 2 39 "$display", "\012-------END CALL-------\012" {0 0 0};
    %pushi/vec4 40964, 0, 16;
    %store/vec4 v000001c66a6267e0_0, 0, 16;
    %delay 40, 0;
    %vpi_call 2 43 "$display", "\012-------END CALL-------\012" {0 0 0};
    %pushi/vec4 43008, 0, 16;
    %store/vec4 v000001c66a6267e0_0, 0, 16;
    %delay 80, 0;
    %vpi_call 2 47 "$display", "\012-------END RET-------\012" {0 0 0};
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu/alu.v";
    "./stack/stack.v";
