Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Fri Apr 21 22:49:30 2023
| Host             : Will_Surface running 64-bit major release  (build 9200)
| Command          : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
| Design           : Wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 41.148 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 40.350                           |
| Device Static (W)        | 0.799                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    19.346 |     7370 |       --- |             --- |
|   LUT as Logic |    18.803 |     4640 |     63400 |            7.32 |
|   Register     |     0.292 |     1579 |    126800 |            1.25 |
|   CARRY4       |     0.181 |       50 |     15850 |            0.32 |
|   F7/F8 Muxes  |     0.059 |       34 |     63400 |            0.05 |
|   BUFG         |     0.012 |        2 |        32 |            6.25 |
|   Others       |     0.000 |      355 |       --- |             --- |
| Signals        |    19.675 |     6618 |       --- |             --- |
| Block RAM      |     0.379 |        3 |       135 |            2.22 |
| DSPs           |     0.941 |        1 |       240 |            0.42 |
| I/O            |     0.008 |       29 |       210 |           13.81 |
| Static Power   |     0.799 |          |           |                 |
| Total          |    41.148 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    40.882 |      40.319 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.093 |       0.000 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.049 |       0.031 |      0.019 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| Wrapper               |    40.350 |
|   CPU                 |    31.860 |
|     ALU               |     2.106 |
|       SLL_A           |     0.061 |
|       SRA_A           |     0.186 |
|       adder           |     0.250 |
|       mux             |     0.842 |
|       subtracter      |     0.768 |
|     CONTROL           |     0.912 |
|       subtracter      |     0.912 |
|     DX                |     8.072 |
|       A__0            |     0.052 |
|       B               |     0.041 |
|       IR              |     6.972 |
|       PC              |     1.006 |
|     FD                |     7.996 |
|       IR              |     7.860 |
|       PC              |     0.136 |
|     MW                |     3.082 |
|       A               |     2.044 |
|       IR              |     1.039 |
|     MultDivider       |     4.931 |
|       dff             |     0.003 |
|       div             |     3.531 |
|       wal             |     1.398 |
|     PC                |     0.736 |
|       loop1[0].a_dff  |     0.113 |
|       loop1[10].a_dff |     0.044 |
|       loop1[11].a_dff |     0.034 |
|       loop1[12].a_dff |     0.014 |
|       loop1[13].a_dff |     0.012 |
|       loop1[14].a_dff |     0.008 |
|       loop1[15].a_dff |     0.005 |
|       loop1[16].a_dff |     0.008 |
|       loop1[17].a_dff |     0.023 |
|       loop1[18].a_dff |     0.028 |
|       loop1[19].a_dff |     0.020 |
|       loop1[1].a_dff  |     0.053 |
|       loop1[20].a_dff |     0.016 |
|       loop1[21].a_dff |     0.015 |
|       loop1[22].a_dff |     0.003 |
|       loop1[23].a_dff |     0.002 |
|       loop1[24].a_dff |     0.004 |
|       loop1[25].a_dff |     0.018 |
|       loop1[26].a_dff |     0.030 |
|       loop1[27].a_dff |     0.011 |
|       loop1[28].a_dff |     0.012 |
|       loop1[29].a_dff |     0.012 |
|       loop1[2].a_dff  |     0.062 |
|       loop1[30].a_dff |     0.003 |
|       loop1[31].a_dff |     0.001 |
|       loop1[3].a_dff  |     0.032 |
|       loop1[4].a_dff  |     0.022 |
|       loop1[5].a_dff  |     0.026 |
|       loop1[6].a_dff  |     0.016 |
|       loop1[7].a_dff  |     0.010 |
|       loop1[8].a_dff  |     0.019 |
|       loop1[9].a_dff  |     0.060 |
|     TCL               |     0.375 |
|       tff1            |     0.048 |
|       tff10           |     0.011 |
|       tff11           |     0.012 |
|       tff12           |     0.009 |
|       tff13           |     0.011 |
|       tff14           |     0.009 |
|       tff15           |     0.014 |
|       tff16           |     0.009 |
|       tff17           |     0.011 |
|       tff18           |     0.003 |
|       tff19           |     0.005 |
|       tff2            |     0.032 |
|       tff20           |     0.007 |
|       tff21           |     0.004 |
|       tff22           |     0.004 |
|       tff23           |     0.004 |
|       tff24           |     0.005 |
|       tff25           |     0.006 |
|       tff26           |     0.005 |
|       tff27           |     0.005 |
|       tff28           |     0.004 |
|       tff29           |     0.006 |
|       tff3            |     0.025 |
|       tff30           |     0.005 |
|       tff31           |     0.005 |
|       tff32           |     0.004 |
|       tff4            |     0.030 |
|       tff5            |     0.027 |
|       tff6            |     0.018 |
|       tff7            |     0.012 |
|       tff8            |     0.011 |
|       tff9            |     0.012 |
|     TCLW              |     0.363 |
|       tff1            |     0.045 |
|       tff10           |     0.019 |
|       tff12           |     0.018 |
|       tff14           |     0.012 |
|       tff16           |     0.020 |
|       tff18           |     0.015 |
|       tff2            |     0.036 |
|       tff20           |     0.018 |
|       tff22           |     0.011 |
|       tff24           |     0.019 |
|       tff26           |     0.018 |
|       tff28           |     0.018 |
|       tff3            |     0.017 |
|       tff30           |     0.010 |
|       tff32           |     0.027 |
|       tff4            |     0.013 |
|       tff5            |     0.019 |
|       tff6            |     0.020 |
|       tff7            |     0.001 |
|       tff8            |     0.001 |
|       tff9            |     0.001 |
|     XM                |     2.230 |
|       A               |     2.128 |
|       IR              |     0.102 |
|     motor_dff         |     0.026 |
|   InstMem             |     0.773 |
|   RegisterFile        |     7.428 |
|     reg1              |     0.135 |
|       loop1[0].a_dff  |     0.004 |
|       loop1[10].a_dff |     0.003 |
|       loop1[11].a_dff |     0.004 |
|       loop1[12].a_dff |     0.003 |
|       loop1[13].a_dff |     0.005 |
|       loop1[14].a_dff |     0.003 |
|       loop1[15].a_dff |     0.005 |
|       loop1[16].a_dff |     0.004 |
|       loop1[17].a_dff |     0.005 |
|       loop1[18].a_dff |     0.004 |
|       loop1[19].a_dff |     0.005 |
|       loop1[1].a_dff  |     0.003 |
|       loop1[20].a_dff |     0.006 |
|       loop1[21].a_dff |     0.004 |
|       loop1[22].a_dff |     0.005 |
|       loop1[23].a_dff |     0.005 |
|       loop1[24].a_dff |     0.003 |
|       loop1[25].a_dff |     0.004 |
|       loop1[26].a_dff |     0.004 |
|       loop1[27].a_dff |     0.005 |
|       loop1[28].a_dff |     0.005 |
|       loop1[29].a_dff |     0.005 |
|       loop1[2].a_dff  |     0.004 |
|       loop1[30].a_dff |     0.004 |
|       loop1[31].a_dff |     0.005 |
|       loop1[3].a_dff  |     0.004 |
|       loop1[4].a_dff  |     0.006 |
|       loop1[5].a_dff  |     0.004 |
|       loop1[6].a_dff  |     0.005 |
|       loop1[7].a_dff  |     0.004 |
|       loop1[8].a_dff  |     0.004 |
|       loop1[9].a_dff  |     0.003 |
|     reg10             |     0.075 |
|       loop1[0].a_dff  |     0.004 |
|       loop1[10].a_dff |     0.002 |
|       loop1[11].a_dff |     0.002 |
|       loop1[12].a_dff |     0.002 |
|       loop1[13].a_dff |     0.002 |
|       loop1[14].a_dff |     0.002 |
|       loop1[15].a_dff |     0.002 |
|       loop1[16].a_dff |     0.002 |
|       loop1[17].a_dff |     0.002 |
|       loop1[18].a_dff |     0.002 |
|       loop1[19].a_dff |     0.003 |
|       loop1[1].a_dff  |     0.002 |
|       loop1[20].a_dff |     0.002 |
|       loop1[21].a_dff |     0.003 |
|       loop1[22].a_dff |     0.003 |
|       loop1[23].a_dff |     0.002 |
|       loop1[24].a_dff |     0.002 |
|       loop1[25].a_dff |     0.003 |
|       loop1[26].a_dff |     0.003 |
|       loop1[27].a_dff |     0.003 |
|       loop1[28].a_dff |     0.002 |
|       loop1[29].a_dff |     0.003 |
|       loop1[2].a_dff  |     0.002 |
|       loop1[30].a_dff |     0.002 |
|       loop1[31].a_dff |     0.002 |
|       loop1[3].a_dff  |     0.002 |
|       loop1[4].a_dff  |     0.002 |
|       loop1[5].a_dff  |     0.002 |
|       loop1[6].a_dff  |     0.002 |
|       loop1[7].a_dff  |     0.002 |
|       loop1[8].a_dff  |     0.003 |
|       loop1[9].a_dff  |     0.003 |
|     reg12             |     0.002 |
|     reg13             |     0.066 |
|       loop1[0].a_dff  |     0.002 |
|       loop1[10].a_dff |     0.002 |
|       loop1[11].a_dff |     0.002 |
|       loop1[12].a_dff |     0.002 |
|       loop1[13].a_dff |     0.002 |
|       loop1[14].a_dff |     0.002 |
|       loop1[15].a_dff |     0.002 |
|       loop1[16].a_dff |     0.002 |
|       loop1[17].a_dff |     0.002 |
|       loop1[18].a_dff |     0.002 |
|       loop1[19].a_dff |     0.002 |
|       loop1[1].a_dff  |     0.002 |
|       loop1[20].a_dff |     0.002 |
|       loop1[21].a_dff |     0.002 |
|       loop1[22].a_dff |     0.002 |
|       loop1[23].a_dff |     0.001 |
|       loop1[24].a_dff |     0.002 |
|       loop1[25].a_dff |     0.002 |
|       loop1[26].a_dff |     0.002 |
|       loop1[27].a_dff |     0.002 |
|       loop1[28].a_dff |     0.002 |
|       loop1[29].a_dff |     0.002 |
|       loop1[2].a_dff  |     0.002 |
|       loop1[30].a_dff |     0.002 |
|       loop1[31].a_dff |     0.002 |
|       loop1[3].a_dff  |     0.002 |
|       loop1[4].a_dff  |     0.002 |
|       loop1[5].a_dff  |     0.002 |
|       loop1[6].a_dff  |     0.002 |
|       loop1[7].a_dff  |     0.002 |
|       loop1[8].a_dff  |     0.002 |
|       loop1[9].a_dff  |     0.002 |
|     reg16             |     0.151 |
|       loop1[0].a_dff  |     0.006 |
|       loop1[10].a_dff |     0.006 |
|       loop1[11].a_dff |     0.004 |
|       loop1[12].a_dff |     0.004 |
|       loop1[13].a_dff |     0.004 |
|       loop1[14].a_dff |     0.003 |
|       loop1[15].a_dff |     0.006 |
|       loop1[16].a_dff |     0.005 |
|       loop1[17].a_dff |     0.004 |
|       loop1[18].a_dff |     0.005 |
|       loop1[19].a_dff |     0.005 |
|       loop1[1].a_dff  |     0.006 |
|       loop1[20].a_dff |     0.005 |
|       loop1[21].a_dff |     0.004 |
|       loop1[22].a_dff |     0.007 |
|       loop1[23].a_dff |     0.004 |
|       loop1[24].a_dff |     0.005 |
|       loop1[25].a_dff |     0.005 |
|       loop1[26].a_dff |     0.007 |
|       loop1[27].a_dff |     0.004 |
|       loop1[28].a_dff |     0.003 |
|       loop1[29].a_dff |     0.004 |
|       loop1[2].a_dff  |     0.004 |
|       loop1[30].a_dff |     0.004 |
|       loop1[31].a_dff |     0.003 |
|       loop1[3].a_dff  |     0.006 |
|       loop1[4].a_dff  |     0.005 |
|       loop1[5].a_dff  |     0.005 |
|       loop1[6].a_dff  |     0.005 |
|       loop1[7].a_dff  |     0.005 |
|       loop1[8].a_dff  |     0.005 |
|       loop1[9].a_dff  |     0.007 |
|     reg17             |     0.001 |
|     reg18             |     0.002 |
|     reg19             |     0.079 |
|       loop1[0].a_dff  |     0.004 |
|       loop1[10].a_dff |     0.002 |
|       loop1[11].a_dff |     0.003 |
|       loop1[12].a_dff |     0.002 |
|       loop1[13].a_dff |     0.003 |
|       loop1[14].a_dff |     0.003 |
|       loop1[15].a_dff |     0.002 |
|       loop1[16].a_dff |     0.003 |
|       loop1[17].a_dff |     0.002 |
|       loop1[18].a_dff |     0.002 |
|       loop1[19].a_dff |     0.002 |
|       loop1[1].a_dff  |     0.002 |
|       loop1[20].a_dff |     0.003 |
|       loop1[21].a_dff |     0.002 |
|       loop1[22].a_dff |     0.003 |
|       loop1[23].a_dff |     0.002 |
|       loop1[24].a_dff |     0.003 |
|       loop1[25].a_dff |     0.002 |
|       loop1[26].a_dff |     0.002 |
|       loop1[27].a_dff |     0.003 |
|       loop1[28].a_dff |     0.003 |
|       loop1[29].a_dff |     0.002 |
|       loop1[2].a_dff  |     0.002 |
|       loop1[30].a_dff |     0.003 |
|       loop1[31].a_dff |     0.002 |
|       loop1[3].a_dff  |     0.002 |
|       loop1[4].a_dff  |     0.003 |
|       loop1[5].a_dff  |     0.003 |
|       loop1[6].a_dff  |     0.003 |
|       loop1[7].a_dff  |     0.003 |
|       loop1[8].a_dff  |     0.004 |
|       loop1[9].a_dff  |     0.002 |
|     reg2              |     0.004 |
|     reg20             |     0.002 |
|     reg22             |     0.176 |
|       loop1[0].a_dff  |     0.005 |
|       loop1[10].a_dff |     0.008 |
|       loop1[11].a_dff |     0.004 |
|       loop1[12].a_dff |     0.004 |
|       loop1[13].a_dff |     0.005 |
|       loop1[14].a_dff |     0.005 |
|       loop1[15].a_dff |     0.005 |
|       loop1[16].a_dff |     0.004 |
|       loop1[17].a_dff |     0.006 |
|       loop1[18].a_dff |     0.005 |
|       loop1[19].a_dff |     0.005 |
|       loop1[1].a_dff  |     0.005 |
|       loop1[20].a_dff |     0.008 |
|       loop1[21].a_dff |     0.008 |
|       loop1[22].a_dff |     0.004 |
|       loop1[23].a_dff |     0.007 |
|       loop1[24].a_dff |     0.007 |
|       loop1[25].a_dff |     0.004 |
|       loop1[26].a_dff |     0.008 |
|       loop1[27].a_dff |     0.005 |
|       loop1[28].a_dff |     0.005 |
|       loop1[29].a_dff |     0.009 |
|       loop1[2].a_dff  |     0.004 |
|       loop1[30].a_dff |     0.007 |
|       loop1[31].a_dff |     0.004 |
|       loop1[3].a_dff  |     0.005 |
|       loop1[4].a_dff  |     0.005 |
|       loop1[5].a_dff  |     0.008 |
|       loop1[6].a_dff  |     0.005 |
|       loop1[7].a_dff  |     0.004 |
|       loop1[8].a_dff  |     0.004 |
|       loop1[9].a_dff  |     0.003 |
|     reg24             |     0.002 |
|     reg25             |     0.076 |
|       loop1[0].a_dff  |     0.003 |
|       loop1[10].a_dff |     0.002 |
|       loop1[11].a_dff |     0.002 |
|       loop1[12].a_dff |     0.002 |
|       loop1[13].a_dff |     0.002 |
|       loop1[14].a_dff |     0.002 |
|       loop1[15].a_dff |     0.003 |
|       loop1[16].a_dff |     0.002 |
|       loop1[17].a_dff |     0.003 |
|       loop1[18].a_dff |     0.003 |
|       loop1[19].a_dff |     0.002 |
|       loop1[1].a_dff  |     0.002 |
|       loop1[20].a_dff |     0.002 |
|       loop1[21].a_dff |     0.003 |
|       loop1[22].a_dff |     0.002 |
|       loop1[23].a_dff |     0.002 |
|       loop1[24].a_dff |     0.001 |
|       loop1[25].a_dff |     0.003 |
|       loop1[26].a_dff |     0.002 |
|       loop1[27].a_dff |     0.002 |
|       loop1[28].a_dff |     0.002 |
|       loop1[29].a_dff |     0.003 |
|       loop1[2].a_dff  |     0.002 |
|       loop1[30].a_dff |     0.002 |
|       loop1[31].a_dff |     0.003 |
|       loop1[3].a_dff  |     0.003 |
|       loop1[4].a_dff  |     0.002 |
|       loop1[5].a_dff  |     0.003 |
|       loop1[6].a_dff  |     0.003 |
|       loop1[7].a_dff  |     0.001 |
|       loop1[8].a_dff  |     0.002 |
|       loop1[9].a_dff  |     0.002 |
|     reg28             |     0.048 |
|       loop1[0].a_dff  |     0.001 |
|       loop1[10].a_dff |     0.001 |
|       loop1[11].a_dff |     0.002 |
|       loop1[12].a_dff |     0.001 |
|       loop1[13].a_dff |     0.002 |
|       loop1[14].a_dff |     0.001 |
|       loop1[15].a_dff |     0.001 |
|       loop1[16].a_dff |     0.002 |
|       loop1[17].a_dff |     0.002 |
|       loop1[18].a_dff |     0.002 |
|       loop1[19].a_dff |     0.002 |
|       loop1[1].a_dff  |     0.002 |
|       loop1[21].a_dff |     0.002 |
|       loop1[22].a_dff |     0.002 |
|       loop1[23].a_dff |     0.002 |
|       loop1[24].a_dff |     0.002 |
|       loop1[25].a_dff |     0.001 |
|       loop1[26].a_dff |     0.001 |
|       loop1[28].a_dff |     0.001 |
|       loop1[29].a_dff |     0.002 |
|       loop1[2].a_dff  |     0.001 |
|       loop1[30].a_dff |     0.002 |
|       loop1[31].a_dff |     0.001 |
|       loop1[3].a_dff  |     0.001 |
|       loop1[4].a_dff  |     0.001 |
|       loop1[6].a_dff  |     0.001 |
|       loop1[7].a_dff  |     0.002 |
|       loop1[8].a_dff  |     0.001 |
|       loop1[9].a_dff  |     0.001 |
|     reg29             |     0.006 |
|       loop1[0].a_dff  |     0.006 |
|     reg31             |     0.347 |
|       loop1[0].a_dff  |     0.017 |
|       loop1[10].a_dff |     0.007 |
|       loop1[11].a_dff |     0.011 |
|       loop1[12].a_dff |     0.008 |
|       loop1[13].a_dff |     0.009 |
|       loop1[14].a_dff |     0.012 |
|       loop1[15].a_dff |     0.012 |
|       loop1[16].a_dff |     0.011 |
|       loop1[17].a_dff |     0.011 |
|       loop1[18].a_dff |     0.009 |
|       loop1[19].a_dff |     0.008 |
|       loop1[1].a_dff  |     0.015 |
|       loop1[20].a_dff |     0.011 |
|       loop1[21].a_dff |     0.012 |
|       loop1[22].a_dff |     0.007 |
|       loop1[23].a_dff |     0.012 |
|       loop1[24].a_dff |     0.013 |
|       loop1[25].a_dff |     0.011 |
|       loop1[26].a_dff |     0.009 |
|       loop1[27].a_dff |     0.013 |
|       loop1[28].a_dff |     0.010 |
|       loop1[29].a_dff |     0.010 |
|       loop1[2].a_dff  |     0.011 |
|       loop1[30].a_dff |     0.008 |
|       loop1[31].a_dff |     0.014 |
|       loop1[3].a_dff  |     0.012 |
|       loop1[4].a_dff  |     0.014 |
|       loop1[5].a_dff  |     0.009 |
|       loop1[6].a_dff  |     0.011 |
|       loop1[7].a_dff  |     0.014 |
|       loop1[8].a_dff  |     0.010 |
|       loop1[9].a_dff  |     0.008 |
|     reg4              |     2.645 |
|       loop1[0].a_dff  |     0.099 |
|       loop1[10].a_dff |     0.097 |
|       loop1[11].a_dff |     0.059 |
|       loop1[12].a_dff |     0.056 |
|       loop1[13].a_dff |     0.108 |
|       loop1[14].a_dff |     0.131 |
|       loop1[15].a_dff |     0.155 |
|       loop1[16].a_dff |     0.069 |
|       loop1[17].a_dff |     0.049 |
|       loop1[18].a_dff |     0.058 |
|       loop1[19].a_dff |     0.049 |
|       loop1[1].a_dff  |     0.087 |
|       loop1[20].a_dff |     0.207 |
|       loop1[21].a_dff |     0.070 |
|       loop1[22].a_dff |     0.047 |
|       loop1[23].a_dff |     0.059 |
|       loop1[24].a_dff |     0.058 |
|       loop1[25].a_dff |     0.054 |
|       loop1[26].a_dff |     0.055 |
|       loop1[27].a_dff |     0.077 |
|       loop1[28].a_dff |     0.124 |
|       loop1[29].a_dff |     0.060 |
|       loop1[2].a_dff  |     0.093 |
|       loop1[30].a_dff |     0.068 |
|       loop1[31].a_dff |     0.067 |
|       loop1[3].a_dff  |     0.075 |
|       loop1[4].a_dff  |     0.065 |
|       loop1[5].a_dff  |     0.074 |
|       loop1[6].a_dff  |     0.058 |
|       loop1[7].a_dff  |     0.076 |
|       loop1[8].a_dff  |     0.191 |
|       loop1[9].a_dff  |     0.051 |
|     reg5              |     0.001 |
|     reg6              |     0.002 |
|     reg7              |     0.212 |
|       loop1[0].a_dff  |     0.009 |
|       loop1[10].a_dff |     0.007 |
|       loop1[11].a_dff |     0.006 |
|       loop1[12].a_dff |     0.007 |
|       loop1[13].a_dff |     0.008 |
|       loop1[14].a_dff |     0.005 |
|       loop1[15].a_dff |     0.008 |
|       loop1[16].a_dff |     0.004 |
|       loop1[17].a_dff |     0.003 |
|       loop1[18].a_dff |     0.005 |
|       loop1[19].a_dff |     0.006 |
|       loop1[1].a_dff  |     0.010 |
|       loop1[20].a_dff |     0.005 |
|       loop1[21].a_dff |     0.005 |
|       loop1[22].a_dff |     0.003 |
|       loop1[23].a_dff |     0.009 |
|       loop1[24].a_dff |     0.006 |
|       loop1[25].a_dff |     0.010 |
|       loop1[26].a_dff |     0.008 |
|       loop1[27].a_dff |     0.005 |
|       loop1[28].a_dff |     0.008 |
|       loop1[29].a_dff |     0.005 |
|       loop1[2].a_dff  |     0.009 |
|       loop1[30].a_dff |     0.007 |
|       loop1[31].a_dff |     0.009 |
|       loop1[3].a_dff  |     0.008 |
|       loop1[4].a_dff  |     0.006 |
|       loop1[5].a_dff  |     0.005 |
|       loop1[6].a_dff  |     0.007 |
|       loop1[7].a_dff  |     0.008 |
|       loop1[8].a_dff  |     0.004 |
|       loop1[9].a_dff  |     0.005 |
|     reg8              |     0.004 |
+-----------------------+-----------+


