IMPLEMENTATION OF GRAY COUNTER

Implementation of a gray counter ip on vivado using Verilog language. Also, the communication between CPU and FPGA is achieved using the axi bus.

COURSE ECE 340 EMBEDDED SYSTEM
