Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0095df1710aa4b85b27329b58d5ea590 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bit4_RC_adder_TB_behav xil_defaultlib.bit4_RC_adder_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bit4_rc_adder_behavioral of entity xil_defaultlib.bit4_RC_adder [bit4_rc_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4_rc_adder_tb
Built simulation snapshot bit4_RC_adder_TB_behav
