<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 11 20:34:50 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>28140</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14215</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>178</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>115</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>64</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27 </td>
</tr>
<tr>
<td>dat_valid_status</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>DES_top/mux_inst/dat_valid_status_s/F </td>
</tr>
<tr>
<td>CLKDIV_1/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>CLKDIV_1/CLKOUT </td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUT </td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTP </td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD </td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD3 </td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>rPLL/CLKOUT</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.000(MHz)</td>
<td>184.495(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CLKDIV_1/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>84.970(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>96.000(MHz)</td>
<td>2016.132(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>354.080(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of dat_valid_status!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dat_valid_status</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dat_valid_status</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV_1/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV_1/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.259</td>
<td>DES_top/dout_32_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>5.242</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.020</td>
<td>DES_top/dout_43_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>4.003</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.010</td>
<td>DES_top/dout_8_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_8_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.993</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.837</td>
<td>DES_top/dout_6_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_6_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.820</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.771</td>
<td>DES_top/dout_24_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.753</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.629</td>
<td>DES_top/dout_16_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_16_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.612</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.580</td>
<td>DES_top/dout_30_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.382</td>
<td>DES_top/dout_22_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_22_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.365</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.358</td>
<td>DES_top/dout_12_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.341</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.234</td>
<td>DES_top/dout_10_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.217</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.188</td>
<td>DES_top/dout_29_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.165</td>
<td>DES_top/dout_2_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.148</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.153</td>
<td>DES_top/dout_26_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.136</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.147</td>
<td>DES_top/dout_4_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_4_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.130</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.097</td>
<td>DES_top/dout_5_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.080</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.090</td>
<td>DES_top/dout_18_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.073</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.089</td>
<td>DES_top/dout_27_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_27_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.071</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.076</td>
<td>DES_top/dout_15_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_15_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.026</td>
<td>DES_top/dout_13_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>3.009</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.999</td>
<td>DES_top/dout_9_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_9_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>2.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.953</td>
<td>DES_top/dout_14_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_14_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>2.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.896</td>
<td>DES_top/dout_20_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_20_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>2.879</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.782</td>
<td>DES_top/dout_3_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_3_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>2.765</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.767</td>
<td>DES_top/dout_1_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_1_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>2.750</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.720</td>
<td>DES_top/dout_19_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_19_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.780</td>
<td>2.703</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.005</td>
<td>DES_top/mux_inst/L_dat_13_s1/Q</td>
<td>DES_top/dout_19_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.001</td>
<td>DES_top/mux_inst/R_dat_7_s1/Q</td>
<td>DES_top/dout_0_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.467</td>
</tr>
<tr>
<td>3</td>
<td>0.109</td>
<td>DES_top/mux_inst/R_dat_14_s1/Q</td>
<td>DES_top/dout_10_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.577</td>
</tr>
<tr>
<td>4</td>
<td>0.121</td>
<td>DES_top/mux_inst/L_dat_16_s1/Q</td>
<td>DES_top/dout_61_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.589</td>
</tr>
<tr>
<td>5</td>
<td>0.215</td>
<td>DES_top/mux_inst/L_dat_14_s1/Q</td>
<td>DES_top/dout_11_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.683</td>
</tr>
<tr>
<td>6</td>
<td>0.215</td>
<td>DES_top/mux_inst/L_dat_22_s1/Q</td>
<td>DES_top/dout_13_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.683</td>
</tr>
<tr>
<td>7</td>
<td>0.216</td>
<td>DES_top/mux_inst/R_dat_26_s1/Q</td>
<td>DES_top/dout_46_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.685</td>
</tr>
<tr>
<td>8</td>
<td>0.230</td>
<td>DES_top/mux_inst/R_dat_30_s1/Q</td>
<td>DES_top/dout_14_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.699</td>
</tr>
<tr>
<td>9</td>
<td>0.230</td>
<td>DES_top/mux_inst/L_dat_4_s1/Q</td>
<td>DES_top/dout_25_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.699</td>
</tr>
<tr>
<td>10</td>
<td>0.230</td>
<td>DES_top/mux_inst/L_dat_11_s1/Q</td>
<td>DES_top/dout_35_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.699</td>
</tr>
<tr>
<td>11</td>
<td>0.230</td>
<td>DES_top/mux_inst/L_dat_19_s1/Q</td>
<td>DES_top/dout_37_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.699</td>
</tr>
<tr>
<td>12</td>
<td>0.230</td>
<td>DES_top/mux_inst/L_dat_17_s1/Q</td>
<td>DES_top/dout_53_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.699</td>
</tr>
<tr>
<td>13</td>
<td>0.230</td>
<td>DES_top/mux_inst/L_dat_8_s1/Q</td>
<td>DES_top/dout_59_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.699</td>
</tr>
<tr>
<td>14</td>
<td>0.232</td>
<td>DES_top/mux_inst/R_dat_2_s1/Q</td>
<td>DES_top/dout_40_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.700</td>
</tr>
<tr>
<td>15</td>
<td>0.233</td>
<td>DES_top/mux_inst/R_dat_4_s1/Q</td>
<td>DES_top/dout_24_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.701</td>
</tr>
<tr>
<td>16</td>
<td>0.243</td>
<td>DES_top/mux_inst/L_dat_23_s1/Q</td>
<td>DES_top/dout_5_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.711</td>
</tr>
<tr>
<td>17</td>
<td>0.243</td>
<td>DES_top/mux_inst/L_dat_3_s1/Q</td>
<td>DES_top/dout_33_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>0.243</td>
<td>DES_top/mux_inst/L_dat_10_s1/Q</td>
<td>DES_top/dout_43_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.711</td>
</tr>
<tr>
<td>19</td>
<td>0.244</td>
<td>DES_top/mux_inst/R_dat_9_s1/Q</td>
<td>DES_top/dout_50_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.712</td>
</tr>
<tr>
<td>20</td>
<td>0.247</td>
<td>DES_top/mux_inst/R_dat_20_s1/Q</td>
<td>DES_top/dout_28_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.716</td>
</tr>
<tr>
<td>21</td>
<td>0.247</td>
<td>DES_top/mux_inst/R_dat_3_s1/Q</td>
<td>DES_top/dout_32_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.422</td>
<td>0.716</td>
</tr>
<tr>
<td>22</td>
<td>0.316</td>
<td>storage_dat1_5_s0/Q</td>
<td>storage_11_storage_11_0_1_s/DI[1]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>23</td>
<td>0.318</td>
<td>leds_re_s0/Q</td>
<td>leds_mode_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>24</td>
<td>0.319</td>
<td>storage_dat1_7_s0/Q</td>
<td>storage_11_storage_11_0_1_s/DI[3]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>25</td>
<td>0.319</td>
<td>storage_dat1_6_s0/Q</td>
<td>storage_11_storage_11_0_1_s/DI[2]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.034</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_3/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>2.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.034</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_2/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>2.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.466</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>CLKDIV/RESETN</td>
<td>clk27:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>1.157</td>
<td>-0.041</td>
<td>1.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_0_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_1_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_2_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_3_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_4_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_5_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_6_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_7_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_8_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_9_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_10_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_11_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_12_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_13_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_14_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_15_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_16_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_17_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_18_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_19_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_20_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.044</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_21_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.780</td>
<td>1.588</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr>
<td>14</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>15</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>16</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>17</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>18</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>19</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>20</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
<tr>
<td>21</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
<tr>
<td>22</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
<tr>
<td>23</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
<tr>
<td>24</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
<tr>
<td>25</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>DFFP_2</td>
</tr>
<tr>
<td>2</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>count_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>count_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_bus_errors_29_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_bus_errors_27_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_bus_errors_26_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_rx_phase_27_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>gw2ddrphy_bitslip9_r_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>new_master_rdata_valid3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>DES_top/dout_32_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_32_s0/Q</td>
</tr>
<tr>
<td>149.549</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][B]</td>
<td>n19371_s18/I1</td>
</tr>
<tr>
<td>150.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][B]</td>
<td style=" background: #97FFFF;">n19371_s18/F</td>
</tr>
<tr>
<td>150.658</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[0][B]</td>
<td>n19371_s14/I2</td>
</tr>
<tr>
<td>151.175</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[0][B]</td>
<td style=" background: #97FFFF;">n19371_s14/F</td>
</tr>
<tr>
<td>153.084</td>
<td>1.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[2][A]</td>
<td>n19371_s12/I3</td>
</tr>
<tr>
<td>153.633</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C39[2][A]</td>
<td style=" background: #97FFFF;">n19371_s12/F</td>
</tr>
<tr>
<td>153.633</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.519, 28.976%; route: 3.491, 66.598%; tC2Q: 0.232, 4.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_43_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>DES_top/dout_43_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_43_s0/Q</td>
</tr>
<tr>
<td>149.019</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>n19350_s11/I1</td>
</tr>
<tr>
<td>149.574</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">n19350_s11/F</td>
</tr>
<tr>
<td>150.092</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>n19350_s10/I2</td>
</tr>
<tr>
<td>150.647</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">n19350_s10/F</td>
</tr>
<tr>
<td>151.845</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>n19350_s8/I3</td>
</tr>
<tr>
<td>152.394</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">n19350_s8/F</td>
</tr>
<tr>
<td>152.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.659, 41.449%; route: 2.112, 52.755%; tC2Q: 0.232, 5.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>DES_top/dout_8_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_8_s0/Q</td>
</tr>
<tr>
<td>149.278</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>n19356_s11/I0</td>
</tr>
<tr>
<td>149.740</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" background: #97FFFF;">n19356_s11/F</td>
</tr>
<tr>
<td>149.741</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>n19356_s10/I2</td>
</tr>
<tr>
<td>150.112</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">n19356_s10/F</td>
</tr>
<tr>
<td>151.835</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>n19356_s8/I3</td>
</tr>
<tr>
<td>152.384</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" background: #97FFFF;">n19356_s8/F</td>
</tr>
<tr>
<td>152.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_8_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_8_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 34.607%; route: 2.379, 59.583%; tC2Q: 0.232, 5.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>DES_top/dout_6_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_6_s0/Q</td>
</tr>
<tr>
<td>149.290</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][A]</td>
<td>n19360_s11/I2</td>
</tr>
<tr>
<td>149.743</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][A]</td>
<td style=" background: #97FFFF;">n19360_s11/F</td>
</tr>
<tr>
<td>149.990</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>n19360_s10/I2</td>
</tr>
<tr>
<td>150.443</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" background: #97FFFF;">n19360_s10/F</td>
</tr>
<tr>
<td>151.641</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>n19360_s8/I3</td>
</tr>
<tr>
<td>152.211</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">n19360_s8/F</td>
</tr>
<tr>
<td>152.211</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_6_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_6_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.476, 38.643%; route: 2.112, 55.282%; tC2Q: 0.232, 6.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>DES_top/dout_24_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_24_s0/Q</td>
</tr>
<tr>
<td>149.140</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>n19324_s11/I0</td>
</tr>
<tr>
<td>149.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">n19324_s11/F</td>
</tr>
<tr>
<td>149.711</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[3][A]</td>
<td>n19324_s10/I2</td>
</tr>
<tr>
<td>150.228</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C12[3][A]</td>
<td style=" background: #97FFFF;">n19324_s10/F</td>
</tr>
<tr>
<td>151.773</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>n19324_s8/I3</td>
</tr>
<tr>
<td>152.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">n19324_s8/F</td>
</tr>
<tr>
<td>152.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.458, 38.844%; route: 2.063, 54.975%; tC2Q: 0.232, 6.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>152.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>DES_top/dout_16_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_16_s0/Q</td>
</tr>
<tr>
<td>148.869</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td>n19340_s11/I0</td>
</tr>
<tr>
<td>149.439</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C13[0][B]</td>
<td style=" background: #97FFFF;">n19340_s11/F</td>
</tr>
<tr>
<td>149.440</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>n19340_s10/I2</td>
</tr>
<tr>
<td>149.995</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n19340_s10/F</td>
</tr>
<tr>
<td>151.541</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>n19340_s8/I3</td>
</tr>
<tr>
<td>152.003</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">n19340_s8/F</td>
</tr>
<tr>
<td>152.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_16_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_16_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 43.942%; route: 1.793, 49.634%; tC2Q: 0.232, 6.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>DES_top/dout_30_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_30_s0/Q</td>
</tr>
<tr>
<td>149.140</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td>n19312_s11/I2</td>
</tr>
<tr>
<td>149.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][B]</td>
<td style=" background: #97FFFF;">n19312_s11/F</td>
</tr>
<tr>
<td>149.840</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n19312_s10/I2</td>
</tr>
<tr>
<td>150.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n19312_s10/F</td>
</tr>
<tr>
<td>151.583</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>n19312_s8/I3</td>
</tr>
<tr>
<td>151.954</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">n19312_s8/F</td>
</tr>
<tr>
<td>151.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.341, 37.638%; route: 1.990, 55.850%; tC2Q: 0.232, 6.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>DES_top/dout_22_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_22_s0/Q</td>
</tr>
<tr>
<td>149.140</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td>n19328_s11/I2</td>
</tr>
<tr>
<td>149.657</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][B]</td>
<td style=" background: #97FFFF;">n19328_s11/F</td>
</tr>
<tr>
<td>150.778</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>n19328_s10/I2</td>
</tr>
<tr>
<td>151.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td style=" background: #97FFFF;">n19328_s10/F</td>
</tr>
<tr>
<td>151.385</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>n19328_s8/I3</td>
</tr>
<tr>
<td>151.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">n19328_s8/F</td>
</tr>
<tr>
<td>151.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_22_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_22_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.341, 39.850%; route: 1.792, 53.256%; tC2Q: 0.232, 6.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>DES_top/dout_12_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_12_s0/Q</td>
</tr>
<tr>
<td>149.306</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>n19348_s11/I0</td>
</tr>
<tr>
<td>149.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td style=" background: #97FFFF;">n19348_s11/F</td>
</tr>
<tr>
<td>149.681</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][B]</td>
<td>n19348_s10/I2</td>
</tr>
<tr>
<td>150.052</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][B]</td>
<td style=" background: #97FFFF;">n19348_s10/F</td>
</tr>
<tr>
<td>151.270</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td>n19348_s8/I3</td>
</tr>
<tr>
<td>151.732</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td style=" background: #97FFFF;">n19348_s8/F</td>
</tr>
<tr>
<td>151.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C13[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 36.033%; route: 1.905, 57.024%; tC2Q: 0.232, 6.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>DES_top/dout_10_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_10_s0/Q</td>
</tr>
<tr>
<td>149.035</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>n19352_s9/I2</td>
</tr>
<tr>
<td>149.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td style=" background: #97FFFF;">n19352_s9/F</td>
</tr>
<tr>
<td>151.237</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>n19352_s8/I2</td>
</tr>
<tr>
<td>151.608</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" background: #97FFFF;">n19352_s8/F</td>
</tr>
<tr>
<td>151.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 28.788%; route: 2.059, 64.000%; tC2Q: 0.232, 7.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>DES_top/dout_29_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_29_s0/Q</td>
</tr>
<tr>
<td>149.428</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>n19314_s11/I0</td>
</tr>
<tr>
<td>149.998</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">n19314_s11/F</td>
</tr>
<tr>
<td>150.170</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>n19314_s10/I2</td>
</tr>
<tr>
<td>150.687</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">n19314_s10/F</td>
</tr>
<tr>
<td>151.100</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>n19314_s8/I3</td>
</tr>
<tr>
<td>151.562</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" background: #97FFFF;">n19314_s8/F</td>
</tr>
<tr>
<td>151.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 48.844%; route: 1.390, 43.840%; tC2Q: 0.232, 7.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>DES_top/dout_2_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_2_s0/Q</td>
</tr>
<tr>
<td>149.035</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>n19368_s11/I2</td>
</tr>
<tr>
<td>149.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">n19368_s11/F</td>
</tr>
<tr>
<td>149.410</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>n19368_s10/I2</td>
</tr>
<tr>
<td>149.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">n19368_s10/F</td>
</tr>
<tr>
<td>151.077</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>n19368_s8/I3</td>
</tr>
<tr>
<td>151.539</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">n19368_s8/F</td>
</tr>
<tr>
<td>151.539</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 42.890%; route: 1.566, 49.739%; tC2Q: 0.232, 7.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>DES_top/dout_26_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_26_s0/Q</td>
</tr>
<tr>
<td>149.229</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[3][A]</td>
<td>n19320_s11/I2</td>
</tr>
<tr>
<td>149.691</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C16[3][A]</td>
<td style=" background: #97FFFF;">n19320_s11/F</td>
</tr>
<tr>
<td>149.864</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>n19320_s10/I2</td>
</tr>
<tr>
<td>150.381</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">n19320_s10/F</td>
</tr>
<tr>
<td>151.065</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][A]</td>
<td>n19320_s8/I3</td>
</tr>
<tr>
<td>151.527</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C15[1][A]</td>
<td style=" background: #97FFFF;">n19320_s8/F</td>
</tr>
<tr>
<td>151.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C15[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.441, 45.953%; route: 1.463, 46.649%; tC2Q: 0.232, 7.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>DES_top/dout_4_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_4_s0/Q</td>
</tr>
<tr>
<td>149.035</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>n19364_s11/I0</td>
</tr>
<tr>
<td>149.552</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">n19364_s11/F</td>
</tr>
<tr>
<td>150.042</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>n19364_s10/I2</td>
</tr>
<tr>
<td>150.559</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">n19364_s10/F</td>
</tr>
<tr>
<td>150.972</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>n19364_s8/I3</td>
</tr>
<tr>
<td>151.521</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" background: #97FFFF;">n19364_s8/F</td>
</tr>
<tr>
<td>151.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_4_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_4_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.583, 50.574%; route: 1.315, 42.014%; tC2Q: 0.232, 7.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>DES_top/dout_5_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_5_s0/Q</td>
</tr>
<tr>
<td>149.140</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>n19362_s11/I0</td>
</tr>
<tr>
<td>149.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">n19362_s11/F</td>
</tr>
<tr>
<td>149.711</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>n19362_s10/I2</td>
</tr>
<tr>
<td>150.266</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">n19362_s10/F</td>
</tr>
<tr>
<td>150.922</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>n19362_s8/I3</td>
</tr>
<tr>
<td>151.471</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" background: #97FFFF;">n19362_s8/F</td>
</tr>
<tr>
<td>151.471</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 54.348%; route: 1.174, 38.119%; tC2Q: 0.232, 7.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>DES_top/dout_18_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_18_s0/Q</td>
</tr>
<tr>
<td>149.140</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>n19336_s11/I2</td>
</tr>
<tr>
<td>149.695</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">n19336_s11/F</td>
</tr>
<tr>
<td>150.108</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td>n19336_s10/I2</td>
</tr>
<tr>
<td>150.561</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td style=" background: #97FFFF;">n19336_s10/F</td>
</tr>
<tr>
<td>151.002</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>n19336_s8/I3</td>
</tr>
<tr>
<td>151.464</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" background: #97FFFF;">n19336_s8/F</td>
</tr>
<tr>
<td>151.464</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C16[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 47.830%; route: 1.371, 44.621%; tC2Q: 0.232, 7.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td>DES_top/dout_27_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_27_s0/Q</td>
</tr>
<tr>
<td>149.019</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>n19318_s11/I0</td>
</tr>
<tr>
<td>149.589</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">n19318_s11/F</td>
</tr>
<tr>
<td>149.761</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>n19318_s10/I2</td>
</tr>
<tr>
<td>150.316</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">n19318_s10/F</td>
</tr>
<tr>
<td>151.000</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>n19318_s8/I3</td>
</tr>
<tr>
<td>151.462</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td style=" background: #97FFFF;">n19318_s8/F</td>
</tr>
<tr>
<td>151.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_27_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_27_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 51.670%; route: 1.252, 40.776%; tC2Q: 0.232, 7.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>DES_top/dout_15_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_15_s0/Q</td>
</tr>
<tr>
<td>148.869</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>n19342_s11/I0</td>
</tr>
<tr>
<td>149.240</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">n19342_s11/F</td>
</tr>
<tr>
<td>149.803</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>n19342_s10/I2</td>
</tr>
<tr>
<td>150.320</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">n19342_s10/F</td>
</tr>
<tr>
<td>150.988</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>n19342_s8/I3</td>
</tr>
<tr>
<td>151.450</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" background: #97FFFF;">n19342_s8/F</td>
</tr>
<tr>
<td>151.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_15_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_15_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 44.134%; route: 1.477, 48.282%; tC2Q: 0.232, 7.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>DES_top/dout_13_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_13_s0/Q</td>
</tr>
<tr>
<td>149.140</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>n19346_s11/I0</td>
</tr>
<tr>
<td>149.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">n19346_s11/F</td>
</tr>
<tr>
<td>149.882</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>n19346_s10/I2</td>
</tr>
<tr>
<td>150.437</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">n19346_s10/F</td>
</tr>
<tr>
<td>150.851</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>n19346_s8/I3</td>
</tr>
<tr>
<td>151.400</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">n19346_s8/F</td>
</tr>
<tr>
<td>151.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 55.641%; route: 1.103, 36.647%; tC2Q: 0.232, 7.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>DES_top/dout_9_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_9_s0/Q</td>
</tr>
<tr>
<td>149.019</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>n19354_s11/I2</td>
</tr>
<tr>
<td>149.472</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">n19354_s11/F</td>
</tr>
<tr>
<td>150.035</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>n19354_s10/I2</td>
</tr>
<tr>
<td>150.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">n19354_s10/F</td>
</tr>
<tr>
<td>150.803</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>n19354_s8/I3</td>
</tr>
<tr>
<td>151.373</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">n19354_s8/F</td>
</tr>
<tr>
<td>151.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_9_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_9_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 46.750%; route: 1.356, 45.470%; tC2Q: 0.232, 7.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>DES_top/dout_14_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_14_s0/Q</td>
</tr>
<tr>
<td>149.278</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>n19344_s11/I2</td>
</tr>
<tr>
<td>149.649</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">n19344_s11/F</td>
</tr>
<tr>
<td>149.653</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>n19344_s10/I2</td>
</tr>
<tr>
<td>150.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">n19344_s10/F</td>
</tr>
<tr>
<td>150.778</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>n19344_s8/I3</td>
</tr>
<tr>
<td>151.327</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td style=" background: #97FFFF;">n19344_s8/F</td>
</tr>
<tr>
<td>151.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_14_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_14_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 48.952%; route: 1.267, 43.145%; tC2Q: 0.232, 7.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>DES_top/dout_20_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_20_s0/Q</td>
</tr>
<tr>
<td>149.019</td>
<td>0.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][A]</td>
<td>n19332_s11/I0</td>
</tr>
<tr>
<td>149.472</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C13[3][A]</td>
<td style=" background: #97FFFF;">n19332_s11/F</td>
</tr>
<tr>
<td>149.913</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>n19332_s10/I2</td>
</tr>
<tr>
<td>150.366</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" background: #97FFFF;">n19332_s10/F</td>
</tr>
<tr>
<td>150.807</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>n19332_s8/I3</td>
</tr>
<tr>
<td>151.270</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">n19332_s8/F</td>
</tr>
<tr>
<td>151.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_20_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_20_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.368, 47.525%; route: 1.279, 44.416%; tC2Q: 0.232, 8.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>DES_top/dout_3_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_3_s0/Q</td>
</tr>
<tr>
<td>149.185</td>
<td>0.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n19366_s11/I0</td>
</tr>
<tr>
<td>149.647</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n19366_s11/F</td>
</tr>
<tr>
<td>149.648</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>n19366_s10/I2</td>
</tr>
<tr>
<td>150.101</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">n19366_s10/F</td>
</tr>
<tr>
<td>150.785</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>n19366_s8/I3</td>
</tr>
<tr>
<td>151.156</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td style=" background: #97FFFF;">n19366_s8/F</td>
</tr>
<tr>
<td>151.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_3_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_3_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 46.505%; route: 1.247, 45.105%; tC2Q: 0.232, 8.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>DES_top/dout_1_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_1_s0/Q</td>
</tr>
<tr>
<td>149.035</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>n19370_s11/I2</td>
</tr>
<tr>
<td>149.497</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" background: #97FFFF;">n19370_s11/F</td>
</tr>
<tr>
<td>149.498</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>n19370_s10/I2</td>
</tr>
<tr>
<td>150.053</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">n19370_s10/F</td>
</tr>
<tr>
<td>150.571</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>n19370_s8/I3</td>
</tr>
<tr>
<td>151.141</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td style=" background: #97FFFF;">n19370_s8/F</td>
</tr>
<tr>
<td>151.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_1_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_1_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 57.701%; route: 0.931, 33.864%; tC2Q: 0.232, 8.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>148.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>DES_top/dout_19_s0/G</td>
</tr>
<tr>
<td>148.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_19_s0/Q</td>
</tr>
<tr>
<td>149.577</td>
<td>0.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>n19334_s11/I0</td>
</tr>
<tr>
<td>149.948</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td style=" background: #97FFFF;">n19334_s11/F</td>
</tr>
<tr>
<td>149.952</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n19334_s10/I2</td>
</tr>
<tr>
<td>150.522</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n19334_s10/F</td>
</tr>
<tr>
<td>150.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td>n19334_s8/I3</td>
</tr>
<tr>
<td>151.094</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">n19334_s8/F</td>
</tr>
<tr>
<td>151.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_19_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_19_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.511, 55.910%; route: 0.960, 35.505%; tC2Q: 0.232, 8.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>DES_top/mux_inst/L_dat_13_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C9[0][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_13_s1/Q</td>
</tr>
<tr>
<td>127.314</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>DES_top/dout_19_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_19_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>DES_top/dout_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[2][B]</td>
<td>DES_top/mux_inst/R_dat_7_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C10[2][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_7_s1/Q</td>
</tr>
<tr>
<td>127.318</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>DES_top/dout_0_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_0_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>DES_top/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>DES_top/mux_inst/R_dat_14_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_14_s1/Q</td>
</tr>
<tr>
<td>127.428</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>DES_top/dout_10_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>DES_top/dout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 65.016%; tC2Q: 0.202, 34.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>DES_top/mux_inst/L_dat_16_s1/CLK</td>
</tr>
<tr>
<td>127.051</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C6[1][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_16_s1/Q</td>
</tr>
<tr>
<td>127.439</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>DES_top/dout_61_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_61_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>DES_top/dout_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.865%; tC2Q: 0.201, 34.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>DES_top/mux_inst/L_dat_14_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_14_s1/Q</td>
</tr>
<tr>
<td>127.534</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>DES_top/dout_11_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_11_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>DES_top/dout_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.481, 70.444%; tC2Q: 0.202, 29.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>DES_top/mux_inst/L_dat_22_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_22_s1/Q</td>
</tr>
<tr>
<td>127.534</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>DES_top/dout_13_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>DES_top/dout_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.481, 70.444%; tC2Q: 0.202, 29.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>DES_top/mux_inst/R_dat_26_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R12C10[2][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_26_s1/Q</td>
</tr>
<tr>
<td>127.535</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>DES_top/dout_46_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_46_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>DES_top/dout_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.483, 70.497%; tC2Q: 0.202, 29.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>DES_top/mux_inst/R_dat_30_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_30_s1/Q</td>
</tr>
<tr>
<td>127.549</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>DES_top/dout_14_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_14_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>DES_top/dout_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>DES_top/mux_inst/L_dat_4_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C10[0][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_4_s1/Q</td>
</tr>
<tr>
<td>127.549</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>DES_top/dout_25_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_25_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>DES_top/dout_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>DES_top/mux_inst/L_dat_11_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_11_s1/Q</td>
</tr>
<tr>
<td>127.549</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>DES_top/dout_35_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_35_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>DES_top/dout_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>DES_top/mux_inst/L_dat_19_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C4[0][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_19_s1/Q</td>
</tr>
<tr>
<td>127.549</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C3[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_37_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C3[0][A]</td>
<td>DES_top/dout_37_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_37_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C3[0][A]</td>
<td>DES_top/dout_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_53_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[2][A]</td>
<td>DES_top/mux_inst/L_dat_17_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C4[2][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_17_s1/Q</td>
</tr>
<tr>
<td>127.549</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_53_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>DES_top/dout_53_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_53_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>DES_top/dout_53_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>DES_top/mux_inst/L_dat_8_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C5[1][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_8_s1/Q</td>
</tr>
<tr>
<td>127.549</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[1][A]</td>
<td>DES_top/dout_59_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_59_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C4[1][A]</td>
<td>DES_top/dout_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>DES_top/mux_inst/R_dat_2_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C4[0][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_2_s1/Q</td>
</tr>
<tr>
<td>127.550</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>DES_top/dout_40_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_40_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>DES_top/dout_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.136%; tC2Q: 0.202, 28.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>DES_top/mux_inst/R_dat_4_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_4_s1/Q</td>
</tr>
<tr>
<td>127.552</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>DES_top/dout_24_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_24_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>DES_top/dout_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 71.186%; tC2Q: 0.202, 28.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>DES_top/mux_inst/L_dat_23_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_23_s1/Q</td>
</tr>
<tr>
<td>127.561</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>DES_top/dout_5_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_5_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>DES_top/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.509, 71.577%; tC2Q: 0.202, 28.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>DES_top/mux_inst/L_dat_3_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C4[2][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_3_s1/Q</td>
</tr>
<tr>
<td>127.561</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[2][B]</td>
<td style=" font-weight:bold;">DES_top/dout_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][B]</td>
<td>DES_top/dout_33_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_33_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C8[2][B]</td>
<td>DES_top/dout_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.509, 71.577%; tC2Q: 0.202, 28.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>DES_top/mux_inst/L_dat_10_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_10_s1/Q</td>
</tr>
<tr>
<td>127.561</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_43_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>DES_top/dout_43_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_43_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>DES_top/dout_43_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.509, 71.577%; tC2Q: 0.202, 28.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_50_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>DES_top/mux_inst/R_dat_9_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_9_s1/Q</td>
</tr>
<tr>
<td>127.562</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_50_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td>DES_top/dout_50_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_50_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C11[0][B]</td>
<td>DES_top/dout_50_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 71.626%; tC2Q: 0.202, 28.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>DES_top/mux_inst/R_dat_20_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C6[0][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_20_s1/Q</td>
</tr>
<tr>
<td>127.566</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td>DES_top/dout_28_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_28_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C10[1][A]</td>
<td>DES_top/dout_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.514, 71.771%; tC2Q: 0.202, 28.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/R_dat_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>DES_top/mux_inst/R_dat_3_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/R_dat_3_s1/Q</td>
</tr>
<tr>
<td>127.566</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>127.273</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>DES_top/dout_32_s0/G</td>
</tr>
<tr>
<td>127.308</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_32_s0</td>
</tr>
<tr>
<td>127.319</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>DES_top/dout_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.514, 71.771%; tC2Q: 0.202, 28.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.273, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_dat1_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[0][B]</td>
<td>storage_dat1_5_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C12[0][B]</td>
<td style=" font-weight:bold;">storage_dat1_5_s0/Q</td>
</tr>
<tr>
<td>2.177</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11</td>
<td>storage_11_storage_11_0_1_s/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C11</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>leds_re_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leds_mode_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td>leds_re_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" font-weight:bold;">leds_re_s0/Q</td>
</tr>
<tr>
<td>2.180</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" font-weight:bold;">leds_mode_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>leds_mode_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>leds_mode_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.638%; tC2Q: 0.202, 61.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_dat1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[1][B]</td>
<td>storage_dat1_7_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C12[1][B]</td>
<td style=" font-weight:bold;">storage_dat1_7_s0/Q</td>
</tr>
<tr>
<td>2.179</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11</td>
<td>storage_11_storage_11_0_1_s/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C11</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_dat1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[1][A]</td>
<td>storage_dat1_6_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C12[1][A]</td>
<td style=" font-weight:bold;">storage_dat1_6_s0/Q</td>
</tr>
<tr>
<td>2.179</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11</td>
<td style=" font-weight:bold;">storage_11_storage_11_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11</td>
<td>storage_11_storage_11_0_1_s/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C11</td>
<td>storage_11_storage_11_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R38C30[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>191.036</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>n26678_s0/I2</td>
</tr>
<tr>
<td>191.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">n26678_s0/F</td>
</tr>
<tr>
<td>192.075</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_3</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.662%; route: 1.927, 76.169%; tC2Q: 0.232, 9.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R38C30[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>191.036</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>n26678_s0/I2</td>
</tr>
<tr>
<td>191.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">n26678_s0/F</td>
</tr>
<tr>
<td>192.075</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[2][B]</td>
<td style=" font-weight:bold;">DFFP_2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][B]</td>
<td>DFFP_2/CLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_2</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C18[2][B]</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.662%; route: 1.927, 76.169%; tC2Q: 0.232, 9.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>264.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLKDIV</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>261.347</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>263.618</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>263.850</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R38C30[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>264.103</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[0][A]</td>
<td>n24500_s2/I0</td>
</tr>
<tr>
<td>264.430</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[0][A]</td>
<td style=" background: #97FFFF;">n24500_s2/F</td>
</tr>
<tr>
<td>265.218</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td style=" font-weight:bold;">CLKDIV/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.416</td>
<td>260.416</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>264.248</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>264.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>264.430</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>264.817</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/HCLKIN</td>
</tr>
<tr>
<td>264.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV</td>
</tr>
<tr>
<td>264.752</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 20.448%; route: 1.040, 65.045%; tC2Q: 0.232, 14.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 32.023%; route: 0.386, 67.977%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>DES_top/dout_0_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_0_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>DES_top/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>DES_top/dout_1_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_1_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>DES_top/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>DES_top/dout_2_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_2_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>DES_top/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>DES_top/dout_3_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_3_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>DES_top/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>DES_top/dout_4_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_4_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>DES_top/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>DES_top/dout_5_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_5_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>DES_top/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>DES_top/dout_6_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_6_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>DES_top/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>DES_top/dout_7_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_7_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>DES_top/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>DES_top/dout_8_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_8_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>DES_top/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>DES_top/dout_9_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_9_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>DES_top/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>DES_top/dout_10_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>DES_top/dout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>DES_top/dout_11_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_11_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>DES_top/dout_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>DES_top/dout_12_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_12_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>DES_top/dout_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>DES_top/dout_13_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>DES_top/dout_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>DES_top/dout_14_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_14_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>DES_top/dout_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>DES_top/dout_15_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_15_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>DES_top/dout_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>DES_top/dout_16_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_16_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>DES_top/dout_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>DES_top/dout_17_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_17_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>DES_top/dout_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>DES_top/dout_18_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_18_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>DES_top/dout_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>DES_top/dout_19_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_19_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>DES_top/dout_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>DES_top/dout_20_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_20_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>DES_top/dout_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>108.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[0][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R29C52[0][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R9C2[1][A]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>108.391</td>
<td>3.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>DES_top/dout_21_s0/G</td>
</tr>
<tr>
<td>108.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_21_s0</td>
</tr>
<tr>
<td>108.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>DES_top/dout_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB39[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4105</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1488</td>
<td>R35C18[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DFFP_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DFFP_2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>count_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>count_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_bus_errors_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_bus_errors_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_bus_errors_29_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_bus_errors_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_bus_errors_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_bus_errors_27_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_bus_errors_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_bus_errors_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_bus_errors_26_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_rx_phase_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_rx_phase_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_rx_phase_27_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw2ddrphy_bitslip9_r_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw2ddrphy_bitslip9_r_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw2ddrphy_bitslip9_r_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>new_master_rdata_valid3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>new_master_rdata_valid3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>new_master_rdata_valid3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4105</td>
<td>sys_clk</td>
<td>-0.719</td>
<td>2.274</td>
</tr>
<tr>
<td>1488</td>
<td>sys_rst</td>
<td>1.443</td>
<td>4.550</td>
</tr>
<tr>
<td>384</td>
<td>sram_adr0[10]</td>
<td>14.023</td>
<td>1.397</td>
</tr>
<tr>
<td>305</td>
<td>sdram_storage[0]</td>
<td>12.658</td>
<td>4.679</td>
</tr>
<tr>
<td>293</td>
<td>n19216_6</td>
<td>3.478</td>
<td>1.789</td>
</tr>
<tr>
<td>236</td>
<td>comb_rhs_array_muxed0[2]</td>
<td>13.557</td>
<td>3.773</td>
</tr>
<tr>
<td>236</td>
<td>comb_rhs_array_muxed0[3]</td>
<td>12.578</td>
<td>5.581</td>
</tr>
<tr>
<td>236</td>
<td>comb_rhs_array_muxed0[4]</td>
<td>14.320</td>
<td>4.141</td>
</tr>
<tr>
<td>236</td>
<td>comb_rhs_array_muxed0[5]</td>
<td>12.968</td>
<td>5.284</td>
</tr>
<tr>
<td>204</td>
<td>cnt[4]</td>
<td>9.421</td>
<td>1.601</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C19</td>
<td>93.06%</td>
</tr>
<tr>
<td>R27C48</td>
<td>91.67%</td>
</tr>
<tr>
<td>R5C20</td>
<td>90.28%</td>
</tr>
<tr>
<td>R8C22</td>
<td>90.28%</td>
</tr>
<tr>
<td>R34C40</td>
<td>90.28%</td>
</tr>
<tr>
<td>R34C42</td>
<td>90.28%</td>
</tr>
<tr>
<td>R16C29</td>
<td>90.28%</td>
</tr>
<tr>
<td>R11C22</td>
<td>90.28%</td>
</tr>
<tr>
<td>R12C38</td>
<td>90.28%</td>
</tr>
<tr>
<td>R11C27</td>
<td>90.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27 -period 37.037 [get_ports {clk27}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
