# do Evermoore.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:42 on Jun 03,2020
# vlog -work work Evermoore.vo 
# -- Compiling module statemachine
# 
# Top level modules:
# 	statemachine
# End time: 16:49:43 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:43 on Jun 03,2020
# vlog -work work Waveform4.vwf.vt 
# -- Compiling module statemachine_vlg_vec_tst
# 
# Top level modules:
# 	statemachine_vlg_vec_tst
# End time: 16:49:43 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.statemachine_vlg_vec_tst 
# Start time: 16:49:44 on Jun 03,2020
# Loading work.statemachine_vlg_vec_tst
# Loading work.statemachine
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#23
# ** Note: $finish    : Waveform4.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /statemachine_vlg_vec_tst
# End time: 16:49:45 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
