$date
	Sun Sep 27 15:31:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ACControl_tb $end
$var wire 1 ! saidaMux $end
$var wire 1 " saidaAc $end
$var reg 1 # InA $end
$var reg 1 $ jump $end
$var reg 1 % jumpC $end
$var reg 1 & sin $end
$var reg 1 ' twone $end
$scope module control $end
$var wire 1 # InA $end
$var wire 1 $ jump $end
$var wire 1 % jumpC $end
$var wire 1 " saidaAc $end
$var wire 1 ! saidaMux $end
$var wire 1 & sin $end
$var wire 1 ' twone $end
$var reg 1 ( saidaA $end
$var reg 1 ) saidaM $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1$
#40
1%
0$
#60
1$
#80
1"
1(
1&
0%
0$
#100
1!
1)
1'
#120
0&
#140
0!
0)
1#
#160
0"
0(
0'
