Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Feb 21 13:57:11 2025
| Host         : DESKTOP-V5UHSH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert               1           
TIMING-9   Warning   Unknown CDC Logic                          1           
TIMING-16  Warning   Large setup violation                      1000        
ULMTCS-2   Warning   Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -47.754  -188057.125                  87210               144059        0.060        0.000                      0               144059        0.870        0.000                       0                 70704  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sysClk50m                                                   {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_1_0                             {0.000 2.000}        4.000           250.000         
  clk_out2_design_1_clk_wiz_1_0                             {0.000 3.143}        6.286           159.091         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.645        0.000                      0                  222        0.116        0.000                      0                  222       15.812        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.991        0.000                      0                   46        0.271        0.000                      0                   46       16.166        0.000                       0                    40  
sysClk50m                                                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                  -3.689  -178128.188                  83853               140203        0.063        0.000                      0               140203        0.870        0.000                       0                 68636  
  clk_out2_design_1_clk_wiz_1_0                                 -47.754    -1612.020                    321                 2074        0.099        0.000                      0                 2074        2.643        0.000                       0                  1791  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                              18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1_0  clk_out2_design_1_clk_wiz_1_0       -4.838    -8348.227                   3058                 3058        0.060        0.000                      0                 3058  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_1_0                                 
(none)                         clk_out2_design_1_clk_wiz_1_0                                 
(none)                         clkfbout_design_1_clk_wiz_1_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.645ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.906ns  (logic 0.594ns (20.444%)  route 2.312ns (79.556%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.231ns = ( 19.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.599    19.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y8           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.384    20.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.605 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.093    22.698    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y1          LUT2 (Prop_lut2_I0_O)        0.105    22.803 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.803    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)        0.030    36.448    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                         -22.803    
  -------------------------------------------------------------------
                         slack                                 13.645    

Slack (MET) :             13.654ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.898ns  (logic 0.594ns (20.499%)  route 2.304ns (79.501%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.231ns = ( 19.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.599    19.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y8           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.384    20.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.605 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.085    22.690    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y1          LUT6 (Prop_lut6_I4_O)        0.105    22.795 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.795    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)        0.032    36.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -22.795    
  -------------------------------------------------------------------
                         slack                                 13.654    

Slack (MET) :             13.654ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.898ns  (logic 0.594ns (20.499%)  route 2.304ns (79.501%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.231ns = ( 19.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.599    19.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y8           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.384    20.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.605 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.085    22.690    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y1          LUT4 (Prop_lut4_I2_O)        0.105    22.795 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.795    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)        0.032    36.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -22.795    
  -------------------------------------------------------------------
                         slack                                 13.654    

Slack (MET) :             13.677ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.912ns  (logic 0.608ns (20.881%)  route 2.304ns (79.119%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.231ns = ( 19.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.599    19.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y8           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.384    20.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.605 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.085    22.690    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y1          LUT5 (Prop_lut5_I3_O)        0.119    22.809 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.809    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)        0.069    36.487    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                         -22.809    
  -------------------------------------------------------------------
                         slack                                 13.677    

Slack (MET) :             14.007ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.545ns  (logic 0.594ns (23.341%)  route 1.951ns (76.659%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.231ns = ( 19.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.599    19.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y8           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.384    20.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.605 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.732    22.337    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.105    22.442 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.442    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X13Y2          FDRE (Setup_fdre_C_D)        0.032    36.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -22.442    
  -------------------------------------------------------------------
                         slack                                 14.007    

Slack (MET) :             14.021ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.568ns  (logic 0.617ns (24.028%)  route 1.951ns (75.972%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.231ns = ( 19.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.599    19.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y8           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.384    20.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.605 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.732    22.337    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X13Y2          LUT4 (Prop_lut4_I2_O)        0.128    22.465 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.465    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X13Y2          FDRE (Setup_fdre_C_D)        0.069    36.487    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                 14.021    

Slack (MET) :             14.098ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.418ns  (logic 0.594ns (24.565%)  route 1.824ns (75.435%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.231ns = ( 19.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.599    19.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y8           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.384    20.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.605 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.463    22.068    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X9Y2           LUT3 (Prop_lut3_I2_O)        0.105    22.173 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.143    22.316    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X8Y2           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y2           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X8Y2           FDRE (Setup_fdre_C_D)       -0.004    36.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                         -22.316    
  -------------------------------------------------------------------
                         slack                                 14.098    

Slack (MET) :             14.143ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.449ns  (logic 0.594ns (24.255%)  route 1.855ns (75.745%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.231ns = ( 19.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.599    19.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y8           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.384    20.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.970    21.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X9Y2           LUT6 (Prop_lut6_I4_O)        0.105    21.357 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.884    22.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.105    22.346 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.346    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X8Y2           FDRE (Setup_fdre_C_D)        0.072    36.490    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.490    
                         arrival time                         -22.346    
  -------------------------------------------------------------------
                         slack                                 14.143    

Slack (MET) :             14.236ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.316ns  (logic 0.594ns (25.649%)  route 1.722ns (74.351%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.231ns = ( 19.897 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.599    19.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y8           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.384    20.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.219    21.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.605 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.503    22.108    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X13Y2          LUT6 (Prop_lut6_I4_O)        0.105    22.213 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.213    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X13Y2          FDRE (Setup_fdre_C_D)        0.032    36.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -22.213    
  -------------------------------------------------------------------
                         slack                                 14.236    

Slack (MET) :             14.281ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.589ns (27.308%)  route 1.568ns (72.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 19.544 - 16.667 ) 
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.379     3.612 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.901     4.513    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.105     4.618 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.116     4.734    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I0_O)        0.105     4.839 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.551     5.390    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X4Y8           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    17.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    18.062 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.482    19.544    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y8           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.326    19.870    
                         clock uncertainty           -0.035    19.835    
    SLICE_X4Y8           FDRE (Setup_fdre_C_CE)      -0.164    19.671    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.671    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                 14.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.539 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.100     1.640    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X2Y1           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.387     1.414    
    SLICE_X2Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.523    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y1           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.128     1.526 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.114     1.640    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y1           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.390     1.411    
    SLICE_X2Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.474    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.081%)  route 0.125ns (46.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.632     1.361    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     1.502 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.125     1.627    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X40Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.907     1.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.386     1.376    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.072     1.448    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.590%)  route 0.117ns (45.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.637     1.366    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.507 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.117     1.624    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X33Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.911     1.767    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.400     1.366    
    SLICE_X33Y2          FDRE (Hold_fdre_C_D)         0.078     1.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.503%)  route 0.176ns (55.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.539 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.176     1.715    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X2Y1           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.387     1.414    
    SLICE_X2Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.529    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.709%)  route 0.137ns (49.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.141     1.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/Q
                         net (fo=3, routed)           0.137     1.675    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[15]
    SLICE_X4Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/C
                         clock pessimism             -0.387     1.413    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.076     1.489    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.461%)  route 0.107ns (36.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.539 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/Q
                         net (fo=1, routed)           0.107     1.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[11]
    SLICE_X3Y2           LUT3 (Prop_lut3_I2_O)        0.045     1.691 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.691    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -0.403     1.398    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.092     1.490    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.076%)  route 0.152ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.152     1.662    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_brki_hit_synced
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.385     1.385    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.076     1.461    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.755%)  route 0.154ns (45.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/Q
                         net (fo=2, routed)           0.154     1.692    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg_n_0_[11]
    SLICE_X3Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.737 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.000     1.737    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[11]
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                         clock pessimism             -0.364     1.437    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.091     1.528    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.637     1.366    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X30Y1          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          SRLC16E (Prop_srlc16e_CLK_Q15)
                                                      0.332     1.698 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q15
                         net (fo=1, routed)           0.000     1.698    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/SRL16_MC15_7
    SLICE_X30Y1          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.911     1.767    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X30Y1          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                         clock pessimism             -0.400     1.366    
    SLICE_X30Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.483    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         33.333      31.741     BUFGCTRL_X0Y2  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X5Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X3Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X1Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y2     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y2     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y2     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y2     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X6Y2     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X6Y2     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X6Y2     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X6Y2     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.991ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.359ns  (logic 0.699ns (16.036%)  route 3.660ns (83.964%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 36.045 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955    23.349    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105    23.454 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.686    24.141    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X21Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.414    36.045    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X21Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.290    36.335    
                         clock uncertainty           -0.035    36.300    
    SLICE_X21Y1          FDCE (Setup_fdce_C_CE)      -0.168    36.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.132    
                         arrival time                         -24.141    
  -------------------------------------------------------------------
                         slack                                 11.991    

Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.259ns  (logic 0.699ns (16.413%)  route 3.560ns (83.587%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.165    23.559    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.105    23.664 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.377    24.040    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X9Y2           FDCE (Setup_fdce_C_CE)      -0.168    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                         -24.040    
  -------------------------------------------------------------------
                         slack                                 12.092    

Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.259ns  (logic 0.699ns (16.413%)  route 3.560ns (83.587%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.165    23.559    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.105    23.664 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.377    24.040    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X9Y2           FDCE (Setup_fdce_C_CE)      -0.168    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                         -24.040    
  -------------------------------------------------------------------
                         slack                                 12.092    

Slack (MET) :             12.111ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.309ns  (logic 0.699ns (16.224%)  route 3.610ns (83.776%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 36.114 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955    23.349    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105    23.454 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.636    24.090    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X7Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    36.114    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.290    36.404    
                         clock uncertainty           -0.035    36.369    
    SLICE_X7Y0           FDCE (Setup_fdce_C_CE)      -0.168    36.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.201    
                         arrival time                         -24.090    
  -------------------------------------------------------------------
                         slack                                 12.111    

Slack (MET) :             12.130ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.221ns  (logic 0.699ns (16.560%)  route 3.522ns (83.440%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955    23.349    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105    23.454 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.548    24.003    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X15Y4          FDCE (Setup_fdce_C_CE)      -0.168    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                         -24.003    
  -------------------------------------------------------------------
                         slack                                 12.130    

Slack (MET) :             12.147ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.204ns  (logic 0.699ns (16.627%)  route 3.505ns (83.373%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955    23.349    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105    23.454 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.531    23.986    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X15Y0          FDCE (Setup_fdce_C_CE)      -0.168    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                         -23.986    
  -------------------------------------------------------------------
                         slack                                 12.147    

Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.102ns  (logic 0.699ns (17.041%)  route 3.403ns (82.959%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955    23.349    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105    23.454 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.429    23.883    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X15Y2          FDRE (Setup_fdre_C_CE)      -0.168    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                         -23.883    
  -------------------------------------------------------------------
                         slack                                 12.249    

Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.102ns  (logic 0.699ns (17.041%)  route 3.403ns (82.959%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955    23.349    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105    23.454 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.429    23.883    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X15Y2          FDRE (Setup_fdre_C_CE)      -0.168    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                         -23.883    
  -------------------------------------------------------------------
                         slack                                 12.249    

Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.102ns  (logic 0.699ns (17.041%)  route 3.403ns (82.959%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955    23.349    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105    23.454 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.429    23.883    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X15Y2          FDRE (Setup_fdre_C_CE)      -0.168    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                         -23.883    
  -------------------------------------------------------------------
                         slack                                 12.249    

Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.102ns  (logic 0.699ns (17.041%)  route 3.403ns (82.959%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955    23.349    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105    23.454 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.429    23.883    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X15Y2          FDRE (Setup_fdre_C_CE)      -0.168    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                         -23.883    
  -------------------------------------------------------------------
                         slack                                 12.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.328%)  route 0.176ns (48.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.666     1.338    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y7           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.479 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.176     1.656    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.045     1.701 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X4Y7           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.943     1.732    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y7           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.393     1.338    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.091     1.429    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.667     1.339    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     1.480 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.178     1.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.045     1.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.703    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X4Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.393     1.339    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.091     1.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.848%)  route 0.238ns (56.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.667     1.339    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     1.480 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.238     1.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X4Y3           LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X4Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.393     1.339    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.092     1.431    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.643%)  route 0.653ns (77.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.369    18.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.284    18.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945    18.400    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.046    
    SLICE_X4Y1           FDRE (Hold_fdre_C_CE)       -0.032    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.821    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.643%)  route 0.653ns (77.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.369    18.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.284    18.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945    18.400    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.046    
    SLICE_X4Y1           FDRE (Hold_fdre_C_CE)       -0.032    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.821    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.643%)  route 0.653ns (77.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.369    18.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.284    18.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945    18.400    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.046    
    SLICE_X4Y1           FDRE (Hold_fdre_C_CE)       -0.032    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.821    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.643%)  route 0.653ns (77.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.369    18.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.284    18.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945    18.400    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.046    
    SLICE_X4Y1           FDRE (Hold_fdre_C_CE)       -0.032    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.821    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.643%)  route 0.653ns (77.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.369    18.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.284    18.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945    18.400    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.046    
    SLICE_X4Y1           FDRE (Hold_fdre_C_CE)       -0.032    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.821    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.643%)  route 0.653ns (77.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.369    18.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.284    18.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945    18.400    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.046    
    SLICE_X4Y1           FDRE (Hold_fdre_C_CE)       -0.032    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.821    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.643%)  route 0.653ns (77.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 18.400 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.369    18.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.284    18.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945    18.400    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.354    18.046    
    SLICE_X4Y1           FDRE (Hold_fdre_C_CE)       -0.032    18.014    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.014    
                         arrival time                          18.821    
  -------------------------------------------------------------------
                         slack                                  0.808    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X9Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X9Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X9Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X9Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X4Y3     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X9Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X9Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X9Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X9Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysClk50m
  To Clock:  sysClk50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50m }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :        83853  Failing Endpoints,  Worst Slack       -3.689ns,  Total Violation  -178128.190ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.689ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[137][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@4.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 0.694ns (9.433%)  route 6.663ns (90.567%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 2.622 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.529    -1.806    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X25Y8          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.379    -1.427 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/Q
                         net (fo=1, routed)           0.748    -0.679    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Q[1]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.105    -0.574 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.747     0.173    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.105     0.278 r  design_1_i/hw0_0/inst/mem[130][15]_i_2/O
                         net (fo=64, routed)          4.528     4.806    design_1_i/hw0_0/inst/mem[130][15]_i_2_n_0
    SLICE_X6Y186         LUT6 (Prop_lut6_I5_O)        0.105     4.911 r  design_1_i/hw0_0/inst/mem[137][15]_i_1/O
                         net (fo=8, routed)           0.641     5.551    design_1_i/hw0_0/inst/mem[137][15]_i_1_n_0
    SLICE_X11Y192        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[137][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    W19                                               0.000     4.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     5.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     6.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -0.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     1.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.420     2.622    design_1_i/hw0_0/inst/ramClk
    SLICE_X11Y192        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[137][11]/C
                         clock pessimism             -0.537     2.085    
                         clock uncertainty           -0.055     2.030    
    SLICE_X11Y192        FDRE (Setup_fdre_C_CE)      -0.168     1.862    design_1_i/hw0_0/inst/mem_reg[137][11]
  -------------------------------------------------------------------
                         required time                          1.862    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                 -3.689    

Slack (VIOLATED) :        -3.689ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[137][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@4.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 0.694ns (9.433%)  route 6.663ns (90.567%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 2.622 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.529    -1.806    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X25Y8          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.379    -1.427 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/Q
                         net (fo=1, routed)           0.748    -0.679    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Q[1]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.105    -0.574 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.747     0.173    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.105     0.278 r  design_1_i/hw0_0/inst/mem[130][15]_i_2/O
                         net (fo=64, routed)          4.528     4.806    design_1_i/hw0_0/inst/mem[130][15]_i_2_n_0
    SLICE_X6Y186         LUT6 (Prop_lut6_I5_O)        0.105     4.911 r  design_1_i/hw0_0/inst/mem[137][15]_i_1/O
                         net (fo=8, routed)           0.641     5.551    design_1_i/hw0_0/inst/mem[137][15]_i_1_n_0
    SLICE_X11Y192        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[137][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    W19                                               0.000     4.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     5.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     6.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -0.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     1.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.420     2.622    design_1_i/hw0_0/inst/ramClk
    SLICE_X11Y192        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[137][12]/C
                         clock pessimism             -0.537     2.085    
                         clock uncertainty           -0.055     2.030    
    SLICE_X11Y192        FDRE (Setup_fdre_C_CE)      -0.168     1.862    design_1_i/hw0_0/inst/mem_reg[137][12]
  -------------------------------------------------------------------
                         required time                          1.862    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                 -3.689    

Slack (VIOLATED) :        -3.651ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[140][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@4.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.694ns (9.401%)  route 6.689ns (90.599%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.529    -1.806    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X25Y8          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.379    -1.427 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/Q
                         net (fo=1, routed)           0.748    -0.679    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Q[1]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.105    -0.574 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.747     0.173    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.105     0.278 r  design_1_i/hw0_0/inst/mem[130][15]_i_2/O
                         net (fo=64, routed)          4.460     4.738    design_1_i/hw0_0/inst/mem[130][15]_i_2_n_0
    SLICE_X8Y190         LUT6 (Prop_lut6_I5_O)        0.105     4.843 r  design_1_i/hw0_0/inst/mem[140][15]_i_1/O
                         net (fo=8, routed)           0.734     5.577    design_1_i/hw0_0/inst/mem[140][15]_i_1_n_0
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    W19                                               0.000     4.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     5.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     6.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -0.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     1.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.484     2.686    design_1_i/hw0_0/inst/ramClk
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][10]/C
                         clock pessimism             -0.537     2.149    
                         clock uncertainty           -0.055     2.094    
    SLICE_X5Y187         FDRE (Setup_fdre_C_CE)      -0.168     1.926    design_1_i/hw0_0/inst/mem_reg[140][10]
  -------------------------------------------------------------------
                         required time                          1.926    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                 -3.651    

Slack (VIOLATED) :        -3.651ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[140][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@4.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.694ns (9.401%)  route 6.689ns (90.599%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.529    -1.806    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X25Y8          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.379    -1.427 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/Q
                         net (fo=1, routed)           0.748    -0.679    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Q[1]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.105    -0.574 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.747     0.173    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.105     0.278 r  design_1_i/hw0_0/inst/mem[130][15]_i_2/O
                         net (fo=64, routed)          4.460     4.738    design_1_i/hw0_0/inst/mem[130][15]_i_2_n_0
    SLICE_X8Y190         LUT6 (Prop_lut6_I5_O)        0.105     4.843 r  design_1_i/hw0_0/inst/mem[140][15]_i_1/O
                         net (fo=8, routed)           0.734     5.577    design_1_i/hw0_0/inst/mem[140][15]_i_1_n_0
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    W19                                               0.000     4.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     5.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     6.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -0.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     1.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.484     2.686    design_1_i/hw0_0/inst/ramClk
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][13]/C
                         clock pessimism             -0.537     2.149    
                         clock uncertainty           -0.055     2.094    
    SLICE_X5Y187         FDRE (Setup_fdre_C_CE)      -0.168     1.926    design_1_i/hw0_0/inst/mem_reg[140][13]
  -------------------------------------------------------------------
                         required time                          1.926    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                 -3.651    

Slack (VIOLATED) :        -3.651ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[140][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@4.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.694ns (9.401%)  route 6.689ns (90.599%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.529    -1.806    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X25Y8          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.379    -1.427 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/Q
                         net (fo=1, routed)           0.748    -0.679    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Q[1]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.105    -0.574 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.747     0.173    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.105     0.278 r  design_1_i/hw0_0/inst/mem[130][15]_i_2/O
                         net (fo=64, routed)          4.460     4.738    design_1_i/hw0_0/inst/mem[130][15]_i_2_n_0
    SLICE_X8Y190         LUT6 (Prop_lut6_I5_O)        0.105     4.843 r  design_1_i/hw0_0/inst/mem[140][15]_i_1/O
                         net (fo=8, routed)           0.734     5.577    design_1_i/hw0_0/inst/mem[140][15]_i_1_n_0
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    W19                                               0.000     4.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     5.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     6.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -0.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     1.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.484     2.686    design_1_i/hw0_0/inst/ramClk
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][14]/C
                         clock pessimism             -0.537     2.149    
                         clock uncertainty           -0.055     2.094    
    SLICE_X5Y187         FDRE (Setup_fdre_C_CE)      -0.168     1.926    design_1_i/hw0_0/inst/mem_reg[140][14]
  -------------------------------------------------------------------
                         required time                          1.926    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                 -3.651    

Slack (VIOLATED) :        -3.651ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[140][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@4.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.694ns (9.401%)  route 6.689ns (90.599%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.529    -1.806    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X25Y8          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.379    -1.427 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/Q
                         net (fo=1, routed)           0.748    -0.679    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Q[1]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.105    -0.574 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.747     0.173    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.105     0.278 r  design_1_i/hw0_0/inst/mem[130][15]_i_2/O
                         net (fo=64, routed)          4.460     4.738    design_1_i/hw0_0/inst/mem[130][15]_i_2_n_0
    SLICE_X8Y190         LUT6 (Prop_lut6_I5_O)        0.105     4.843 r  design_1_i/hw0_0/inst/mem[140][15]_i_1/O
                         net (fo=8, routed)           0.734     5.577    design_1_i/hw0_0/inst/mem[140][15]_i_1_n_0
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    W19                                               0.000     4.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     5.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     6.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -0.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     1.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.484     2.686    design_1_i/hw0_0/inst/ramClk
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][15]/C
                         clock pessimism             -0.537     2.149    
                         clock uncertainty           -0.055     2.094    
    SLICE_X5Y187         FDRE (Setup_fdre_C_CE)      -0.168     1.926    design_1_i/hw0_0/inst/mem_reg[140][15]
  -------------------------------------------------------------------
                         required time                          1.926    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                 -3.651    

Slack (VIOLATED) :        -3.651ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[140][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@4.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.694ns (9.401%)  route 6.689ns (90.599%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.529    -1.806    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X25Y8          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.379    -1.427 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/Q
                         net (fo=1, routed)           0.748    -0.679    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Q[1]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.105    -0.574 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.747     0.173    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.105     0.278 r  design_1_i/hw0_0/inst/mem[130][15]_i_2/O
                         net (fo=64, routed)          4.460     4.738    design_1_i/hw0_0/inst/mem[130][15]_i_2_n_0
    SLICE_X8Y190         LUT6 (Prop_lut6_I5_O)        0.105     4.843 r  design_1_i/hw0_0/inst/mem[140][15]_i_1/O
                         net (fo=8, routed)           0.734     5.577    design_1_i/hw0_0/inst/mem[140][15]_i_1_n_0
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    W19                                               0.000     4.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     5.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     6.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -0.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     1.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.484     2.686    design_1_i/hw0_0/inst/ramClk
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][8]/C
                         clock pessimism             -0.537     2.149    
                         clock uncertainty           -0.055     2.094    
    SLICE_X5Y187         FDRE (Setup_fdre_C_CE)      -0.168     1.926    design_1_i/hw0_0/inst/mem_reg[140][8]
  -------------------------------------------------------------------
                         required time                          1.926    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                 -3.651    

Slack (VIOLATED) :        -3.651ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[140][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@4.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.694ns (9.401%)  route 6.689ns (90.599%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 2.686 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.529    -1.806    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X25Y8          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.379    -1.427 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/Q
                         net (fo=1, routed)           0.748    -0.679    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Q[1]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.105    -0.574 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.747     0.173    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.105     0.278 r  design_1_i/hw0_0/inst/mem[130][15]_i_2/O
                         net (fo=64, routed)          4.460     4.738    design_1_i/hw0_0/inst/mem[130][15]_i_2_n_0
    SLICE_X8Y190         LUT6 (Prop_lut6_I5_O)        0.105     4.843 r  design_1_i/hw0_0/inst/mem[140][15]_i_1/O
                         net (fo=8, routed)           0.734     5.577    design_1_i/hw0_0/inst/mem[140][15]_i_1_n_0
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    W19                                               0.000     4.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     5.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     6.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -0.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     1.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.484     2.686    design_1_i/hw0_0/inst/ramClk
    SLICE_X5Y187         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[140][9]/C
                         clock pessimism             -0.537     2.149    
                         clock uncertainty           -0.055     2.094    
    SLICE_X5Y187         FDRE (Setup_fdre_C_CE)      -0.168     1.926    design_1_i/hw0_0/inst/mem_reg[140][9]
  -------------------------------------------------------------------
                         required time                          1.926    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                 -3.651    

Slack (VIOLATED) :        -3.632ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[0][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@4.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 0.694ns (9.471%)  route 6.634ns (90.529%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 2.618 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.529    -1.806    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X25Y8          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.379    -1.427 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/Q
                         net (fo=1, routed)           0.748    -0.679    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Q[1]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.105    -0.574 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.919     0.345    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X25Y9          LUT2 (Prop_lut2_I1_O)        0.105     0.450 r  design_1_i/hw0_0/inst/mem[22][15]_i_2/O
                         net (fo=64, routed)          4.138     4.588    design_1_i/hw0_0/inst/mem[22][15]_i_2_n_0
    SLICE_X12Y185        LUT6 (Prop_lut6_I5_O)        0.105     4.693 r  design_1_i/hw0_0/inst/mem[0][15]_i_1/O
                         net (fo=8, routed)           0.829     5.522    design_1_i/hw0_0/inst/mem[0][15]_i_1_n_0
    SLICE_X14Y188        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    W19                                               0.000     4.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     5.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     6.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -0.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     1.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.416     2.618    design_1_i/hw0_0/inst/ramClk
    SLICE_X14Y188        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[0][9]/C
                         clock pessimism             -0.537     2.081    
                         clock uncertainty           -0.055     2.026    
    SLICE_X14Y188        FDRE (Setup_fdre_C_CE)      -0.136     1.890    design_1_i/hw0_0/inst/mem_reg[0][9]
  -------------------------------------------------------------------
                         required time                          1.890    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 -3.632    

Slack (VIOLATED) :        -3.612ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[143][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@4.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 0.694ns (9.537%)  route 6.583ns (90.463%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 2.619 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.529    -1.806    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X25Y8          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.379    -1.427 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int_reg[1]/Q
                         net (fo=1, routed)           0.748    -0.679    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Q[1]
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.105    -0.574 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.747     0.173    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.105     0.278 r  design_1_i/hw0_0/inst/mem[130][15]_i_2/O
                         net (fo=64, routed)          4.513     4.791    design_1_i/hw0_0/inst/mem[130][15]_i_2_n_0
    SLICE_X7Y186         LUT6 (Prop_lut6_I5_O)        0.105     4.896 r  design_1_i/hw0_0/inst/mem[143][15]_i_1/O
                         net (fo=8, routed)           0.575     5.471    design_1_i/hw0_0/inst/mem[143][15]_i_1_n_0
    SLICE_X11Y187        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[143][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    W19                                               0.000     4.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     5.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     6.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -0.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     1.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.417     2.619    design_1_i/hw0_0/inst/ramClk
    SLICE_X11Y187        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[143][11]/C
                         clock pessimism             -0.537     2.082    
                         clock uncertainty           -0.055     2.027    
    SLICE_X11Y187        FDRE (Setup_fdre_C_CE)      -0.168     1.859    design_1_i/hw0_0/inst/mem_reg[143][11]
  -------------------------------------------------------------------
                         required time                          1.859    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                 -3.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.866%)  route 0.121ns (46.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.168ns
    Source Clock Delay      (SCD):    -0.208ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.666    -0.208    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y7           FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.067 r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.121     0.054    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X6Y8           SRL16E                                       r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.943     0.168    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y8           SRL16E                                       r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.360    -0.192    
    SLICE_X6Y8           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.009    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.311%)  route 0.123ns (46.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.169ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.667    -0.207    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X4Y5           FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.066 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.123     0.057    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X6Y6           SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.944     0.169    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y6           SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.360    -0.191    
    SLICE_X6Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.008    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[1775][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.516%)  route 0.268ns (65.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.067ns
    Source Clock Delay      (SCD):    -0.301ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.574    -0.301    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X11Y99         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.160 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]_replica_8/Q
                         net (fo=164, routed)         0.268     0.108    design_1_i/hw0_0/inst/bram_wrdata_a[25]_repN_8_alias
    SLICE_X13Y104        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1775][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.841     0.067    design_1_i/hw0_0/inst/ramClk
    SLICE_X13Y104        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1775][25]/C
                         clock pessimism             -0.099    -0.033    
    SLICE_X13Y104        FDRE (Hold_fdre_C_D)         0.047     0.014    design_1_i/hw0_0/inst/mem_reg[1775][25]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.433%)  route 0.199ns (58.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    -0.236ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.638    -0.236    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X18Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.095 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/Q
                         net (fo=4, routed)           0.199     0.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Q[0]
    SLICE_X14Y2          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X14Y2          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/CLK
                         clock pessimism             -0.337    -0.197    
    SLICE_X14Y2          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.014    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.137ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.636    -0.238    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/scndry_aclk
    SLICE_X17Y11         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.097 r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.042    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/Q
    SLICE_X17Y11         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.912     0.137    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/scndry_aclk
    SLICE_X17Y11         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.375    -0.238    
    SLICE_X17Y11         FDRE (Hold_fdre_C_D)         0.076    -0.162    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    -0.234ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.640    -0.234    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.093 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.038    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.sync[1]
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism             -0.374    -0.234    
    SLICE_X11Y0          FDRE (Hold_fdre_C_D)         0.075    -0.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.170ns
    Source Clock Delay      (SCD):    -0.206ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.668    -0.206    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y0           FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.065 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055    -0.010    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[4]
    SLICE_X5Y0           FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.945     0.170    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y0           FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.376    -0.206    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.075    -0.131    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.137ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.636    -0.238    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/scndry_aclk
    SLICE_X17Y11         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.097 r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.042    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/Q
    SLICE_X17Y11         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.912     0.137    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/scndry_aclk
    SLICE_X17Y11         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.375    -0.238    
    SLICE_X17Y11         FDRE (Hold_fdre_C_D)         0.075    -0.163    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.169ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.667    -0.207    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.066 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.011    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.sync[1]
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.944     0.169    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism             -0.376    -0.207    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.075    -0.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.170ns
    Source Clock Delay      (SCD):    -0.206ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.668    -0.206    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X1Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.065 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.010    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X1Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.945     0.170    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X1Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.376    -0.206    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.075    -0.131    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X1Y5     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         4.000       1.830      RAMB36_X1Y5     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X2Y0     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         4.000       1.830      RAMB36_X2Y0     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X1Y0     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         4.000       1.830      RAMB36_X1Y0     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X1Y8     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         4.000       1.830      RAMB36_X1Y8     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X2Y5     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         4.000       1.830      RAMB36_X2Y5     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X30Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :          321  Failing Endpoints,  Worst Slack      -47.754ns,  Total Violation    -1612.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -47.754ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.286ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.286ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.964ns  (logic 34.238ns (63.446%)  route 19.726ns (36.554%))
  Logic Levels:           159  (CARRY4=134 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 4.907 - 6.286 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.612    -1.723    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y66          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.652 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.497     2.149    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y166        LUT2 (Prop_lut2_I1_O)        0.105     2.254 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.254    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.694    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.792    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.890    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.988    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.649     3.853    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X12Y166        LUT3 (Prop_lut3_I0_O)        0.309     4.162 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.162    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.706    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.806 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.037 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.677     5.715    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.277     5.992 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.992    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.436 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.436    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.536 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.636 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.636    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.736    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.869     7.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277     8.013 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_74/O
                         net (fo=1, routed)           0.000     8.013    design_1_i/hw0_0/inst/cycleEndTime[24]_i_74_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.345 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.345    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.717     9.390    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X14Y169        LUT3 (Prop_lut3_I0_O)        0.275     9.665 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_80/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/hw0_0/inst/cycleEndTime[24]_i_80_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.209 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.309 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.309    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.440 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.786    11.226    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X16Y169        LUT3 (Prop_lut3_I0_O)        0.277    11.503 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.503    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.960 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.960    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.058 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.058    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X16Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.156 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.156    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X16Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.254    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.386 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.690    13.076    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y170        LUT3 (Prop_lut3_I0_O)        0.275    13.351 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.808    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.004 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.102 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.102    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          1.014    15.248    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X12Y171        LUT3 (Prop_lut3_I0_O)        0.275    15.523 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_89/O
                         net (fo=1, routed)           0.000    15.523    design_1_i/hw0_0/inst/cycleEndTime[20]_i_89_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    15.839 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.839    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.939 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.039    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.139 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.147    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.851    17.129    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X9Y171         LUT3 (Prop_lut3_I0_O)        0.277    17.406 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.406    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.863 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.863    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.961 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.059    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.008    18.165    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.297 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.749    19.046    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X10Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    19.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.710    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.910    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.008    20.018    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.149 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.843    20.992    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y172        LUT3 (Prop_lut3_I0_O)        0.277    21.269 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.726    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.824 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.824    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.008    21.930    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.028 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.028    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.160 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.842    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X14Y173        LUT3 (Prop_lut3_I0_O)        0.275    23.117 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.117    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.561    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.661 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.008    23.669    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.769 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.769    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.869 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.869    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    24.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.544    24.544    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X15Y176        LUT3 (Prop_lut3_I0_O)        0.277    24.821 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.821    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.376 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.376    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.474 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.474    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X15Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.572    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X15Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.704 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.689    26.393    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.275    26.668 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.668    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.223 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.223    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.321    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.419 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.419    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.551 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.760    28.311    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.275    28.586 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.586    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.030 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.030    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.130    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.230    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.330    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.655    30.116    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.277    30.393 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.393    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.850 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.850    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.948 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.948    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.144    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X9Y180         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.276 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.806    32.082    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X12Y177        LUT3 (Prop_lut3_I0_O)        0.275    32.357 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.357    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X12Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X12Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.901 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.901    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X12Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.001 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.001    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.101    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.791    34.023    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X16Y178        LUT3 (Prop_lut3_I0_O)        0.277    34.300 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.757 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.757    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.855 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.855    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.953 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.953    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.051    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.183 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.553    35.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X15Y182        LUT3 (Prop_lut3_I0_O)        0.275    36.011 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X15Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.468    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X15Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.566 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.566    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X15Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X15Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.762    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X15Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.682    37.576    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y182        LUT3 (Prop_lut3_I0_O)        0.275    37.851 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.851    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.295 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.295    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.395 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.395    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.495    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.595    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.884    39.610    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X13Y181        LUT3 (Prop_lut3_I0_O)        0.277    39.887 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.887    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X13Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.344 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.344    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.442 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.442    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.540 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.540    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.638 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.638    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y185        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.770 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.893    41.663    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y183        LUT3 (Prop_lut3_I0_O)        0.275    41.938 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_84/O
                         net (fo=1, routed)           0.000    41.938    design_1_i/hw0_0/inst/cycleEndTime[4]_i_84_n_0
    SLICE_X10Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    42.361 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.361    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.461    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.561    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.667    43.359    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.277    43.636 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.636    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.093 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.093    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.191    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.289 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.289    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.387 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.387    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y187        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.519 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.542    45.061    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X9Y186         LUT3 (Prop_lut3_I0_O)        0.275    45.336 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.336    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.793    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.891 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.891    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.989 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.989    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.087 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.087    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.219 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.914    47.132    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X9Y181         LUT3 (Prop_lut3_I0_O)        0.275    47.407 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.407    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X9Y181         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.864 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.864    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.962 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.962    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.060 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.060    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.158 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.158    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    48.290 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.872    49.162    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X8Y182         LUT3 (Prop_lut3_I0_O)        0.275    49.437 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.437    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X8Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.881 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.881    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X8Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.981 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.981    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X8Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.081 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.081    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X8Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.181 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.181    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X8Y186         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.388 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    50.798    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X12Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.686    51.484 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.484    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.584 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.584    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X12Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.684 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.684    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X12Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.784 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.784    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X12Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.884 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.884    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X12Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.984 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.984    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1_n_0
    SLICE_X12Y192        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    52.241 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    52.241    design_1_i/hw0_0/inst/cycleEndTime0[31]
    SLICE_X12Y192        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.286     6.286 r  
    W19                                               0.000     6.286 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.286    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.569 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.588    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.040 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.411    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.488 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.419     4.907    design_1_i/hw0_0/inst/clk160m
    SLICE_X12Y192        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]/C
                         clock pessimism             -0.463     4.444    
                         clock uncertainty           -0.057     4.387    
    SLICE_X12Y192        FDRE (Setup_fdre_C_D)        0.101     4.488    design_1_i/hw0_0/inst/cycleEndTime_reg[31]
  -------------------------------------------------------------------
                         required time                          4.488    
                         arrival time                         -52.241    
  -------------------------------------------------------------------
                         slack                                -47.754    

Slack (VIOLATED) :        -47.675ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.286ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.286ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.885ns  (logic 34.159ns (63.392%)  route 19.726ns (36.608%))
  Logic Levels:           159  (CARRY4=134 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 4.907 - 6.286 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.612    -1.723    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y66          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.652 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.497     2.149    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y166        LUT2 (Prop_lut2_I1_O)        0.105     2.254 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.254    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.694    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.792    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.890    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.988    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.649     3.853    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X12Y166        LUT3 (Prop_lut3_I0_O)        0.309     4.162 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.162    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.706    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.806 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.037 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.677     5.715    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.277     5.992 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.992    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.436 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.436    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.536 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.636 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.636    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.736    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.869     7.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277     8.013 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_74/O
                         net (fo=1, routed)           0.000     8.013    design_1_i/hw0_0/inst/cycleEndTime[24]_i_74_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.345 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.345    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.717     9.390    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X14Y169        LUT3 (Prop_lut3_I0_O)        0.275     9.665 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_80/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/hw0_0/inst/cycleEndTime[24]_i_80_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.209 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.309 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.309    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.440 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.786    11.226    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X16Y169        LUT3 (Prop_lut3_I0_O)        0.277    11.503 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.503    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.960 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.960    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.058 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.058    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X16Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.156 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.156    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X16Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.254    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.386 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.690    13.076    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y170        LUT3 (Prop_lut3_I0_O)        0.275    13.351 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.808    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.004 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.102 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.102    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          1.014    15.248    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X12Y171        LUT3 (Prop_lut3_I0_O)        0.275    15.523 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_89/O
                         net (fo=1, routed)           0.000    15.523    design_1_i/hw0_0/inst/cycleEndTime[20]_i_89_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    15.839 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.839    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.939 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.039    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.139 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.147    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.851    17.129    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X9Y171         LUT3 (Prop_lut3_I0_O)        0.277    17.406 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.406    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.863 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.863    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.961 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.059    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.008    18.165    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.297 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.749    19.046    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X10Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    19.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.710    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.910    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.008    20.018    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.149 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.843    20.992    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y172        LUT3 (Prop_lut3_I0_O)        0.277    21.269 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.726    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.824 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.824    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.008    21.930    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.028 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.028    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.160 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.842    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X14Y173        LUT3 (Prop_lut3_I0_O)        0.275    23.117 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.117    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.561    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.661 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.008    23.669    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.769 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.769    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.869 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.869    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    24.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.544    24.544    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X15Y176        LUT3 (Prop_lut3_I0_O)        0.277    24.821 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.821    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.376 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.376    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.474 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.474    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X15Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.572    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X15Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.704 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.689    26.393    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.275    26.668 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.668    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.223 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.223    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.321    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.419 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.419    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.551 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.760    28.311    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.275    28.586 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.586    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.030 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.030    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.130    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.230    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.330    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.655    30.116    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.277    30.393 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.393    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.850 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.850    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.948 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.948    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.144    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X9Y180         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.276 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.806    32.082    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X12Y177        LUT3 (Prop_lut3_I0_O)        0.275    32.357 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.357    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X12Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X12Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.901 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.901    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X12Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.001 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.001    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.101    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.791    34.023    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X16Y178        LUT3 (Prop_lut3_I0_O)        0.277    34.300 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.757 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.757    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.855 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.855    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.953 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.953    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.051    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.183 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.553    35.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X15Y182        LUT3 (Prop_lut3_I0_O)        0.275    36.011 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X15Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.468    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X15Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.566 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.566    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X15Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X15Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.762    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X15Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.682    37.576    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y182        LUT3 (Prop_lut3_I0_O)        0.275    37.851 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.851    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.295 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.295    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.395 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.395    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.495    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.595    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.884    39.610    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X13Y181        LUT3 (Prop_lut3_I0_O)        0.277    39.887 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.887    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X13Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.344 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.344    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.442 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.442    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.540 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.540    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.638 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.638    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y185        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.770 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.893    41.663    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y183        LUT3 (Prop_lut3_I0_O)        0.275    41.938 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_84/O
                         net (fo=1, routed)           0.000    41.938    design_1_i/hw0_0/inst/cycleEndTime[4]_i_84_n_0
    SLICE_X10Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    42.361 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.361    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.461    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.561    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.667    43.359    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.277    43.636 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.636    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.093 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.093    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.191    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.289 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.289    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.387 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.387    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y187        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.519 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.542    45.061    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X9Y186         LUT3 (Prop_lut3_I0_O)        0.275    45.336 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.336    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.793    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.891 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.891    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.989 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.989    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.087 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.087    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.219 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.914    47.132    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X9Y181         LUT3 (Prop_lut3_I0_O)        0.275    47.407 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.407    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X9Y181         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.864 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.864    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.962 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.962    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.060 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.060    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.158 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.158    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    48.290 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.872    49.162    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X8Y182         LUT3 (Prop_lut3_I0_O)        0.275    49.437 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.437    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X8Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.881 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.881    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X8Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.981 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.981    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X8Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.081 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.081    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X8Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.181 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.181    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X8Y186         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.388 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    50.798    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X12Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.686    51.484 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.484    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.584 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.584    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X12Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.684 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.684    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X12Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.784 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.784    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X12Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.884 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.884    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X12Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.984 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.984    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1_n_0
    SLICE_X12Y192        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    52.162 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    52.162    design_1_i/hw0_0/inst/cycleEndTime0[25]
    SLICE_X12Y192        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.286     6.286 r  
    W19                                               0.000     6.286 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.286    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.569 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.588    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.040 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.411    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.488 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.419     4.907    design_1_i/hw0_0/inst/clk160m
    SLICE_X12Y192        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[25]/C
                         clock pessimism             -0.463     4.444    
                         clock uncertainty           -0.057     4.387    
    SLICE_X12Y192        FDRE (Setup_fdre_C_D)        0.101     4.488    design_1_i/hw0_0/inst/cycleEndTime_reg[25]
  -------------------------------------------------------------------
                         required time                          4.488    
                         arrival time                         -52.162    
  -------------------------------------------------------------------
                         slack                                -47.675    

Slack (VIOLATED) :        -47.660ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.286ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.286ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.869ns  (logic 34.143ns (63.381%)  route 19.726ns (36.619%))
  Logic Levels:           158  (CARRY4=133 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 4.906 - 6.286 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.612    -1.723    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y66          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.652 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.497     2.149    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y166        LUT2 (Prop_lut2_I1_O)        0.105     2.254 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.254    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.694    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.792    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.890    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.988    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.649     3.853    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X12Y166        LUT3 (Prop_lut3_I0_O)        0.309     4.162 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.162    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.706    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.806 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.037 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.677     5.715    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.277     5.992 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.992    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.436 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.436    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.536 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.636 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.636    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.736    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.869     7.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277     8.013 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_74/O
                         net (fo=1, routed)           0.000     8.013    design_1_i/hw0_0/inst/cycleEndTime[24]_i_74_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.345 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.345    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.717     9.390    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X14Y169        LUT3 (Prop_lut3_I0_O)        0.275     9.665 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_80/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/hw0_0/inst/cycleEndTime[24]_i_80_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.209 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.309 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.309    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.440 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.786    11.226    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X16Y169        LUT3 (Prop_lut3_I0_O)        0.277    11.503 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.503    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.960 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.960    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.058 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.058    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X16Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.156 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.156    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X16Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.254    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.386 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.690    13.076    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y170        LUT3 (Prop_lut3_I0_O)        0.275    13.351 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.808    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.004 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.102 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.102    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          1.014    15.248    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X12Y171        LUT3 (Prop_lut3_I0_O)        0.275    15.523 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_89/O
                         net (fo=1, routed)           0.000    15.523    design_1_i/hw0_0/inst/cycleEndTime[20]_i_89_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    15.839 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.839    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.939 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.039    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.139 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.147    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.851    17.129    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X9Y171         LUT3 (Prop_lut3_I0_O)        0.277    17.406 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.406    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.863 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.863    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.961 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.059    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.008    18.165    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.297 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.749    19.046    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X10Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    19.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.710    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.910    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.008    20.018    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.149 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.843    20.992    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y172        LUT3 (Prop_lut3_I0_O)        0.277    21.269 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.726    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.824 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.824    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.008    21.930    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.028 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.028    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.160 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.842    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X14Y173        LUT3 (Prop_lut3_I0_O)        0.275    23.117 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.117    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.561    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.661 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.008    23.669    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.769 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.769    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.869 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.869    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    24.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.544    24.544    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X15Y176        LUT3 (Prop_lut3_I0_O)        0.277    24.821 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.821    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.376 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.376    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.474 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.474    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X15Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.572    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X15Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.704 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.689    26.393    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.275    26.668 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.668    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.223 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.223    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.321    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.419 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.419    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.551 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.760    28.311    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.275    28.586 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.586    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.030 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.030    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.130    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.230    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.330    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.655    30.116    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.277    30.393 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.393    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.850 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.850    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.948 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.948    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.144    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X9Y180         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.276 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.806    32.082    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X12Y177        LUT3 (Prop_lut3_I0_O)        0.275    32.357 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.357    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X12Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X12Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.901 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.901    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X12Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.001 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.001    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.101    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.791    34.023    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X16Y178        LUT3 (Prop_lut3_I0_O)        0.277    34.300 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.757 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.757    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.855 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.855    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.953 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.953    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.051    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.183 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.553    35.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X15Y182        LUT3 (Prop_lut3_I0_O)        0.275    36.011 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X15Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.468    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X15Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.566 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.566    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X15Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X15Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.762    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X15Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.682    37.576    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y182        LUT3 (Prop_lut3_I0_O)        0.275    37.851 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.851    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.295 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.295    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.395 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.395    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.495    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.595    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.884    39.610    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X13Y181        LUT3 (Prop_lut3_I0_O)        0.277    39.887 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.887    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X13Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.344 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.344    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.442 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.442    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.540 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.540    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.638 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.638    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y185        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.770 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.893    41.663    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y183        LUT3 (Prop_lut3_I0_O)        0.275    41.938 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_84/O
                         net (fo=1, routed)           0.000    41.938    design_1_i/hw0_0/inst/cycleEndTime[4]_i_84_n_0
    SLICE_X10Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    42.361 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.361    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.461    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.561    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.667    43.359    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.277    43.636 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.636    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.093 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.093    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.191    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.289 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.289    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.387 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.387    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y187        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.519 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.542    45.061    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X9Y186         LUT3 (Prop_lut3_I0_O)        0.275    45.336 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.336    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.793    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.891 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.891    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.989 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.989    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.087 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.087    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.219 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.914    47.132    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X9Y181         LUT3 (Prop_lut3_I0_O)        0.275    47.407 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.407    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X9Y181         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.864 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.864    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.962 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.962    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.060 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.060    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.158 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.158    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    48.290 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.872    49.162    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X8Y182         LUT3 (Prop_lut3_I0_O)        0.275    49.437 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.437    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X8Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.881 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.881    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X8Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.981 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.981    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X8Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.081 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.081    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X8Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.181 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.181    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X8Y186         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.388 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    50.798    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X12Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.686    51.484 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.484    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.584 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.584    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X12Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.684 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.684    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X12Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.784 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.784    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X12Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.884 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.884    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X12Y191        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    52.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    52.146    design_1_i/hw0_0/inst/cycleEndTime0[24]
    SLICE_X12Y191        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.286     6.286 r  
    W19                                               0.000     6.286 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.286    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.569 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.588    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.040 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.411    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.488 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.418     4.906    design_1_i/hw0_0/inst/clk160m
    SLICE_X12Y191        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]/C
                         clock pessimism             -0.463     4.443    
                         clock uncertainty           -0.057     4.386    
    SLICE_X12Y191        FDRE (Setup_fdre_C_D)        0.101     4.487    design_1_i/hw0_0/inst/cycleEndTime_reg[24]
  -------------------------------------------------------------------
                         required time                          4.487    
                         arrival time                         -52.146    
  -------------------------------------------------------------------
                         slack                                -47.660    

Slack (VIOLATED) :        -47.655ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.286ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.286ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.864ns  (logic 34.138ns (63.378%)  route 19.726ns (36.622%))
  Logic Levels:           158  (CARRY4=133 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 4.906 - 6.286 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.612    -1.723    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y66          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.652 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.497     2.149    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y166        LUT2 (Prop_lut2_I1_O)        0.105     2.254 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.254    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.694    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.792    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.890    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.988    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.649     3.853    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X12Y166        LUT3 (Prop_lut3_I0_O)        0.309     4.162 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.162    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.706    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.806 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.037 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.677     5.715    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.277     5.992 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.992    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.436 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.436    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.536 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.636 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.636    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.736    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.869     7.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277     8.013 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_74/O
                         net (fo=1, routed)           0.000     8.013    design_1_i/hw0_0/inst/cycleEndTime[24]_i_74_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.345 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.345    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.717     9.390    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X14Y169        LUT3 (Prop_lut3_I0_O)        0.275     9.665 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_80/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/hw0_0/inst/cycleEndTime[24]_i_80_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.209 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.309 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.309    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.440 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.786    11.226    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X16Y169        LUT3 (Prop_lut3_I0_O)        0.277    11.503 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.503    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.960 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.960    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.058 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.058    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X16Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.156 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.156    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X16Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.254    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.386 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.690    13.076    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y170        LUT3 (Prop_lut3_I0_O)        0.275    13.351 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.808    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.004 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.102 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.102    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          1.014    15.248    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X12Y171        LUT3 (Prop_lut3_I0_O)        0.275    15.523 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_89/O
                         net (fo=1, routed)           0.000    15.523    design_1_i/hw0_0/inst/cycleEndTime[20]_i_89_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    15.839 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.839    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.939 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.039    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.139 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.147    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.851    17.129    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X9Y171         LUT3 (Prop_lut3_I0_O)        0.277    17.406 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.406    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.863 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.863    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.961 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.059    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.008    18.165    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.297 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.749    19.046    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X10Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    19.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.710    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.910    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.008    20.018    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.149 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.843    20.992    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y172        LUT3 (Prop_lut3_I0_O)        0.277    21.269 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.726    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.824 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.824    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.008    21.930    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.028 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.028    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.160 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.842    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X14Y173        LUT3 (Prop_lut3_I0_O)        0.275    23.117 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.117    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.561    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.661 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.008    23.669    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.769 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.769    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.869 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.869    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    24.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.544    24.544    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X15Y176        LUT3 (Prop_lut3_I0_O)        0.277    24.821 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.821    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.376 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.376    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.474 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.474    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X15Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.572    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X15Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.704 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.689    26.393    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.275    26.668 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.668    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.223 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.223    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.321    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.419 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.419    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.551 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.760    28.311    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.275    28.586 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.586    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.030 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.030    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.130    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.230    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.330    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.655    30.116    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.277    30.393 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.393    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.850 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.850    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.948 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.948    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.144    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X9Y180         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.276 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.806    32.082    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X12Y177        LUT3 (Prop_lut3_I0_O)        0.275    32.357 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.357    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X12Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X12Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.901 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.901    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X12Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.001 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.001    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.101    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.791    34.023    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X16Y178        LUT3 (Prop_lut3_I0_O)        0.277    34.300 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.757 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.757    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.855 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.855    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.953 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.953    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.051    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.183 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.553    35.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X15Y182        LUT3 (Prop_lut3_I0_O)        0.275    36.011 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X15Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.468    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X15Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.566 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.566    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X15Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X15Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.762    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X15Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.682    37.576    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y182        LUT3 (Prop_lut3_I0_O)        0.275    37.851 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.851    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.295 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.295    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.395 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.395    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.495    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.595    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.884    39.610    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X13Y181        LUT3 (Prop_lut3_I0_O)        0.277    39.887 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.887    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X13Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.344 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.344    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.442 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.442    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.540 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.540    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.638 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.638    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y185        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.770 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.893    41.663    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y183        LUT3 (Prop_lut3_I0_O)        0.275    41.938 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_84/O
                         net (fo=1, routed)           0.000    41.938    design_1_i/hw0_0/inst/cycleEndTime[4]_i_84_n_0
    SLICE_X10Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    42.361 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.361    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.461    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.561    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.667    43.359    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.277    43.636 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.636    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.093 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.093    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.191    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.289 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.289    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.387 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.387    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y187        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.519 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.542    45.061    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X9Y186         LUT3 (Prop_lut3_I0_O)        0.275    45.336 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.336    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.793    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.891 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.891    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.989 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.989    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.087 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.087    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.219 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.914    47.132    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X9Y181         LUT3 (Prop_lut3_I0_O)        0.275    47.407 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.407    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X9Y181         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.864 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.864    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.962 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.962    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.060 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.060    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.158 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.158    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    48.290 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.872    49.162    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X8Y182         LUT3 (Prop_lut3_I0_O)        0.275    49.437 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.437    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X8Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.881 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.881    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X8Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.981 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.981    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X8Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.081 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.081    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X8Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.181 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.181    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X8Y186         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.388 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    50.798    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X12Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.686    51.484 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.484    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.584 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.584    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X12Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.684 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.684    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X12Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.784 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.784    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X12Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.884 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.884    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X12Y191        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    52.141 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    52.141    design_1_i/hw0_0/inst/cycleEndTime0[22]
    SLICE_X12Y191        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.286     6.286 r  
    W19                                               0.000     6.286 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.286    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.569 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.588    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.040 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.411    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.488 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.418     4.906    design_1_i/hw0_0/inst/clk160m
    SLICE_X12Y191        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[22]/C
                         clock pessimism             -0.463     4.443    
                         clock uncertainty           -0.057     4.386    
    SLICE_X12Y191        FDRE (Setup_fdre_C_D)        0.101     4.487    design_1_i/hw0_0/inst/cycleEndTime_reg[22]
  -------------------------------------------------------------------
                         required time                          4.487    
                         arrival time                         -52.141    
  -------------------------------------------------------------------
                         slack                                -47.655    

Slack (VIOLATED) :        -47.597ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.286ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.286ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.806ns  (logic 34.080ns (63.338%)  route 19.726ns (36.662%))
  Logic Levels:           158  (CARRY4=133 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 4.906 - 6.286 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.612    -1.723    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y66          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.652 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.497     2.149    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y166        LUT2 (Prop_lut2_I1_O)        0.105     2.254 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.254    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.694    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.792    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.890    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.988    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.649     3.853    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X12Y166        LUT3 (Prop_lut3_I0_O)        0.309     4.162 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.162    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.706    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.806 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.037 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.677     5.715    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.277     5.992 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.992    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.436 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.436    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.536 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.636 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.636    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.736    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.869     7.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277     8.013 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_74/O
                         net (fo=1, routed)           0.000     8.013    design_1_i/hw0_0/inst/cycleEndTime[24]_i_74_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.345 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.345    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.717     9.390    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X14Y169        LUT3 (Prop_lut3_I0_O)        0.275     9.665 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_80/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/hw0_0/inst/cycleEndTime[24]_i_80_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.209 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.309 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.309    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.440 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.786    11.226    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X16Y169        LUT3 (Prop_lut3_I0_O)        0.277    11.503 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.503    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.960 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.960    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.058 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.058    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X16Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.156 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.156    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X16Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.254    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.386 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.690    13.076    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y170        LUT3 (Prop_lut3_I0_O)        0.275    13.351 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.808    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.004 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.102 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.102    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          1.014    15.248    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X12Y171        LUT3 (Prop_lut3_I0_O)        0.275    15.523 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_89/O
                         net (fo=1, routed)           0.000    15.523    design_1_i/hw0_0/inst/cycleEndTime[20]_i_89_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    15.839 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.839    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.939 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.039    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.139 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.147    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.851    17.129    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X9Y171         LUT3 (Prop_lut3_I0_O)        0.277    17.406 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.406    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.863 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.863    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.961 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.059    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.008    18.165    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.297 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.749    19.046    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X10Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    19.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.710    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.910    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.008    20.018    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.149 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.843    20.992    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y172        LUT3 (Prop_lut3_I0_O)        0.277    21.269 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.726    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.824 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.824    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.008    21.930    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.028 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.028    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.160 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.842    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X14Y173        LUT3 (Prop_lut3_I0_O)        0.275    23.117 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.117    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.561    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.661 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.008    23.669    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.769 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.769    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.869 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.869    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    24.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.544    24.544    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X15Y176        LUT3 (Prop_lut3_I0_O)        0.277    24.821 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.821    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.376 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.376    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.474 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.474    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X15Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.572    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X15Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.704 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.689    26.393    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.275    26.668 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.668    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.223 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.223    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.321    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.419 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.419    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.551 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.760    28.311    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.275    28.586 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.586    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.030 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.030    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.130    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.230    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.330    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.655    30.116    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.277    30.393 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.393    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.850 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.850    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.948 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.948    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.144    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X9Y180         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.276 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.806    32.082    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X12Y177        LUT3 (Prop_lut3_I0_O)        0.275    32.357 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.357    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X12Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X12Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.901 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.901    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X12Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.001 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.001    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.101    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.791    34.023    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X16Y178        LUT3 (Prop_lut3_I0_O)        0.277    34.300 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.757 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.757    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.855 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.855    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.953 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.953    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.051    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.183 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.553    35.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X15Y182        LUT3 (Prop_lut3_I0_O)        0.275    36.011 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X15Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.468    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X15Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.566 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.566    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X15Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X15Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.762    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X15Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.682    37.576    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y182        LUT3 (Prop_lut3_I0_O)        0.275    37.851 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.851    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.295 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.295    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.395 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.395    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.495    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.595    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.884    39.610    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X13Y181        LUT3 (Prop_lut3_I0_O)        0.277    39.887 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.887    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X13Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.344 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.344    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.442 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.442    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.540 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.540    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.638 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.638    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y185        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.770 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.893    41.663    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y183        LUT3 (Prop_lut3_I0_O)        0.275    41.938 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_84/O
                         net (fo=1, routed)           0.000    41.938    design_1_i/hw0_0/inst/cycleEndTime[4]_i_84_n_0
    SLICE_X10Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    42.361 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.361    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.461    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.561    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.667    43.359    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.277    43.636 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.636    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.093 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.093    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.191    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.289 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.289    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.387 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.387    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y187        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.519 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.542    45.061    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X9Y186         LUT3 (Prop_lut3_I0_O)        0.275    45.336 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.336    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.793    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.891 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.891    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.989 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.989    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.087 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.087    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.219 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.914    47.132    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X9Y181         LUT3 (Prop_lut3_I0_O)        0.275    47.407 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.407    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X9Y181         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.864 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.864    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.962 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.962    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.060 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.060    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.158 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.158    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    48.290 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.872    49.162    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X8Y182         LUT3 (Prop_lut3_I0_O)        0.275    49.437 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.437    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X8Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.881 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.881    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X8Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.981 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.981    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X8Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.081 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.081    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X8Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.181 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.181    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X8Y186         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.388 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    50.798    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X12Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.686    51.484 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.484    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.584 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.584    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X12Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.684 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.684    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X12Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.784 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.784    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X12Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.884 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.884    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X12Y191        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    52.083 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    52.083    design_1_i/hw0_0/inst/cycleEndTime0[23]
    SLICE_X12Y191        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.286     6.286 r  
    W19                                               0.000     6.286 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.286    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.569 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.588    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.040 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.411    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.488 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.418     4.906    design_1_i/hw0_0/inst/clk160m
    SLICE_X12Y191        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[23]/C
                         clock pessimism             -0.463     4.443    
                         clock uncertainty           -0.057     4.386    
    SLICE_X12Y191        FDRE (Setup_fdre_C_D)        0.101     4.487    design_1_i/hw0_0/inst/cycleEndTime_reg[23]
  -------------------------------------------------------------------
                         required time                          4.487    
                         arrival time                         -52.083    
  -------------------------------------------------------------------
                         slack                                -47.597    

Slack (VIOLATED) :        -47.576ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.286ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.286ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.785ns  (logic 34.059ns (63.324%)  route 19.726ns (36.676%))
  Logic Levels:           158  (CARRY4=133 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 4.906 - 6.286 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.612    -1.723    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y66          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.652 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.497     2.149    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y166        LUT2 (Prop_lut2_I1_O)        0.105     2.254 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.254    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.694    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.792    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.890    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.988    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.649     3.853    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X12Y166        LUT3 (Prop_lut3_I0_O)        0.309     4.162 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.162    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.706    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.806 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.037 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.677     5.715    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.277     5.992 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.992    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.436 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.436    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.536 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.636 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.636    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.736    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.869     7.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277     8.013 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_74/O
                         net (fo=1, routed)           0.000     8.013    design_1_i/hw0_0/inst/cycleEndTime[24]_i_74_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.345 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.345    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.717     9.390    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X14Y169        LUT3 (Prop_lut3_I0_O)        0.275     9.665 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_80/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/hw0_0/inst/cycleEndTime[24]_i_80_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.209 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.309 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.309    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.440 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.786    11.226    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X16Y169        LUT3 (Prop_lut3_I0_O)        0.277    11.503 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.503    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.960 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.960    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.058 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.058    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X16Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.156 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.156    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X16Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.254    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.386 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.690    13.076    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y170        LUT3 (Prop_lut3_I0_O)        0.275    13.351 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.808    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.004 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.102 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.102    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          1.014    15.248    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X12Y171        LUT3 (Prop_lut3_I0_O)        0.275    15.523 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_89/O
                         net (fo=1, routed)           0.000    15.523    design_1_i/hw0_0/inst/cycleEndTime[20]_i_89_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    15.839 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.839    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.939 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.039    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.139 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.147    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.851    17.129    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X9Y171         LUT3 (Prop_lut3_I0_O)        0.277    17.406 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.406    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.863 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.863    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.961 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.059    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.008    18.165    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.297 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.749    19.046    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X10Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    19.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.710    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.910    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.008    20.018    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.149 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.843    20.992    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y172        LUT3 (Prop_lut3_I0_O)        0.277    21.269 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.726    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.824 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.824    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.008    21.930    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.028 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.028    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.160 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.842    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X14Y173        LUT3 (Prop_lut3_I0_O)        0.275    23.117 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.117    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.561    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.661 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.008    23.669    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.769 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.769    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.869 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.869    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    24.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.544    24.544    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X15Y176        LUT3 (Prop_lut3_I0_O)        0.277    24.821 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.821    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.376 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.376    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.474 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.474    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X15Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.572    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X15Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.704 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.689    26.393    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.275    26.668 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.668    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.223 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.223    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.321    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.419 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.419    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.551 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.760    28.311    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.275    28.586 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.586    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.030 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.030    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.130    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.230    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.330    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.655    30.116    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.277    30.393 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.393    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.850 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.850    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.948 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.948    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.144    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X9Y180         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.276 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.806    32.082    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X12Y177        LUT3 (Prop_lut3_I0_O)        0.275    32.357 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.357    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X12Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X12Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.901 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.901    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X12Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.001 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.001    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.101    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.791    34.023    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X16Y178        LUT3 (Prop_lut3_I0_O)        0.277    34.300 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.757 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.757    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.855 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.855    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.953 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.953    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.051    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.183 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.553    35.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X15Y182        LUT3 (Prop_lut3_I0_O)        0.275    36.011 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X15Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.468    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X15Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.566 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.566    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X15Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X15Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.762    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X15Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.682    37.576    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y182        LUT3 (Prop_lut3_I0_O)        0.275    37.851 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.851    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.295 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.295    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.395 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.395    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.495    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.595    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.884    39.610    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X13Y181        LUT3 (Prop_lut3_I0_O)        0.277    39.887 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.887    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X13Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.344 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.344    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.442 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.442    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.540 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.540    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.638 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.638    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y185        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.770 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.893    41.663    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y183        LUT3 (Prop_lut3_I0_O)        0.275    41.938 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_84/O
                         net (fo=1, routed)           0.000    41.938    design_1_i/hw0_0/inst/cycleEndTime[4]_i_84_n_0
    SLICE_X10Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    42.361 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.361    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.461    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.561    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.667    43.359    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.277    43.636 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.636    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.093 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.093    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.191    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.289 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.289    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.387 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.387    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y187        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.519 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.542    45.061    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X9Y186         LUT3 (Prop_lut3_I0_O)        0.275    45.336 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.336    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.793    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.891 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.891    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.989 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.989    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.087 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.087    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.219 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.914    47.132    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X9Y181         LUT3 (Prop_lut3_I0_O)        0.275    47.407 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.407    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X9Y181         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.864 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.864    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.962 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.962    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.060 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.060    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.158 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.158    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    48.290 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.872    49.162    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X8Y182         LUT3 (Prop_lut3_I0_O)        0.275    49.437 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.437    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X8Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.881 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.881    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X8Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.981 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.981    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X8Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.081 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.081    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X8Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.181 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.181    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X8Y186         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.388 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    50.798    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X12Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.686    51.484 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.484    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.584 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.584    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X12Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.684 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.684    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X12Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.784 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.784    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X12Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.884 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.884    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X12Y191        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    52.062 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    52.062    design_1_i/hw0_0/inst/cycleEndTime0[21]
    SLICE_X12Y191        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.286     6.286 r  
    W19                                               0.000     6.286 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.286    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.569 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.588    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.040 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.411    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.488 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.418     4.906    design_1_i/hw0_0/inst/clk160m
    SLICE_X12Y191        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[21]/C
                         clock pessimism             -0.463     4.443    
                         clock uncertainty           -0.057     4.386    
    SLICE_X12Y191        FDRE (Setup_fdre_C_D)        0.101     4.487    design_1_i/hw0_0/inst/cycleEndTime_reg[21]
  -------------------------------------------------------------------
                         required time                          4.487    
                         arrival time                         -52.062    
  -------------------------------------------------------------------
                         slack                                -47.576    

Slack (VIOLATED) :        -47.560ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.286ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.286ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.769ns  (logic 34.043ns (63.313%)  route 19.726ns (36.687%))
  Logic Levels:           157  (CARRY4=132 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 4.906 - 6.286 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.612    -1.723    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y66          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.652 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.497     2.149    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y166        LUT2 (Prop_lut2_I1_O)        0.105     2.254 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.254    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.694    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.792    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.890    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.988    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.649     3.853    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X12Y166        LUT3 (Prop_lut3_I0_O)        0.309     4.162 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.162    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.706    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.806 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.037 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.677     5.715    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.277     5.992 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.992    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.436 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.436    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.536 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.636 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.636    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.736    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.869     7.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277     8.013 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_74/O
                         net (fo=1, routed)           0.000     8.013    design_1_i/hw0_0/inst/cycleEndTime[24]_i_74_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.345 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.345    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.717     9.390    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X14Y169        LUT3 (Prop_lut3_I0_O)        0.275     9.665 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_80/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/hw0_0/inst/cycleEndTime[24]_i_80_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.209 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.309 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.309    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.440 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.786    11.226    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X16Y169        LUT3 (Prop_lut3_I0_O)        0.277    11.503 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.503    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.960 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.960    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.058 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.058    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X16Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.156 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.156    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X16Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.254    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.386 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.690    13.076    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y170        LUT3 (Prop_lut3_I0_O)        0.275    13.351 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.808    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.004 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.102 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.102    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          1.014    15.248    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X12Y171        LUT3 (Prop_lut3_I0_O)        0.275    15.523 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_89/O
                         net (fo=1, routed)           0.000    15.523    design_1_i/hw0_0/inst/cycleEndTime[20]_i_89_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    15.839 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.839    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.939 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.039    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.139 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.147    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.851    17.129    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X9Y171         LUT3 (Prop_lut3_I0_O)        0.277    17.406 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.406    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.863 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.863    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.961 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.059    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.008    18.165    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.297 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.749    19.046    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X10Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    19.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.710    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.910    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.008    20.018    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.149 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.843    20.992    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y172        LUT3 (Prop_lut3_I0_O)        0.277    21.269 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.726    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.824 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.824    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.008    21.930    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.028 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.028    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.160 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.842    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X14Y173        LUT3 (Prop_lut3_I0_O)        0.275    23.117 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.117    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.561    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.661 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.008    23.669    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.769 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.769    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.869 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.869    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    24.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.544    24.544    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X15Y176        LUT3 (Prop_lut3_I0_O)        0.277    24.821 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.821    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.376 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.376    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.474 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.474    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X15Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.572    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X15Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.704 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.689    26.393    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.275    26.668 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.668    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.223 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.223    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.321    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.419 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.419    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.551 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.760    28.311    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.275    28.586 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.586    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.030 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.030    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.130    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.230    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.330    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.655    30.116    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.277    30.393 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.393    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.850 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.850    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.948 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.948    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.144    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X9Y180         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.276 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.806    32.082    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X12Y177        LUT3 (Prop_lut3_I0_O)        0.275    32.357 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.357    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X12Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X12Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.901 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.901    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X12Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.001 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.001    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.101    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.791    34.023    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X16Y178        LUT3 (Prop_lut3_I0_O)        0.277    34.300 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.757 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.757    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.855 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.855    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.953 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.953    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.051    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.183 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.553    35.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X15Y182        LUT3 (Prop_lut3_I0_O)        0.275    36.011 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X15Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.468    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X15Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.566 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.566    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X15Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X15Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.762    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X15Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.682    37.576    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y182        LUT3 (Prop_lut3_I0_O)        0.275    37.851 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.851    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.295 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.295    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.395 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.395    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.495    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.595    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.884    39.610    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X13Y181        LUT3 (Prop_lut3_I0_O)        0.277    39.887 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.887    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X13Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.344 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.344    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.442 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.442    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.540 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.540    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.638 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.638    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y185        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.770 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.893    41.663    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y183        LUT3 (Prop_lut3_I0_O)        0.275    41.938 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_84/O
                         net (fo=1, routed)           0.000    41.938    design_1_i/hw0_0/inst/cycleEndTime[4]_i_84_n_0
    SLICE_X10Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    42.361 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.361    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.461    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.561    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.667    43.359    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.277    43.636 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.636    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.093 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.093    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.191    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.289 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.289    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.387 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.387    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y187        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.519 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.542    45.061    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X9Y186         LUT3 (Prop_lut3_I0_O)        0.275    45.336 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.336    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.793    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.891 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.891    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.989 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.989    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.087 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.087    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.219 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.914    47.132    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X9Y181         LUT3 (Prop_lut3_I0_O)        0.275    47.407 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.407    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X9Y181         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.864 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.864    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.962 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.962    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.060 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.060    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.158 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.158    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    48.290 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.872    49.162    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X8Y182         LUT3 (Prop_lut3_I0_O)        0.275    49.437 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.437    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X8Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.881 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.881    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X8Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.981 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.981    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X8Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.081 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.081    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X8Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.181 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.181    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X8Y186         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.388 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    50.798    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X12Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.686    51.484 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.484    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.584 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.584    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X12Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.684 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.684    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X12Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.784 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.784    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X12Y190        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    52.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    52.046    design_1_i/hw0_0/inst/cycleEndTime0[20]
    SLICE_X12Y190        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.286     6.286 r  
    W19                                               0.000     6.286 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.286    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.569 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.588    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.040 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.411    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.488 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.418     4.906    design_1_i/hw0_0/inst/clk160m
    SLICE_X12Y190        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]/C
                         clock pessimism             -0.463     4.443    
                         clock uncertainty           -0.057     4.386    
    SLICE_X12Y190        FDRE (Setup_fdre_C_D)        0.101     4.487    design_1_i/hw0_0/inst/cycleEndTime_reg[20]
  -------------------------------------------------------------------
                         required time                          4.487    
                         arrival time                         -52.046    
  -------------------------------------------------------------------
                         slack                                -47.560    

Slack (VIOLATED) :        -47.555ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.286ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.286ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.764ns  (logic 34.038ns (63.310%)  route 19.726ns (36.690%))
  Logic Levels:           157  (CARRY4=132 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 4.906 - 6.286 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.612    -1.723    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y66          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.652 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.497     2.149    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y166        LUT2 (Prop_lut2_I1_O)        0.105     2.254 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.254    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.694    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.792    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.890    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.988    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.649     3.853    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X12Y166        LUT3 (Prop_lut3_I0_O)        0.309     4.162 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.162    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.706    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.806 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.037 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.677     5.715    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.277     5.992 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.992    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.436 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.436    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.536 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.636 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.636    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.736    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.869     7.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277     8.013 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_74/O
                         net (fo=1, routed)           0.000     8.013    design_1_i/hw0_0/inst/cycleEndTime[24]_i_74_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.345 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.345    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.717     9.390    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X14Y169        LUT3 (Prop_lut3_I0_O)        0.275     9.665 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_80/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/hw0_0/inst/cycleEndTime[24]_i_80_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.209 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.309 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.309    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.440 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.786    11.226    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X16Y169        LUT3 (Prop_lut3_I0_O)        0.277    11.503 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.503    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.960 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.960    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.058 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.058    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X16Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.156 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.156    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X16Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.254    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.386 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.690    13.076    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y170        LUT3 (Prop_lut3_I0_O)        0.275    13.351 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.808    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.004 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.102 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.102    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          1.014    15.248    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X12Y171        LUT3 (Prop_lut3_I0_O)        0.275    15.523 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_89/O
                         net (fo=1, routed)           0.000    15.523    design_1_i/hw0_0/inst/cycleEndTime[20]_i_89_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    15.839 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.839    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.939 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.039    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.139 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.147    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.851    17.129    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X9Y171         LUT3 (Prop_lut3_I0_O)        0.277    17.406 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.406    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.863 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.863    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.961 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.059    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.008    18.165    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.297 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.749    19.046    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X10Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    19.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.710    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.910    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.008    20.018    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.149 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.843    20.992    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y172        LUT3 (Prop_lut3_I0_O)        0.277    21.269 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.726    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.824 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.824    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.008    21.930    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.028 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.028    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.160 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.842    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X14Y173        LUT3 (Prop_lut3_I0_O)        0.275    23.117 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.117    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.561    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.661 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.008    23.669    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.769 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.769    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.869 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.869    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    24.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.544    24.544    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X15Y176        LUT3 (Prop_lut3_I0_O)        0.277    24.821 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.821    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.376 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.376    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.474 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.474    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X15Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.572    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X15Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.704 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.689    26.393    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.275    26.668 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.668    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.223 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.223    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.321    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.419 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.419    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.551 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.760    28.311    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.275    28.586 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.586    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.030 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.030    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.130    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.230    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.330    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.655    30.116    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.277    30.393 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.393    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.850 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.850    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.948 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.948    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.144    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X9Y180         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.276 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.806    32.082    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X12Y177        LUT3 (Prop_lut3_I0_O)        0.275    32.357 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.357    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X12Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X12Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.901 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.901    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X12Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.001 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.001    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.101    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.791    34.023    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X16Y178        LUT3 (Prop_lut3_I0_O)        0.277    34.300 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.757 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.757    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.855 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.855    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.953 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.953    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.051    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.183 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.553    35.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X15Y182        LUT3 (Prop_lut3_I0_O)        0.275    36.011 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X15Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.468    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X15Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.566 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.566    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X15Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X15Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.762    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X15Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.682    37.576    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y182        LUT3 (Prop_lut3_I0_O)        0.275    37.851 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.851    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.295 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.295    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.395 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.395    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.495    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.595    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.884    39.610    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X13Y181        LUT3 (Prop_lut3_I0_O)        0.277    39.887 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.887    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X13Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.344 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.344    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.442 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.442    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.540 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.540    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.638 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.638    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y185        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.770 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.893    41.663    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y183        LUT3 (Prop_lut3_I0_O)        0.275    41.938 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_84/O
                         net (fo=1, routed)           0.000    41.938    design_1_i/hw0_0/inst/cycleEndTime[4]_i_84_n_0
    SLICE_X10Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    42.361 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.361    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.461    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.561    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.667    43.359    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.277    43.636 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.636    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.093 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.093    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.191    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.289 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.289    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.387 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.387    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y187        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.519 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.542    45.061    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X9Y186         LUT3 (Prop_lut3_I0_O)        0.275    45.336 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.336    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.793    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.891 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.891    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.989 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.989    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.087 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.087    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.219 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.914    47.132    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X9Y181         LUT3 (Prop_lut3_I0_O)        0.275    47.407 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.407    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X9Y181         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.864 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.864    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.962 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.962    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.060 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.060    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.158 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.158    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    48.290 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.872    49.162    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X8Y182         LUT3 (Prop_lut3_I0_O)        0.275    49.437 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.437    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X8Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.881 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.881    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X8Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.981 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.981    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X8Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.081 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.081    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X8Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.181 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.181    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X8Y186         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.388 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    50.798    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X12Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.686    51.484 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.484    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.584 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.584    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X12Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.684 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.684    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X12Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.784 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.784    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X12Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    52.041 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    52.041    design_1_i/hw0_0/inst/cycleEndTime0[18]
    SLICE_X12Y190        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.286     6.286 r  
    W19                                               0.000     6.286 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.286    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.569 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.588    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.040 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.411    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.488 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.418     4.906    design_1_i/hw0_0/inst/clk160m
    SLICE_X12Y190        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[18]/C
                         clock pessimism             -0.463     4.443    
                         clock uncertainty           -0.057     4.386    
    SLICE_X12Y190        FDRE (Setup_fdre_C_D)        0.101     4.487    design_1_i/hw0_0/inst/cycleEndTime_reg[18]
  -------------------------------------------------------------------
                         required time                          4.487    
                         arrival time                         -52.041    
  -------------------------------------------------------------------
                         slack                                -47.555    

Slack (VIOLATED) :        -47.497ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.286ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.286ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.706ns  (logic 33.980ns (63.270%)  route 19.726ns (36.730%))
  Logic Levels:           157  (CARRY4=132 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 4.906 - 6.286 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.612    -1.723    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y66          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.652 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.497     2.149    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y166        LUT2 (Prop_lut2_I1_O)        0.105     2.254 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.254    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.694    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.792    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.890    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.988    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.649     3.853    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X12Y166        LUT3 (Prop_lut3_I0_O)        0.309     4.162 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.162    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.706    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.806 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.037 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.677     5.715    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.277     5.992 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.992    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.436 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.436    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.536 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.636 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.636    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.736    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.869     7.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277     8.013 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_74/O
                         net (fo=1, routed)           0.000     8.013    design_1_i/hw0_0/inst/cycleEndTime[24]_i_74_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.345 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.345    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.717     9.390    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X14Y169        LUT3 (Prop_lut3_I0_O)        0.275     9.665 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_80/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/hw0_0/inst/cycleEndTime[24]_i_80_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.209 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.309 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.309    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.440 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.786    11.226    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X16Y169        LUT3 (Prop_lut3_I0_O)        0.277    11.503 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.503    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.960 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.960    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.058 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.058    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X16Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.156 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.156    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X16Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.254    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.386 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.690    13.076    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y170        LUT3 (Prop_lut3_I0_O)        0.275    13.351 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.808    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.004 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.102 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.102    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          1.014    15.248    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X12Y171        LUT3 (Prop_lut3_I0_O)        0.275    15.523 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_89/O
                         net (fo=1, routed)           0.000    15.523    design_1_i/hw0_0/inst/cycleEndTime[20]_i_89_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    15.839 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.839    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.939 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.039    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.139 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.147    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.851    17.129    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X9Y171         LUT3 (Prop_lut3_I0_O)        0.277    17.406 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.406    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.863 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.863    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.961 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.059    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.008    18.165    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.297 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.749    19.046    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X10Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    19.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.710    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.910    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.008    20.018    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.149 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.843    20.992    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y172        LUT3 (Prop_lut3_I0_O)        0.277    21.269 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.726    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.824 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.824    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.008    21.930    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.028 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.028    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.160 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.842    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X14Y173        LUT3 (Prop_lut3_I0_O)        0.275    23.117 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.117    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.561    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.661 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.008    23.669    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.769 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.769    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.869 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.869    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    24.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.544    24.544    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X15Y176        LUT3 (Prop_lut3_I0_O)        0.277    24.821 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.821    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.376 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.376    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.474 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.474    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X15Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.572    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X15Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.704 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.689    26.393    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.275    26.668 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.668    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.223 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.223    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.321    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.419 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.419    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.551 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.760    28.311    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.275    28.586 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.586    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.030 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.030    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.130    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.230    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.330    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.655    30.116    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.277    30.393 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.393    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.850 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.850    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.948 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.948    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.144    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X9Y180         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.276 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.806    32.082    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X12Y177        LUT3 (Prop_lut3_I0_O)        0.275    32.357 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.357    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X12Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X12Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.901 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.901    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X12Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.001 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.001    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.101    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.791    34.023    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X16Y178        LUT3 (Prop_lut3_I0_O)        0.277    34.300 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.757 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.757    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.855 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.855    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.953 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.953    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.051    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.183 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.553    35.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X15Y182        LUT3 (Prop_lut3_I0_O)        0.275    36.011 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X15Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.468    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X15Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.566 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.566    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X15Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X15Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.762    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X15Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.682    37.576    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y182        LUT3 (Prop_lut3_I0_O)        0.275    37.851 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.851    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.295 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.295    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.395 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.395    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.495    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.595    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.884    39.610    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X13Y181        LUT3 (Prop_lut3_I0_O)        0.277    39.887 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.887    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X13Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.344 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.344    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.442 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.442    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.540 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.540    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.638 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.638    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y185        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.770 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.893    41.663    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y183        LUT3 (Prop_lut3_I0_O)        0.275    41.938 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_84/O
                         net (fo=1, routed)           0.000    41.938    design_1_i/hw0_0/inst/cycleEndTime[4]_i_84_n_0
    SLICE_X10Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    42.361 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.361    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.461    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.561    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.667    43.359    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.277    43.636 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.636    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.093 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.093    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.191    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.289 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.289    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.387 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.387    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y187        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.519 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.542    45.061    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X9Y186         LUT3 (Prop_lut3_I0_O)        0.275    45.336 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.336    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.793    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.891 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.891    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.989 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.989    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.087 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.087    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.219 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.914    47.132    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X9Y181         LUT3 (Prop_lut3_I0_O)        0.275    47.407 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.407    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X9Y181         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.864 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.864    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.962 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.962    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.060 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.060    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.158 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.158    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    48.290 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.872    49.162    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X8Y182         LUT3 (Prop_lut3_I0_O)        0.275    49.437 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.437    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X8Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.881 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.881    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X8Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.981 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.981    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X8Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.081 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.081    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X8Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.181 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.181    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X8Y186         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.388 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    50.798    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X12Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.686    51.484 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.484    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.584 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.584    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X12Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.684 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.684    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X12Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.784 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.784    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X12Y190        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    51.983 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    51.983    design_1_i/hw0_0/inst/cycleEndTime0[19]
    SLICE_X12Y190        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.286     6.286 r  
    W19                                               0.000     6.286 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.286    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.569 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.588    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.040 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.411    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.488 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.418     4.906    design_1_i/hw0_0/inst/clk160m
    SLICE_X12Y190        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[19]/C
                         clock pessimism             -0.463     4.443    
                         clock uncertainty           -0.057     4.386    
    SLICE_X12Y190        FDRE (Setup_fdre_C_D)        0.101     4.487    design_1_i/hw0_0/inst/cycleEndTime_reg[19]
  -------------------------------------------------------------------
                         required time                          4.487    
                         arrival time                         -51.983    
  -------------------------------------------------------------------
                         slack                                -47.497    

Slack (VIOLATED) :        -47.476ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.286ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.286ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.685ns  (logic 33.959ns (63.256%)  route 19.726ns (36.744%))
  Logic Levels:           157  (CARRY4=132 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 4.906 - 6.286 ) 
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.612    -1.723    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y66          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.652 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.497     2.149    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y166        LUT2 (Prop_lut2_I1_O)        0.105     2.254 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.254    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.694    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.792    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.890    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.988    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.649     3.853    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X12Y166        LUT3 (Prop_lut3_I0_O)        0.309     4.162 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.162    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.606    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.706    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.806 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.906    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.037 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.677     5.715    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.277     5.992 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.992    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.436 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.436    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.536 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.536    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.636 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.636    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.736 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.736    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.869     7.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277     8.013 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_74/O
                         net (fo=1, routed)           0.000     8.013    design_1_i/hw0_0/inst/cycleEndTime[24]_i_74_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.345 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.345    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.541    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.717     9.390    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X14Y169        LUT3 (Prop_lut3_I0_O)        0.275     9.665 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_80/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/hw0_0/inst/cycleEndTime[24]_i_80_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.109    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.209 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.209    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.309 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.309    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.440 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.786    11.226    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X16Y169        LUT3 (Prop_lut3_I0_O)        0.277    11.503 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.503    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.960 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.960    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.058 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.058    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X16Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.156 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.156    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X16Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.254    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.386 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.690    13.076    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y170        LUT3 (Prop_lut3_I0_O)        0.275    13.351 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.351    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.808    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.906 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.004 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.004    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.102 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.102    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          1.014    15.248    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X12Y171        LUT3 (Prop_lut3_I0_O)        0.275    15.523 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_89/O
                         net (fo=1, routed)           0.000    15.523    design_1_i/hw0_0/inst/cycleEndTime[20]_i_89_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    15.839 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.839    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.939 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.039    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.139 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.147    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.851    17.129    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X9Y171         LUT3 (Prop_lut3_I0_O)        0.277    17.406 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.406    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.863 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.863    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.961 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.961    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.059 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.059    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.157 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.008    18.165    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.297 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.749    19.046    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X10Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.664    19.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.710    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.910    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.008    20.018    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.149 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.843    20.992    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X13Y172        LUT3 (Prop_lut3_I0_O)        0.277    21.269 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.726    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.824 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.824    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.922 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.008    21.930    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.028 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.028    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    22.160 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.842    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X14Y173        LUT3 (Prop_lut3_I0_O)        0.275    23.117 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.117    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    23.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.561    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.661 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.008    23.669    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.769 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.769    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    23.869 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.869    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    24.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.544    24.544    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X15Y176        LUT3 (Prop_lut3_I0_O)        0.277    24.821 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.821    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.278 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.278    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.376 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.376    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.474 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.474    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X15Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.572    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X15Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.704 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.689    26.393    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.275    26.668 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.668    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.125 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.125    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.223 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.223    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.321    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.419 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.419    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.551 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.760    28.311    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.275    28.586 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.586    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    29.030 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.030    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.130    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.230    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    29.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.330    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    29.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.655    30.116    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.277    30.393 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.393    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.850 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.850    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.948 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.948    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.046    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.144    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X9Y180         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.276 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.806    32.082    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X12Y177        LUT3 (Prop_lut3_I0_O)        0.275    32.357 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.357    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X12Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.801 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.801    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X12Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.901 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.901    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X12Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.001 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.001    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    33.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.101    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    33.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.791    34.023    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X16Y178        LUT3 (Prop_lut3_I0_O)        0.277    34.300 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    34.757 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.757    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.855 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.855    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    34.953 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.953    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.051    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.183 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.553    35.736    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X15Y182        LUT3 (Prop_lut3_I0_O)        0.275    36.011 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X15Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.468 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.468    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X15Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.566 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.566    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X15Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X15Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.762    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X15Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.682    37.576    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y182        LUT3 (Prop_lut3_I0_O)        0.275    37.851 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.851    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    38.295 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.295    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.395 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.395    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.495 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.495    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.595    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.726 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.884    39.610    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X13Y181        LUT3 (Prop_lut3_I0_O)        0.277    39.887 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.887    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X13Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.344 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.344    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.442 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.442    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.540 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.540    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.638 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.638    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y185        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.770 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.893    41.663    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y183        LUT3 (Prop_lut3_I0_O)        0.275    41.938 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_84/O
                         net (fo=1, routed)           0.000    41.938    design_1_i/hw0_0/inst/cycleEndTime[4]_i_84_n_0
    SLICE_X10Y183        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    42.361 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.361    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.461 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.461    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.561 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.561    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y186        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.692 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.667    43.359    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y183        LUT3 (Prop_lut3_I0_O)        0.277    43.636 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.636    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.093 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.093    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.191 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.191    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.289 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.289    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.387 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.387    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y187        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    44.519 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.542    45.061    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X9Y186         LUT3 (Prop_lut3_I0_O)        0.275    45.336 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.336    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X9Y186         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.793    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X9Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.891 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.891    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X9Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.989 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.989    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X9Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.087 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.087    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X9Y190         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    46.219 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.914    47.132    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X9Y181         LUT3 (Prop_lut3_I0_O)        0.275    47.407 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.407    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X9Y181         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.864 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    47.864    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.962 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.962    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.060 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.060    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X9Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.158 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.158    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X9Y185         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    48.290 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.872    49.162    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X8Y182         LUT3 (Prop_lut3_I0_O)        0.275    49.437 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.437    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X8Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.881 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.881    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X8Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.981 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.981    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X8Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.081 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.081    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X8Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.181 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.181    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X8Y186         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.388 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.410    50.798    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X12Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.686    51.484 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.484    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X12Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.584 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.584    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X12Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.684 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.684    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X12Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.784 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.784    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X12Y190        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    51.962 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    51.962    design_1_i/hw0_0/inst/cycleEndTime0[17]
    SLICE_X12Y190        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.286     6.286 r  
    W19                                               0.000     6.286 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.286    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.569 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.588    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.040 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.411    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.488 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.418     4.906    design_1_i/hw0_0/inst/clk160m
    SLICE_X12Y190        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[17]/C
                         clock pessimism             -0.463     4.443    
                         clock uncertainty           -0.057     4.386    
    SLICE_X12Y190        FDRE (Setup_fdre_C_D)        0.101     4.487    design_1_i/hw0_0/inst/cycleEndTime_reg[17]
  -------------------------------------------------------------------
                         required time                          4.487    
                         arrival time                         -51.962    
  -------------------------------------------------------------------
                         slack                                -47.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.134%)  route 0.298ns (67.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.643    -0.231    design_1_i/hw0_0/inst/clk160m
    SLICE_X52Y199        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.141    -0.090 r  design_1_i/hw0_0/inst/ibuf_reg[0][28]/Q
                         net (fo=1, routed)           0.298     0.208    design_1_i/hw0_0/inst/p_0_in[4]
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[4]/C
                         clock pessimism             -0.109     0.034    
    SLICE_X51Y195        FDRE (Hold_fdre_C_D)         0.075     0.109    design_1_i/hw0_0/inst/wg_repeatEnd_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_RfFreq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/wg_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.509%)  route 0.067ns (26.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.654    -0.220    design_1_i/hw0_0/inst/clk160m
    SLICE_X9Y199         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y199         FDRE (Prop_fdre_C_Q)         0.141    -0.079 f  design_1_i/hw0_0/inst/wg_RfFreq_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.012    design_1_i/hw0_0/inst/wg_RfFreq_reg_n_0_[2]
    SLICE_X8Y199         LUT1 (Prop_lut1_I0_O)        0.045     0.033 r  design_1_i/hw0_0/inst/wg_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.033    design_1_i/hw0_0/inst/p_1_out[2]
    SLICE_X8Y199         FDRE                                         r  design_1_i/hw0_0/inst/wg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.929     0.154    design_1_i/hw0_0/inst/clk160m
    SLICE_X8Y199         FDRE                                         r  design_1_i/hw0_0/inst/wg_data_reg[2]/C
                         clock pessimism             -0.361    -0.207    
    SLICE_X8Y199         FDRE (Hold_fdre_C_D)         0.120    -0.087    design_1_i/hw0_0/inst/wg_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.498%)  route 0.293ns (67.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.643    -0.231    design_1_i/hw0_0/inst/clk160m
    SLICE_X52Y199        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.141    -0.090 r  design_1_i/hw0_0/inst/ibuf_reg[0][26]/Q
                         net (fo=1, routed)           0.293     0.203    design_1_i/hw0_0/inst/p_0_in[2]
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[2]/C
                         clock pessimism             -0.109     0.034    
    SLICE_X51Y195        FDRE (Hold_fdre_C_D)         0.047     0.081    design_1_i/hw0_0/inst/wg_repeatEnd_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.635%)  route 0.335ns (70.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.230ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.644    -0.230    design_1_i/hw0_0/inst/clk160m
    SLICE_X59Y196        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.141    -0.089 r  design_1_i/hw0_0/inst/ibuf_reg[0][29]/Q
                         net (fo=1, routed)           0.335     0.246    design_1_i/hw0_0/inst/p_0_in[5]
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[5]/C
                         clock pessimism             -0.109     0.034    
    SLICE_X51Y195        FDRE (Hold_fdre_C_D)         0.071     0.105    design_1_i/hw0_0/inst/wg_repeatEnd_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_RfFreq_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/wg_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.039%)  route 0.062ns (24.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.185ns
    Source Clock Delay      (SCD):    -0.191ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.683    -0.191    design_1_i/hw0_0/inst/clk160m
    SLICE_X0Y198         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.141    -0.050 f  design_1_i/hw0_0/inst/wg_RfFreq_reg[7]/Q
                         net (fo=2, routed)           0.062     0.012    design_1_i/hw0_0/inst/wg_RfFreq_reg_n_0_[7]
    SLICE_X1Y198         LUT1 (Prop_lut1_I0_O)        0.045     0.057 r  design_1_i/hw0_0/inst/wg_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.057    design_1_i/hw0_0/inst/p_1_out[7]
    SLICE_X1Y198         FDRE                                         r  design_1_i/hw0_0/inst/wg_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.960     0.185    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y198         FDRE                                         r  design_1_i/hw0_0/inst/wg_data_reg[7]/C
                         clock pessimism             -0.363    -0.178    
    SLICE_X1Y198         FDRE (Hold_fdre_C_D)         0.092    -0.086    design_1_i/hw0_0/inst/wg_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.952%)  route 0.315ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.230ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.644    -0.230    design_1_i/hw0_0/inst/clk160m
    SLICE_X59Y196        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.141    -0.089 r  design_1_i/hw0_0/inst/ibuf_reg[0][27]/Q
                         net (fo=1, routed)           0.315     0.225    design_1_i/hw0_0/inst/p_0_in[3]
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[3]/C
                         clock pessimism             -0.109     0.034    
    SLICE_X51Y195        FDRE (Hold_fdre_C_D)         0.047     0.081    design_1_i/hw0_0/inst/wg_repeatEnd_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.800%)  route 0.349ns (71.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.643    -0.231    design_1_i/hw0_0/inst/clk160m
    SLICE_X52Y199        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.141    -0.090 r  design_1_i/hw0_0/inst/ibuf_reg[0][30]/Q
                         net (fo=1, routed)           0.349     0.258    design_1_i/hw0_0/inst/p_0_in[6]
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[6]/C
                         clock pessimism             -0.109     0.034    
    SLICE_X51Y195        FDRE (Hold_fdre_C_D)         0.076     0.110    design_1_i/hw0_0/inst/wg_repeatEnd_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.398%)  route 0.323ns (69.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.230ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.644    -0.230    design_1_i/hw0_0/inst/clk160m
    SLICE_X59Y196        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.141    -0.089 r  design_1_i/hw0_0/inst/ibuf_reg[0][25]/Q
                         net (fo=1, routed)           0.323     0.234    design_1_i/hw0_0/inst/p_0_in[1]
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[1]/C
                         clock pessimism             -0.109     0.034    
    SLICE_X51Y195        FDRE (Hold_fdre_C_D)         0.047     0.081    design_1_i/hw0_0/inst/wg_repeatEnd_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/pusleGenDatas_reg[12][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/ibuf_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.358ns (67.162%)  route 0.175ns (32.838%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.230ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.644    -0.230    design_1_i/hw0_0/inst/clk160m
    SLICE_X51Y199        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[12][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y199        FDRE (Prop_fdre_C_Q)         0.141    -0.089 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[12][26]/Q
                         net (fo=1, routed)           0.055    -0.034    design_1_i/hw0_0/inst/pusleGenDatas_reg[12]_23[26]
    SLICE_X50Y199        LUT6 (Prop_lut6_I1_O)        0.045     0.011 r  design_1_i/hw0_0/inst/ibuf[0][26]_i_12/O
                         net (fo=1, routed)           0.000     0.011    design_1_i/hw0_0/inst/ibuf[0][26]_i_12_n_0
    SLICE_X50Y199        MUXF7 (Prop_muxf7_I1_O)      0.064     0.075 r  design_1_i/hw0_0/inst/ibuf_reg[0][26]_i_5/O
                         net (fo=1, routed)           0.120     0.195    design_1_i/hw0_0/inst/ibuf_reg[0][26]_i_5_n_0
    SLICE_X52Y199        LUT6 (Prop_lut6_I5_O)        0.108     0.303 r  design_1_i/hw0_0/inst/ibuf[0][26]_i_1/O
                         net (fo=1, routed)           0.000     0.303    design_1_i/hw0_0/inst/ibuf[0][26]_i_1_n_0
    SLICE_X52Y199        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X52Y199        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][26]/C
                         clock pessimism             -0.109     0.034    
    SLICE_X52Y199        FDRE (Hold_fdre_C_D)         0.091     0.125    design_1_i/hw0_0/inst/ibuf_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.638%)  route 0.388ns (73.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.643    -0.231    design_1_i/hw0_0/inst/clk160m
    SLICE_X52Y199        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDRE (Prop_fdre_C_Q)         0.141    -0.090 r  design_1_i/hw0_0/inst/ibuf_reg[0][31]/Q
                         net (fo=1, routed)           0.388     0.298    design_1_i/hw0_0/inst/p_0_in[7]
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X51Y195        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/C
                         clock pessimism             -0.109     0.034    
    SLICE_X51Y195        FDRE (Hold_fdre_C_D)         0.078     0.112    design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 3.143 }
Period(ns):         6.286
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         6.286       4.693      BUFGCTRL_X0Y1   design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.286       5.037      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.286       5.286      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.286       5.286      SLICE_X2Y194    design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.286       5.286      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.286       5.286      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.286       5.286      SLICE_X8Y187    design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.286       5.286      SLICE_X12Y188   design_1_i/hw0_0/inst/cycleEndTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.286       5.286      SLICE_X12Y188   design_1_i/hw0_0/inst/cycleEndTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.286       5.286      SLICE_X12Y188   design_1_i/hw0_0/inst/cycleEndTime_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.286       153.714    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X2Y194    design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X2Y194    design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X8Y187    design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X8Y187    design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X2Y194    design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X2Y194    design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X1Y192    design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X8Y187    design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.143       2.643      SLICE_X8Y187    design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :         3058  Failing Endpoints,  Worst Slack       -4.838ns,  Total Violation    -8348.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.838ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.571ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.571ns - clk_out1_design_1_clk_wiz_1_0 rise@12.000ns)
  Data Path Delay:        4.773ns  (logic 1.470ns (30.797%)  route 3.303ns (69.203%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 11.257 - 12.571 ) 
    Source Clock Delay      (SCD):    -1.817ns = ( 10.183 - 12.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    W19                                               0.000    12.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344    13.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    14.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     7.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     8.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.518    10.183    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDRE (Prop_fdre_C_Q)         0.379    10.562 r  design_1_i/hw0_0/inst/mem_reg[15][6]/Q
                         net (fo=3, routed)           1.035    11.598    design_1_i/hw0_0/inst/mem_reg_n_0_[15][6]
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105    11.703 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41/O
                         net (fo=1, routed)           0.000    11.703    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.035 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.035    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.133 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X24Y190        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.323 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.552    12.875    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y195        LUT6 (Prop_lut6_I5_O)        0.261    13.136 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        0.847    13.983    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X16Y194        LUT6 (Prop_lut6_I4_O)        0.105    14.088 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_1/O
                         net (fo=1, routed)           0.869    14.957    design_1_i/hw0_0/inst/sampleCnt[4]_i_1_n_0
    SLICE_X0Y186         FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.571    12.571 r  
    W19                                               0.000    12.571 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.571    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283    13.855 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.873    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     8.326 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     9.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.774 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.484    11.257    design_1_i/hw0_0/inst/clk160m
    SLICE_X0Y186         FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[4]/C
                         clock pessimism             -0.609    10.648    
                         clock uncertainty           -0.177    10.471    
    SLICE_X0Y186         FDRE (Setup_fdre_C_R)       -0.352    10.119    design_1_i/hw0_0/inst/sampleCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                         -14.957    
  -------------------------------------------------------------------
                         slack                                 -4.838    

Slack (VIOLATED) :        -4.475ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.571ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.571ns - clk_out1_design_1_clk_wiz_1_0 rise@12.000ns)
  Data Path Delay:        4.594ns  (logic 1.470ns (31.996%)  route 3.124ns (68.004%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 11.257 - 12.571 ) 
    Source Clock Delay      (SCD):    -1.817ns = ( 10.183 - 12.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    W19                                               0.000    12.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344    13.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    14.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     7.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     8.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.518    10.183    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDRE (Prop_fdre_C_Q)         0.379    10.562 r  design_1_i/hw0_0/inst/mem_reg[15][6]/Q
                         net (fo=3, routed)           1.035    11.598    design_1_i/hw0_0/inst/mem_reg_n_0_[15][6]
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105    11.703 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41/O
                         net (fo=1, routed)           0.000    11.703    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.035 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.035    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.133 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X24Y190        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.323 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.552    12.875    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y195        LUT6 (Prop_lut6_I5_O)        0.261    13.136 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        0.681    13.817    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X13Y193        LUT5 (Prop_lut5_I4_O)        0.105    13.922 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_2/O
                         net (fo=13, routed)          0.856    14.778    design_1_i/hw0_0/inst/sampleCnt[4]_i_2_n_0
    SLICE_X0Y186         FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.571    12.571 r  
    W19                                               0.000    12.571 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.571    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283    13.855 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.873    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     8.326 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     9.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.774 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.484    11.257    design_1_i/hw0_0/inst/clk160m
    SLICE_X0Y186         FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[4]/C
                         clock pessimism             -0.609    10.648    
                         clock uncertainty           -0.177    10.471    
    SLICE_X0Y186         FDRE (Setup_fdre_C_CE)      -0.168    10.303    design_1_i/hw0_0/inst/sampleCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.303    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                 -4.475    

Slack (VIOLATED) :        -4.461ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[33][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.571ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.571ns - clk_out1_design_1_clk_wiz_1_0 rise@12.000ns)
  Data Path Delay:        4.576ns  (logic 1.365ns (29.827%)  route 3.211ns (70.173%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 11.253 - 12.571 ) 
    Source Clock Delay      (SCD):    -1.817ns = ( 10.183 - 12.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    W19                                               0.000    12.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344    13.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    14.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     7.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     8.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.518    10.183    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDRE (Prop_fdre_C_Q)         0.379    10.562 r  design_1_i/hw0_0/inst/mem_reg[15][6]/Q
                         net (fo=3, routed)           1.035    11.598    design_1_i/hw0_0/inst/mem_reg_n_0_[15][6]
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105    11.703 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41/O
                         net (fo=1, routed)           0.000    11.703    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.035 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.035    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.133 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X24Y190        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.323 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.552    12.875    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y195        LUT6 (Prop_lut6_I5_O)        0.261    13.136 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.624    14.760    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X1Y168         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[33][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.571    12.571 r  
    W19                                               0.000    12.571 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.571    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283    13.855 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.873    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     8.326 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     9.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.774 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.480    11.253    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y168         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[33][0]/C
                         clock pessimism             -0.609    10.644    
                         clock uncertainty           -0.177    10.467    
    SLICE_X1Y168         FDRE (Setup_fdre_C_CE)      -0.168    10.299    design_1_i/hw0_0/inst/pusleGenDatas_reg[33][0]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                 -4.461    

Slack (VIOLATED) :        -4.461ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[35][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.571ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.571ns - clk_out1_design_1_clk_wiz_1_0 rise@12.000ns)
  Data Path Delay:        4.576ns  (logic 1.365ns (29.827%)  route 3.211ns (70.173%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 11.253 - 12.571 ) 
    Source Clock Delay      (SCD):    -1.817ns = ( 10.183 - 12.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    W19                                               0.000    12.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344    13.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    14.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     7.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     8.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.518    10.183    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDRE (Prop_fdre_C_Q)         0.379    10.562 r  design_1_i/hw0_0/inst/mem_reg[15][6]/Q
                         net (fo=3, routed)           1.035    11.598    design_1_i/hw0_0/inst/mem_reg_n_0_[15][6]
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105    11.703 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41/O
                         net (fo=1, routed)           0.000    11.703    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.035 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.035    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.133 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X24Y190        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.323 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.552    12.875    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y195        LUT6 (Prop_lut6_I5_O)        0.261    13.136 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.624    14.760    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X1Y168         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[35][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.571    12.571 r  
    W19                                               0.000    12.571 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.571    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283    13.855 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.873    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     8.326 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     9.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.774 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.480    11.253    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y168         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[35][0]/C
                         clock pessimism             -0.609    10.644    
                         clock uncertainty           -0.177    10.467    
    SLICE_X1Y168         FDRE (Setup_fdre_C_CE)      -0.168    10.299    design_1_i/hw0_0/inst/pusleGenDatas_reg[35][0]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                 -4.461    

Slack (VIOLATED) :        -4.461ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[39][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.571ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.571ns - clk_out1_design_1_clk_wiz_1_0 rise@12.000ns)
  Data Path Delay:        4.576ns  (logic 1.365ns (29.827%)  route 3.211ns (70.173%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 11.253 - 12.571 ) 
    Source Clock Delay      (SCD):    -1.817ns = ( 10.183 - 12.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    W19                                               0.000    12.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344    13.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    14.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     7.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     8.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.518    10.183    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDRE (Prop_fdre_C_Q)         0.379    10.562 r  design_1_i/hw0_0/inst/mem_reg[15][6]/Q
                         net (fo=3, routed)           1.035    11.598    design_1_i/hw0_0/inst/mem_reg_n_0_[15][6]
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105    11.703 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41/O
                         net (fo=1, routed)           0.000    11.703    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.035 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.035    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.133 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X24Y190        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.323 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.552    12.875    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y195        LUT6 (Prop_lut6_I5_O)        0.261    13.136 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.624    14.760    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X1Y168         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[39][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.571    12.571 r  
    W19                                               0.000    12.571 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.571    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283    13.855 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.873    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     8.326 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     9.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.774 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.480    11.253    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y168         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[39][0]/C
                         clock pessimism             -0.609    10.644    
                         clock uncertainty           -0.177    10.467    
    SLICE_X1Y168         FDRE (Setup_fdre_C_CE)      -0.168    10.299    design_1_i/hw0_0/inst/pusleGenDatas_reg[39][0]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                 -4.461    

Slack (VIOLATED) :        -4.461ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[40][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.571ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.571ns - clk_out1_design_1_clk_wiz_1_0 rise@12.000ns)
  Data Path Delay:        4.576ns  (logic 1.365ns (29.827%)  route 3.211ns (70.173%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 11.253 - 12.571 ) 
    Source Clock Delay      (SCD):    -1.817ns = ( 10.183 - 12.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    W19                                               0.000    12.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344    13.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    14.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     7.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     8.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.518    10.183    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDRE (Prop_fdre_C_Q)         0.379    10.562 r  design_1_i/hw0_0/inst/mem_reg[15][6]/Q
                         net (fo=3, routed)           1.035    11.598    design_1_i/hw0_0/inst/mem_reg_n_0_[15][6]
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105    11.703 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41/O
                         net (fo=1, routed)           0.000    11.703    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.035 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.035    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.133 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X24Y190        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.323 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.552    12.875    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y195        LUT6 (Prop_lut6_I5_O)        0.261    13.136 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.624    14.760    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X1Y168         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[40][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.571    12.571 r  
    W19                                               0.000    12.571 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.571    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283    13.855 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.873    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     8.326 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     9.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.774 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.480    11.253    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y168         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[40][5]/C
                         clock pessimism             -0.609    10.644    
                         clock uncertainty           -0.177    10.467    
    SLICE_X1Y168         FDRE (Setup_fdre_C_CE)      -0.168    10.299    design_1_i/hw0_0/inst/pusleGenDatas_reg[40][5]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                 -4.461    

Slack (VIOLATED) :        -4.461ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[41][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.571ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.571ns - clk_out1_design_1_clk_wiz_1_0 rise@12.000ns)
  Data Path Delay:        4.576ns  (logic 1.365ns (29.827%)  route 3.211ns (70.173%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 11.253 - 12.571 ) 
    Source Clock Delay      (SCD):    -1.817ns = ( 10.183 - 12.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    W19                                               0.000    12.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344    13.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    14.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     7.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     8.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.518    10.183    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDRE (Prop_fdre_C_Q)         0.379    10.562 r  design_1_i/hw0_0/inst/mem_reg[15][6]/Q
                         net (fo=3, routed)           1.035    11.598    design_1_i/hw0_0/inst/mem_reg_n_0_[15][6]
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105    11.703 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41/O
                         net (fo=1, routed)           0.000    11.703    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.035 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.035    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.133 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X24Y190        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.323 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.552    12.875    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y195        LUT6 (Prop_lut6_I5_O)        0.261    13.136 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.624    14.760    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X1Y168         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[41][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.571    12.571 r  
    W19                                               0.000    12.571 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.571    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283    13.855 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.873    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     8.326 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     9.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.774 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.480    11.253    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y168         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[41][0]/C
                         clock pessimism             -0.609    10.644    
                         clock uncertainty           -0.177    10.467    
    SLICE_X1Y168         FDRE (Setup_fdre_C_CE)      -0.168    10.299    design_1_i/hw0_0/inst/pusleGenDatas_reg[41][0]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                 -4.461    

Slack (VIOLATED) :        -4.454ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[52][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.571ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.571ns - clk_out1_design_1_clk_wiz_1_0 rise@12.000ns)
  Data Path Delay:        4.504ns  (logic 1.365ns (30.308%)  route 3.139ns (69.692%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 11.187 - 12.571 ) 
    Source Clock Delay      (SCD):    -1.817ns = ( 10.183 - 12.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    W19                                               0.000    12.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344    13.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    14.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     7.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     8.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.518    10.183    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDRE (Prop_fdre_C_Q)         0.379    10.562 r  design_1_i/hw0_0/inst/mem_reg[15][6]/Q
                         net (fo=3, routed)           1.035    11.598    design_1_i/hw0_0/inst/mem_reg_n_0_[15][6]
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105    11.703 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41/O
                         net (fo=1, routed)           0.000    11.703    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.035 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.035    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.133 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X24Y190        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.323 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.552    12.875    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y195        LUT6 (Prop_lut6_I5_O)        0.261    13.136 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.551    14.687    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X11Y165        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[52][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.571    12.571 r  
    W19                                               0.000    12.571 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.571    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283    13.855 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.873    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     8.326 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     9.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.774 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.414    11.187    design_1_i/hw0_0/inst/clk160m
    SLICE_X11Y165        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[52][7]/C
                         clock pessimism             -0.609    10.578    
                         clock uncertainty           -0.177    10.401    
    SLICE_X11Y165        FDRE (Setup_fdre_C_CE)      -0.168    10.233    design_1_i/hw0_0/inst/pusleGenDatas_reg[52][7]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                         -14.687    
  -------------------------------------------------------------------
                         slack                                 -4.454    

Slack (VIOLATED) :        -4.454ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[57][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.571ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.571ns - clk_out1_design_1_clk_wiz_1_0 rise@12.000ns)
  Data Path Delay:        4.504ns  (logic 1.365ns (30.308%)  route 3.139ns (69.692%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 11.187 - 12.571 ) 
    Source Clock Delay      (SCD):    -1.817ns = ( 10.183 - 12.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    W19                                               0.000    12.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344    13.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    14.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     7.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     8.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.518    10.183    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDRE (Prop_fdre_C_Q)         0.379    10.562 r  design_1_i/hw0_0/inst/mem_reg[15][6]/Q
                         net (fo=3, routed)           1.035    11.598    design_1_i/hw0_0/inst/mem_reg_n_0_[15][6]
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105    11.703 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41/O
                         net (fo=1, routed)           0.000    11.703    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.035 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.035    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.133 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X24Y190        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.323 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.552    12.875    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y195        LUT6 (Prop_lut6_I5_O)        0.261    13.136 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.551    14.687    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X11Y165        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[57][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.571    12.571 r  
    W19                                               0.000    12.571 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.571    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283    13.855 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.873    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     8.326 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     9.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.774 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.414    11.187    design_1_i/hw0_0/inst/clk160m
    SLICE_X11Y165        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[57][6]/C
                         clock pessimism             -0.609    10.578    
                         clock uncertainty           -0.177    10.401    
    SLICE_X11Y165        FDRE (Setup_fdre_C_CE)      -0.168    10.233    design_1_i/hw0_0/inst/pusleGenDatas_reg[57][6]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                         -14.687    
  -------------------------------------------------------------------
                         slack                                 -4.454    

Slack (VIOLATED) :        -4.454ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[57][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.571ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.571ns - clk_out1_design_1_clk_wiz_1_0 rise@12.000ns)
  Data Path Delay:        4.504ns  (logic 1.365ns (30.308%)  route 3.139ns (69.692%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 11.187 - 12.571 ) 
    Source Clock Delay      (SCD):    -1.817ns = ( 10.183 - 12.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    W19                                               0.000    12.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344    13.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    14.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     7.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     8.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.518    10.183    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y175        FDRE (Prop_fdre_C_Q)         0.379    10.562 r  design_1_i/hw0_0/inst/mem_reg[15][6]/Q
                         net (fo=3, routed)           1.035    11.598    design_1_i/hw0_0/inst/mem_reg_n_0_[15][6]
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105    11.703 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41/O
                         net (fo=1, routed)           0.000    11.703    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_41_n_0
    SLICE_X24Y188        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.035 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.035    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X24Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.133 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.133    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X24Y190        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.323 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.552    12.875    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y195        LUT6 (Prop_lut6_I5_O)        0.261    13.136 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.551    14.687    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X11Y165        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[57][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.571    12.571 r  
    W19                                               0.000    12.571 r  sysClk50m (IN)
                         net (fo=0)                   0.000    12.571    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283    13.855 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    14.873    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     8.326 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     9.697    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.774 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.414    11.187    design_1_i/hw0_0/inst/clk160m
    SLICE_X11Y165        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[57][7]/C
                         clock pessimism             -0.609    10.578    
                         clock uncertainty           -0.177    10.401    
    SLICE_X11Y165        FDRE (Setup_fdre_C_CE)      -0.168    10.233    design_1_i/hw0_0/inst/pusleGenDatas_reg[57][7]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                         -14.687    
  -------------------------------------------------------------------
                         slack                                 -4.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[51][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.164ns (26.164%)  route 0.463ns (73.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.172ns
    Source Clock Delay      (SCD):    -0.202ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.672    -0.202    design_1_i/hw0_0/inst/ramClk
    SLICE_X6Y170         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[51][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.164    -0.038 r  design_1_i/hw0_0/inst/mem_reg[51][0]/Q
                         net (fo=2, routed)           0.463     0.425    design_1_i/hw0_0/inst/mem_reg_n_0_[51][0]
    SLICE_X4Y170         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.947     0.172    design_1_i/hw0_0/inst/clk160m
    SLICE_X4Y170         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[19][0]/C
                         clock pessimism             -0.051     0.121    
                         clock uncertainty            0.177     0.299    
    SLICE_X4Y170         FDRE (Hold_fdre_C_D)         0.066     0.365    design_1_i/hw0_0/inst/pusleGenDatas_reg[19][0]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[36][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.002%)  route 0.472ns (76.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.143ns
    Source Clock Delay      (SCD):    -0.230ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.644    -0.230    design_1_i/hw0_0/inst/ramClk
    SLICE_X47Y196        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[36][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y196        FDRE (Prop_fdre_C_Q)         0.141    -0.089 r  design_1_i/hw0_0/inst/mem_reg[36][28]/Q
                         net (fo=2, routed)           0.472     0.383    design_1_i/hw0_0/inst/mem_reg_n_0_[36][28]
    SLICE_X50Y197        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.918     0.143    design_1_i/hw0_0/inst/clk160m
    SLICE_X50Y197        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[4][28]/C
                         clock pessimism             -0.051     0.092    
                         clock uncertainty            0.177     0.270    
    SLICE_X50Y197        FDRE (Hold_fdre_C_D)         0.053     0.323    design_1_i/hw0_0/inst/pusleGenDatas_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[41][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[9][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.876%)  route 0.457ns (78.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.144ns
    Source Clock Delay      (SCD):    -0.230ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.644    -0.230    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y169        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[41][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y169        FDRE (Prop_fdre_C_Q)         0.128    -0.102 r  design_1_i/hw0_0/inst/mem_reg[41][6]/Q
                         net (fo=2, routed)           0.457     0.355    design_1_i/hw0_0/inst/mem_reg_n_0_[41][6]
    SLICE_X19Y168        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.919     0.144    design_1_i/hw0_0/inst/clk160m
    SLICE_X19Y168        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[9][6]/C
                         clock pessimism             -0.051     0.093    
                         clock uncertainty            0.177     0.271    
    SLICE_X19Y168        FDRE (Hold_fdre_C_D)         0.024     0.295    design_1_i/hw0_0/inst/pusleGenDatas_reg[9][6]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[44][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.138%)  route 0.468ns (76.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.148ns
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.646    -0.228    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[44][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.087 r  design_1_i/hw0_0/inst/mem_reg[44][0]/Q
                         net (fo=2, routed)           0.468     0.381    design_1_i/hw0_0/inst/mem_reg_n_0_[44][0]
    SLICE_X21Y164        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.923     0.148    design_1_i/hw0_0/inst/clk160m
    SLICE_X21Y164        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[12][0]/C
                         clock pessimism             -0.051     0.097    
                         clock uncertainty            0.177     0.275    
    SLICE_X21Y164        FDRE (Hold_fdre_C_D)         0.046     0.321    design_1_i/hw0_0/inst/pusleGenDatas_reg[12][0]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[50][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[18][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.145%)  route 0.496ns (77.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.144ns
    Source Clock Delay      (SCD):    -0.229ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.645    -0.229    design_1_i/hw0_0/inst/ramClk
    SLICE_X59Y199        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[50][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.141    -0.088 r  design_1_i/hw0_0/inst/mem_reg[50][26]/Q
                         net (fo=2, routed)           0.496     0.407    design_1_i/hw0_0/inst/mem_reg_n_0_[50][26]
    SLICE_X60Y195        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[18][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.919     0.144    design_1_i/hw0_0/inst/clk160m
    SLICE_X60Y195        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[18][26]/C
                         clock pessimism             -0.051     0.093    
                         clock uncertainty            0.177     0.271    
    SLICE_X60Y195        FDRE (Hold_fdre_C_D)         0.076     0.347    design_1_i/hw0_0/inst/pusleGenDatas_reg[18][26]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[39][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.297%)  route 0.491ns (77.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.144ns
    Source Clock Delay      (SCD):    -0.228ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.646    -0.228    design_1_i/hw0_0/inst/ramClk
    SLICE_X23Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[39][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.087 r  design_1_i/hw0_0/inst/mem_reg[39][0]/Q
                         net (fo=2, routed)           0.491     0.404    design_1_i/hw0_0/inst/mem_reg_n_0_[39][0]
    SLICE_X24Y167        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.919     0.144    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y167        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[7][0]/C
                         clock pessimism             -0.051     0.093    
                         clock uncertainty            0.177     0.271    
    SLICE_X24Y167        FDRE (Hold_fdre_C_D)         0.072     0.343    design_1_i/hw0_0/inst/pusleGenDatas_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[88][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[56][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.148ns (25.756%)  route 0.427ns (74.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.148ns
    Source Clock Delay      (SCD):    -0.227ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.647    -0.227    design_1_i/hw0_0/inst/ramClk
    SLICE_X66Y198        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[88][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.148    -0.079 r  design_1_i/hw0_0/inst/mem_reg[88][31]/Q
                         net (fo=2, routed)           0.427     0.347    design_1_i/hw0_0/inst/mem_reg_n_0_[88][31]
    SLICE_X66Y199        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[56][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.923     0.148    design_1_i/hw0_0/inst/clk160m
    SLICE_X66Y199        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[56][31]/C
                         clock pessimism             -0.051     0.097    
                         clock uncertainty            0.177     0.275    
    SLICE_X66Y199        FDRE (Hold_fdre_C_D)         0.011     0.286    design_1_i/hw0_0/inst/pusleGenDatas_reg[56][31]
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[52][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[20][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.164ns (26.419%)  route 0.457ns (73.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.141ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.643    -0.231    design_1_i/hw0_0/inst/ramClk
    SLICE_X10Y171        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[52][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDRE (Prop_fdre_C_Q)         0.164    -0.067 r  design_1_i/hw0_0/inst/mem_reg[52][5]/Q
                         net (fo=2, routed)           0.457     0.390    design_1_i/hw0_0/inst/mem_reg_n_0_[52][5]
    SLICE_X11Y171        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[20][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.916     0.141    design_1_i/hw0_0/inst/clk160m
    SLICE_X11Y171        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[20][5]/C
                         clock pessimism             -0.051     0.090    
                         clock uncertainty            0.177     0.268    
    SLICE_X11Y171        FDRE (Hold_fdre_C_D)         0.060     0.328    design_1_i/hw0_0/inst/pusleGenDatas_reg[20][5]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[60][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.164ns (25.579%)  route 0.477ns (74.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.174ns
    Source Clock Delay      (SCD):    -0.200ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.674    -0.200    design_1_i/hw0_0/inst/ramClk
    SLICE_X2Y169         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[60][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.164    -0.036 r  design_1_i/hw0_0/inst/mem_reg[60][0]/Q
                         net (fo=2, routed)           0.477     0.441    design_1_i/hw0_0/inst/mem_reg_n_0_[60][0]
    SLICE_X3Y169         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.949     0.174    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y169         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[28][0]/C
                         clock pessimism             -0.051     0.123    
                         clock uncertainty            0.177     0.301    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.078     0.379    design_1_i/hw0_0/inst/pusleGenDatas_reg[28][0]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[77][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[45][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.983%)  route 0.500ns (78.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.178ns
    Source Clock Delay      (SCD):    -0.198ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.676    -0.198    design_1_i/hw0_0/inst/ramClk
    SLICE_X4Y166         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[77][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y166         FDRE (Prop_fdre_C_Q)         0.141    -0.057 r  design_1_i/hw0_0/inst/mem_reg[77][1]/Q
                         net (fo=2, routed)           0.500     0.443    design_1_i/hw0_0/inst/mem_reg_n_0_[77][1]
    SLICE_X7Y163         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[45][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.953     0.178    design_1_i/hw0_0/inst/clk160m
    SLICE_X7Y163         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[45][1]/C
                         clock pessimism             -0.051     0.127    
                         clock uncertainty            0.177     0.305    
    SLICE_X7Y163         FDRE (Hold_fdre_C_D)         0.076     0.381    design_1_i/hw0_0/inst/pusleGenDatas_reg[45][1]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.062    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpInA[7]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 1.272ns (26.635%)  route 3.504ns (73.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  gpInA[7] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[7]
    H18                  IBUF (Prop_ibuf_I_O)         1.272     1.272 r  gpInA_IBUF[7]_inst/O
                         net (fo=1, routed)           3.504     4.775    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X0Y13          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.480    -1.318    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 1.233ns (25.998%)  route 3.508ns (74.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  gpInA[4] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[4]
    J16                  IBUF (Prop_ibuf_I_O)         1.233     1.233 r  gpInA_IBUF[4]_inst/O
                         net (fo=1, routed)           3.508     4.741    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X5Y0           FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.483    -1.315    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y0           FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[6]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 1.292ns (27.715%)  route 3.370ns (72.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  gpInA[6] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[6]
    K16                  IBUF (Prop_ibuf_I_O)         1.292     1.292 r  gpInA_IBUF[6]_inst/O
                         net (fo=1, routed)           3.370     4.662    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X19Y17         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.408    -1.390    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y17         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRx2
                            (input port)
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.365ns  (logic 1.285ns (29.429%)  route 3.080ns (70.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  uartIpcRx2 (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRx2
    L20                  IBUF (Prop_ibuf_I_O)         1.285     1.285 r  uartIpcRx2_IBUF_inst/O
                         net (fo=1, routed)           3.080     4.365    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y10          FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.482    -1.316    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y10          FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 1.280ns (31.400%)  route 2.797ns (68.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  gpInA[5] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[5]
    K18                  IBUF (Prop_ibuf_I_O)         1.280     1.280 r  gpInA_IBUF[5]_inst/O
                         net (fo=1, routed)           2.797     4.078    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X0Y14          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.479    -1.319    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y14          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs485Ro
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.919ns  (logic 1.328ns (33.880%)  route 2.591ns (66.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  rs485Ro (IN)
                         net (fo=0)                   0.000     0.000    rs485Ro
    W17                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  rs485Ro_IBUF_inst/O
                         net (fo=1, routed)           2.591     3.919    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X2Y5           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.484    -1.314    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y5           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRxH
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.850ns  (logic 1.286ns (33.393%)  route 2.564ns (66.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uartIpcRxH (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRxH
    L16                  IBUF (Prop_ibuf_I_O)         1.286     1.286 r  uartIpcRxH_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.850    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y7           FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.484    -1.314    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y7           FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 1.337ns (37.658%)  route 2.213ns (62.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  gpInA[3] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[3]
    AB18                 IBUF (Prop_ibuf_I_O)         1.337     1.337 r  gpInA_IBUF[3]_inst/O
                         net (fo=1, routed)           2.213     3.550    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.478    -1.320    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 1.341ns (45.765%)  route 1.589ns (54.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  gpInA[1] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[1]
    AB16                 IBUF (Prop_ibuf_I_O)         1.341     1.341 r  gpInA_IBUF[1]_inst/O
                         net (fo=1, routed)           1.589     2.930    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.478    -1.320    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.913ns  (logic 1.332ns (45.717%)  route 1.581ns (54.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  gpInA[2] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[2]
    AB17                 IBUF (Prop_ibuf_I_O)         1.332     1.332 r  gpInA_IBUF[2]_inst/O
                         net (fo=1, routed)           1.581     2.913    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.478    -1.320    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpInA[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.480ns (38.742%)  route 0.759ns (61.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB15                                              0.000     0.000 r  gpInA[0] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[0]
    AB15                 IBUF (Prop_ibuf_I_O)         0.480     0.480 r  gpInA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.759     1.239    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X0Y14          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.940     0.165    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y14          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.476ns (37.296%)  route 0.800ns (62.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  gpInA[2] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[2]
    AB17                 IBUF (Prop_ibuf_I_O)         0.476     0.476 r  gpInA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.800     1.276    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.938     0.163    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.485ns (37.658%)  route 0.803ns (62.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  gpInA[1] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[1]
    AB16                 IBUF (Prop_ibuf_I_O)         0.485     0.485 r  gpInA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.803     1.288    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.938     0.163    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.481ns (30.561%)  route 1.093ns (69.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  gpInA[3] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[3]
    AB18                 IBUF (Prop_ibuf_I_O)         0.481     0.481 r  gpInA_IBUF[3]_inst/O
                         net (fo=1, routed)           1.093     1.574    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.939     0.164    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRxH
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.430ns (26.038%)  route 1.222ns (73.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.169ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uartIpcRxH (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRxH
    L16                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  uartIpcRxH_IBUF_inst/O
                         net (fo=1, routed)           1.222     1.653    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y7           FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.944     0.169    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y7           FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.751ns  (logic 0.425ns (24.288%)  route 1.325ns (75.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  gpInA[5] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[5]
    K18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  gpInA_IBUF[5]_inst/O
                         net (fo=1, routed)           1.325     1.751    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X0Y14          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.940     0.165    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y14          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs485Ro
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.472ns (26.829%)  route 1.287ns (73.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  rs485Ro (IN)
                         net (fo=0)                   0.000     0.000    rs485Ro
    W17                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  rs485Ro_IBUF_inst/O
                         net (fo=1, routed)           1.287     1.759    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X2Y5           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.945     0.170    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X2Y5           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRx2
                            (input port)
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.429ns (21.861%)  route 1.534ns (78.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  uartIpcRx2 (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRx2
    L20                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  uartIpcRx2_IBUF_inst/O
                         net (fo=1, routed)           1.534     1.964    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y10          FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.943     0.168    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y10          FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.378ns (18.858%)  route 1.625ns (81.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  gpInA[4] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[4]
    J16                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gpInA_IBUF[4]_inst/O
                         net (fo=1, routed)           1.625     2.003    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X5Y0           FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.945     0.170    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X5Y0           FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[7]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.188ns  (logic 0.417ns (19.046%)  route 1.772ns (80.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  gpInA[7] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[7]
    H18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  gpInA_IBUF[7]_inst/O
                         net (fo=1, routed)           1.772     2.188    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X0Y13          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.940     0.165    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.231ns (30.739%)  route 0.520ns (69.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X11Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.175     0.315 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.272     0.587    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.056     0.643 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.249     0.891    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.667    -0.207    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.152ns  (logic 0.388ns (33.666%)  route 0.764ns (66.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.734ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.416    -1.382    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X11Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.304    -1.078 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.386    -0.692    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X8Y3           LUT2 (Prop_lut2_I0_O)        0.084    -0.608 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.379    -0.229    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.601    -1.734    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.042ns  (logic 2.898ns (57.481%)  route 2.144ns (42.519%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X30Y1          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.493 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.800     5.293    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.997 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.095 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.340 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.450     6.790    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X17Y4          LUT3 (Prop_lut3_I1_O)        0.309     7.099 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.456     7.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X18Y4          LUT6 (Prop_lut6_I4_O)        0.105     7.660 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.437     8.098    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X23Y3          LUT6 (Prop_lut6_I4_O)        0.105     8.203 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.203    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X23Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.041ns  (logic 2.898ns (57.492%)  route 2.143ns (42.508%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X30Y1          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.493 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.800     5.293    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.997 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.095 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.340 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.450     6.790    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X17Y4          LUT3 (Prop_lut3_I1_O)        0.309     7.099 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.456     7.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X18Y4          LUT6 (Prop_lut6_I4_O)        0.105     7.660 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.436     8.097    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.105     8.202 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.202    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.226ns  (logic 1.013ns (31.401%)  route 2.213ns (68.599%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.525     3.157    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.433     3.590 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           1.274     4.864    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X50Y4          LUT5 (Prop_lut5_I1_O)        0.115     4.979 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.939     5.918    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[30]
    SLICE_X38Y1          LUT6 (Prop_lut6_I4_O)        0.264     6.182 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__120/O
                         net (fo=1, routed)           0.000     6.182    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/I041_out
    SLICE_X38Y1          MUXF7 (Prop_muxf7_I0_O)      0.201     6.383 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/of_instr_ii_10
    SLICE_X38Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.407    -1.391    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Clk
    SLICE_X38Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 1.115ns (34.764%)  route 2.092ns (65.236%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.525     3.157    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.398     3.555 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/Q
                         net (fo=2, routed)           1.201     4.756    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X44Y5          LUT5 (Prop_lut5_I1_O)        0.248     5.004 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.891     5.895    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[29]
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.268     6.163 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__140/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/I0161_out
    SLICE_X50Y2          MUXF7 (Prop_muxf7_I0_O)      0.201     6.364 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.364    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/of_instr_ii_40
    SLICE_X50Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.400    -1.398    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Clk
    SLICE_X50Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.179ns  (logic 2.379ns (74.839%)  route 0.800ns (25.161%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X30Y1          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.493 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.800     5.293    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X22Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.997 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.997    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.095 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.340 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.340    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X22Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 0.943ns (30.309%)  route 2.168ns (69.691%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.379     3.540 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           1.268     4.808    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X15Y4          LUT5 (Prop_lut5_I1_O)        0.115     4.923 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.900     5.823    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[21]
    SLICE_X35Y4          LUT3 (Prop_lut3_I2_O)        0.267     6.090 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__78/O
                         net (fo=1, routed)           0.000     6.090    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7/I1127_out
    SLICE_X35Y4          MUXF7 (Prop_muxf7_I1_O)      0.182     6.272 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.272    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/of_instr_ii_32
    SLICE_X35Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.408    -1.390    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Clk
    SLICE_X35Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.085ns  (logic 1.097ns (35.560%)  route 1.988ns (64.440%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.525     3.157    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.398     3.555 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           1.154     4.708    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X44Y5          LUT5 (Prop_lut5_I1_O)        0.243     4.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.834     5.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[22]
    SLICE_X35Y6          LUT3 (Prop_lut3_I2_O)        0.274     6.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__79/O
                         net (fo=1, routed)           0.000     6.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/I1131_out
    SLICE_X35Y6          MUXF7 (Prop_muxf7_I1_O)      0.182     6.242 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/of_instr_ii_33
    SLICE_X35Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.408    -1.390    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Clk
    SLICE_X35Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.026ns  (logic 0.947ns (31.296%)  route 2.079ns (68.704%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.379     3.544 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.772     4.316    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X19Y6          LUT5 (Prop_lut5_I1_O)        0.115     4.431 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.307     5.738    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[7]
    SLICE_X35Y0          LUT4 (Prop_lut4_I3_O)        0.275     6.013 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__187/O
                         net (fo=1, routed)           0.000     6.013    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7/I029_out
    SLICE_X35Y0          MUXF7 (Prop_muxf7_I0_O)      0.178     6.191 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/of_instr_ii_7
    SLICE_X35Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.408    -1.390    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X35Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.942ns  (logic 0.947ns (32.194%)  route 1.995ns (67.806%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.379     3.544 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.990     4.534    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X17Y8          LUT5 (Prop_lut5_I1_O)        0.115     4.649 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.004     5.653    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[8]
    SLICE_X38Y1          LUT3 (Prop_lut3_I2_O)        0.275     5.928 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__16/O
                         net (fo=1, routed)           0.000     5.928    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/I131_out
    SLICE_X38Y1          MUXF7 (Prop_muxf7_I1_O)      0.178     6.106 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.106    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/of_instr_ii_8
    SLICE_X38Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.407    -1.391    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Clk
    SLICE_X38Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.909ns  (logic 0.812ns (27.917%)  route 2.097ns (72.083%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.525     3.157    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.433     3.590 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           1.274     4.864    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X50Y4          LUT5 (Prop_lut5_I1_O)        0.115     4.979 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.563     5.542    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[1]
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.264     5.806 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.260     6.066    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X38Y0          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.407    -1.391    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y0          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.949%)  route 0.166ns (54.051%))
  Logic Levels:           0  
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.637     1.366    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.507 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.166     1.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X34Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.910     0.135    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X34Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.101%)  route 0.183ns (58.899%))
  Logic Levels:           0  
  Clock Path Skew:        -1.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.171ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.128     1.525 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.183     1.709    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X3Y0           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.946     0.171    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.389%)  route 0.218ns (59.611%))
  Logic Levels:           0  
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.139ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.148     1.517 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.218     1.736    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X14Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.324%)  route 0.366ns (63.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.632     1.361    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164     1.525 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.188     1.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.758 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.179     1.936    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[4]
    SLICE_X34Y2          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.910     0.135    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y2          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][38]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.265%)  route 0.419ns (66.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.632     1.361    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164     1.525 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.188     1.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.758 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.232     1.989    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[4]
    SLICE_X34Y1          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][38]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.910     0.135    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y1          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][38]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.670%)  route 0.441ns (70.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.637     1.366    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141     1.507 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.317     1.824    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X35Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.124     1.993    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[18]
    SLICE_X30Y5          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.910     0.135    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X30Y5          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.484%)  route 0.445ns (70.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.636     1.365    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.506 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.252     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.193     1.996    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[1]
    SLICE_X38Y0          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.909     0.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y0          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.338%)  route 0.470ns (71.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.636     1.365    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.506 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.339     1.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X39Y1          LUT6 (Prop_lut6_I3_O)        0.045     1.890 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.131     2.021    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[0]
    SLICE_X38Y0          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.909     0.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y0          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][42]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.736%)  route 0.485ns (72.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.636     1.365    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.506 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.252     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.233     2.036    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[1]
    SLICE_X34Y2          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.910     0.135    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y2          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][22]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.704%)  route 0.485ns (72.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.636     1.365    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.506 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.248     1.754    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X39Y1          LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.237     2.037    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[20]
    SLICE_X34Y2          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][22]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.910     0.135    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y2          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][22]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.605ns  (logic 0.484ns (30.159%)  route 1.121ns (69.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600     3.115    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y7           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.379     3.494 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.701     4.195    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X4Y7           LUT2 (Prop_lut2_I0_O)        0.105     4.300 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.420     4.720    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y7           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.484    -1.314    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.502ns  (logic 1.721ns (49.140%)  route 1.781ns (50.860%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.437     3.864    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.344 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.442 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.442    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.687 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.450     5.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X17Y4          LUT3 (Prop_lut3_I1_O)        0.309     5.447 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.456     5.903    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X18Y4          LUT6 (Prop_lut6_I4_O)        0.105     6.008 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.437     6.445    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X23Y3          LUT6 (Prop_lut6_I4_O)        0.105     6.550 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     6.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X23Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.501ns  (logic 1.721ns (49.154%)  route 1.780ns (50.846%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.437     3.864    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.344 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.442 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.442    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.687 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.450     5.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X17Y4          LUT3 (Prop_lut3_I1_O)        0.309     5.447 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.456     5.903    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X18Y4          LUT6 (Prop_lut6_I4_O)        0.105     6.008 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.436     6.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X23Y3          LUT6 (Prop_lut6_I5_O)        0.105     6.549 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     6.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X23Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.953ns  (logic 0.589ns (30.159%)  route 1.364ns (69.841%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.701     4.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.105     4.233 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.663     4.896    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.001 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.639ns  (logic 1.202ns (73.321%)  route 0.437ns (26.679%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.437     3.864    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.344 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.442 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.442    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.687 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     4.687    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X22Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.611ns  (logic 0.589ns (36.561%)  route 1.022ns (63.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.701     4.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I0_O)        0.105     4.233 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.321     4.554    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I2_O)        0.105     4.659 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     4.659    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.506ns  (logic 0.484ns (32.130%)  route 1.022ns (67.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601     3.116    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.379     3.495 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.587     4.082    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X8Y3           LUT2 (Prop_lut2_I1_O)        0.105     4.187 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.436     4.622    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.483    -1.315    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.488ns  (logic 0.484ns (32.530%)  route 1.004ns (67.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           1.004     4.431    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.105     4.536 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.536    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X27Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X27Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.392ns  (logic 0.589ns (42.325%)  route 0.803ns (57.675%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.352     3.779    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X15Y2          LUT5 (Prop_lut5_I4_O)        0.105     3.884 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.451     4.335    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X15Y3          LUT6 (Prop_lut6_I3_O)        0.105     4.440 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     4.440    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.162ns  (logic 0.379ns (32.625%)  route 0.783ns (67.375%))
  Logic Levels:           0  
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.783     4.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X14Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X14Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.563%)  route 0.489ns (72.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.169ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.666     1.338    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y7           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.479 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.292     1.771    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X4Y7           LUT2 (Prop_lut2_I0_O)        0.045     1.816 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.197     2.013    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y7           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.944     0.169    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y7           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.017%)  route 0.115ns (44.983%))
  Logic Levels:           0  
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X21Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDCE (Prop_fdce_C_Q)         0.141     1.452 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.115     1.568    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X19Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X19Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.937%)  route 0.120ns (46.063%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.640     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.141     1.453 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.120     1.574    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X16Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X16Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.817%)  route 0.160ns (53.183%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.640     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141     1.453 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.160     1.613    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.604%)  route 0.161ns (46.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.640     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141     1.453 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.161     1.614    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X13Y1          LUT6 (Prop_lut6_I4_O)        0.045     1.659 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     1.659    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.583%)  route 0.224ns (61.417%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.640     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141     1.453 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.224     1.678    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.061%)  route 0.209ns (52.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.640     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141     1.453 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.209     1.663    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X16Y0          LUT4 (Prop_lut4_I0_O)        0.045     1.707 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.707    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.462%)  route 0.263ns (58.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.640     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141     1.453 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.263     1.716    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X16Y0          LUT5 (Prop_lut5_I1_O)        0.045     1.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.516%)  route 0.337ns (70.484%))
  Logic Levels:           0  
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     1.452 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.337     1.789    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X14Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X14Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.601%)  route 0.320ns (69.399%))
  Logic Levels:           0  
  Clock Path Skew:        -1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668     1.340    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     1.481 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.320     1.801    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.662ns  (logic 0.210ns (2.741%)  route 7.452ns (97.259%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.379     6.379    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.105     6.484 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           1.073     7.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I4_O)        0.105     7.662 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     7.662    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.532ns  (logic 0.210ns (2.788%)  route 7.322ns (97.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.379     6.379    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.105     6.484 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.943     7.427    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I4_O)        0.105     7.532 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     7.532    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.561ns  (logic 0.105ns (1.600%)  route 6.456ns (98.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.745     5.745    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.105     5.850 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[5]_i_1/O
                         net (fo=1, routed)           0.710     6.561    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1[0]
    SLICE_X3Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 0.105ns (1.698%)  route 6.077ns (98.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.652     5.652    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I1_O)        0.105     5.757 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.425     6.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X6Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     2.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 0.105ns (1.698%)  route 6.077ns (98.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.652     5.652    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I1_O)        0.105     5.757 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.425     6.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X6Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     2.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 0.105ns (1.698%)  route 6.077ns (98.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.652     5.652    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I1_O)        0.105     5.757 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.425     6.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X6Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     2.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 0.105ns (1.698%)  route 6.077ns (98.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.652     5.652    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I1_O)        0.105     5.757 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.425     6.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X6Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     2.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 0.105ns (1.698%)  route 6.077ns (98.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.652     5.652    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I1_O)        0.105     5.757 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.425     6.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X6Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     2.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.149ns  (logic 0.105ns (1.708%)  route 6.044ns (98.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.652     5.652    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X3Y3           LUT3 (Prop_lut3_I1_O)        0.105     5.757 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.392     6.149    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X3Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.129ns  (logic 0.105ns (1.713%)  route 6.024ns (98.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.401     5.401    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y0           LUT6 (Prop_lut6_I5_O)        0.105     5.506 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.623     6.129    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.000ns (0.000%)  route 1.170ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.170     1.170    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X37Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.907     1.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.000ns (0.000%)  route 1.197ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.197     1.197    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X32Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.909     1.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.000ns (0.000%)  route 1.265ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.265     1.265    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X33Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.000ns (0.000%)  route 1.265ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.265     1.265    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X33Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.045ns (2.997%)  route 1.457ns (97.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.457     1.457    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.502 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1_n_0
    SLICE_X12Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.045ns (2.989%)  route 1.461ns (97.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.461     1.461    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.045     1.506 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.506    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X12Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.045ns (2.846%)  route 1.536ns (97.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.536     1.536    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I2_O)        0.045     1.581 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.581    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[2]
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.049ns (3.091%)  route 1.536ns (96.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.536     1.536    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.049     1.585 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.585    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[3]
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.045ns (2.797%)  route 1.564ns (97.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.564     1.564    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X12Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.609 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.609    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[1]
    SLICE_X12Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.045ns (2.745%)  route 1.595ns (97.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.595     1.595    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.640 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.640    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X12Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/use_Reg_Neg_DI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.514ns (36.087%)  route 2.681ns (63.913%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.529    -1.806    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Clk
    SLICE_X32Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/use_Reg_Neg_DI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.348    -1.458 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/use_Reg_Neg_DI_reg/Q
                         net (fo=1, routed)           1.121    -0.337    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/use_Reg_Neg_DI_reg_n_0
    SLICE_X26Y2          LUT3 (Prop_lut3_I1_O)        0.254    -0.083 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/force_DI1/O
                         net (fo=1, routed)           0.000    -0.083    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_6
    SLICE_X26Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.289     0.206 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.206    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.304 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     0.520 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.560     2.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X15Y1          LUT5 (Prop_lut5_I0_O)        0.309     2.390 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     2.390    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.160ns (12.351%)  route 1.135ns (87.649%))
  Logic Levels:           0  
  Clock Path Skew:        1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X11Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.160     0.299 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=833, routed)         1.135     1.434    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X9Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.204ns (27.008%)  route 0.551ns (72.992%))
  Logic Levels:           0  
  Clock Path Skew:        1.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.907     0.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.204     0.336 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.551     0.887    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[10]
    SLICE_X20Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.204ns (29.224%)  route 0.494ns (70.776%))
  Logic Levels:           0  
  Clock Path Skew:        1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    0.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.907     0.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.204     0.336 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.494     0.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X37Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.175ns (25.957%)  route 0.499ns (74.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.175     0.315 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=42, routed)          0.499     0.814    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X7Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X7Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.175ns (27.065%)  route 0.472ns (72.935%))
  Logic Levels:           0  
  Clock Path Skew:        1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    0.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.912     0.137    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X29Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.175     0.312 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.472     0.783    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.175ns (27.428%)  route 0.463ns (72.572%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y4          FDRE (Prop_fdre_C_Q)         0.175     0.314 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.463     0.777    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[11]
    SLICE_X20Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.175ns (28.450%)  route 0.440ns (71.550%))
  Logic Levels:           0  
  Clock Path Skew:        1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.175     0.315 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.440     0.755    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[24]
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.175ns (29.430%)  route 0.420ns (70.570%))
  Logic Levels:           0  
  Clock Path Skew:        1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    0.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.913     0.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDRE (Prop_fdre_C_Q)         0.175     0.313 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.420     0.732    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[4]
    SLICE_X32Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.635     1.364    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.175ns (29.741%)  route 0.413ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.175     0.315 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.413     0.728    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[28]
    SLICE_X19Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.496ns  (logic 0.304ns (61.344%)  route 0.192ns (38.656%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.304    -1.079 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/Q
                         net (fo=1, routed)           0.192    -0.887    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[19]
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.501ns  (logic 0.304ns (60.660%)  route 0.197ns (39.340%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.416    -1.382    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.304    -1.078 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/Q
                         net (fo=2, routed)           0.197    -0.881    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg_0[0]
    SLICE_X11Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.534     3.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.304ns (58.751%)  route 0.213ns (41.249%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.304    -1.079 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.213    -0.865    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[23]
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.304ns (57.824%)  route 0.222ns (42.176%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.304    -1.080 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.222    -0.858    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[7]
    SLICE_X20Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.532     3.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.539ns  (logic 0.304ns (56.370%)  route 0.235ns (43.630%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.304    -1.079 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=3, routed)           0.235    -0.844    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.544ns  (logic 0.304ns (55.889%)  route 0.240ns (44.111%))
  Logic Levels:           0  
  Clock Path Skew:        4.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    -1.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.484    -1.314    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.304    -1.010 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/Q
                         net (fo=1, routed)           0.240    -0.770    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X4Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X4Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.304ns (49.044%)  route 0.316ns (50.956%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.080 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.316    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[31]
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.304ns (48.909%)  route 0.318ns (51.091%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.304    -1.079 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=1, routed)           0.318    -0.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.629ns  (logic 0.304ns (48.326%)  route 0.325ns (51.674%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.304    -1.079 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/Q
                         net (fo=2, routed)           0.325    -0.754    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.631ns  (logic 0.304ns (48.167%)  route 0.327ns (51.833%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.304    -1.080 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.327    -0.753    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[29]
    SLICE_X19Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.922ns  (logic 1.486ns (21.468%)  route 5.436ns (78.532%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.847    23.241    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X10Y3          LUT5 (Prop_lut5_I4_O)        0.126    23.367 r  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.621    23.989    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X12Y4          LUT6 (Prop_lut6_I5_O)        0.283    24.272 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.811    25.083    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.105    25.188 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.586    25.774    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.110    25.884 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.551    26.435    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.268    26.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.703    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.915ns  (logic 1.486ns (21.490%)  route 5.429ns (78.510%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.847    23.241    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X10Y3          LUT5 (Prop_lut5_I4_O)        0.126    23.367 r  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.621    23.989    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X12Y4          LUT6 (Prop_lut6_I5_O)        0.283    24.272 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.811    25.083    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.105    25.188 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.586    25.774    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.110    25.884 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.544    26.428    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.268    26.696 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    26.696    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.130ns  (logic 1.213ns (19.788%)  route 4.917ns (80.212%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.394 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.847    23.241    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X10Y3          LUT5 (Prop_lut5_I4_O)        0.126    23.367 f  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.621    23.989    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X12Y4          LUT6 (Prop_lut6_I5_O)        0.283    24.272 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.811    25.083    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.105    25.188 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.619    25.807    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I0_O)        0.105    25.912 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    25.912    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     2.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 0.877ns (18.365%)  route 3.898ns (81.635%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.332    21.498    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.105    21.603 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686    22.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.114    22.403 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.226    22.630    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.274    22.904 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.653    24.557    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X38Y4          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.407     2.803    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X38Y4          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 0.699ns (14.895%)  route 3.994ns (85.105%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.653    21.818    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.105    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=2, routed)           0.663    22.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.105    22.691 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           1.056    23.747    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y0           LUT6 (Prop_lut6_I2_O)        0.105    23.852 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.623    24.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 0.699ns (14.895%)  route 3.994ns (85.105%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.653    21.818    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.105    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=2, routed)           0.663    22.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.105    22.691 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           1.056    23.747    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y0           LUT6 (Prop_lut6_I2_O)        0.105    23.852 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.623    24.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 0.699ns (14.895%)  route 3.994ns (85.105%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.653    21.818    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.105    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=2, routed)           0.663    22.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.105    22.691 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           1.056    23.747    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y0           LUT6 (Prop_lut6_I2_O)        0.105    23.852 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.623    24.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 0.699ns (14.895%)  route 3.994ns (85.105%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.653    21.818    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.105    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=2, routed)           0.663    22.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.105    22.691 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           1.056    23.747    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y0           LUT6 (Prop_lut6_I2_O)        0.105    23.852 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.623    24.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 0.699ns (14.895%)  route 3.994ns (85.105%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.653    21.818    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.105    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=2, routed)           0.663    22.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.105    22.691 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           1.056    23.747    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y0           LUT6 (Prop_lut6_I2_O)        0.105    23.852 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.623    24.474    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 0.699ns (15.276%)  route 3.877ns (84.724%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y8           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.384    20.166 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.653    21.818    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X4Y2           LUT2 (Prop_lut2_I1_O)        0.105    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=2, routed)           0.663    22.586    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.105    22.691 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           1.056    23.747    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y0           LUT6 (Prop_lut6_I2_O)        0.105    23.852 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.506    24.357    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X0Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.508%)  route 0.262ns (58.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.667     1.339    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141     1.480 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.262     1.742    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.787    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.071ns (4.273%)  route 1.591ns (95.727%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.167    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.045    18.212 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.116    18.328    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X1Y2           FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y2           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.191ns (33.782%)  route 0.374ns (66.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.146    18.270    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X9Y2           LUT6 (Prop_lut6_I1_O)        0.045    18.315 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.228    18.543    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.191ns (33.782%)  route 0.374ns (66.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.146    18.270    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X9Y2           LUT6 (Prop_lut6_I1_O)        0.045    18.315 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.228    18.543    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.191ns (33.782%)  route 0.374ns (66.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.146    18.270    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X9Y2           LUT6 (Prop_lut6_I1_O)        0.045    18.315 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.228    18.543    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.191ns (33.782%)  route 0.374ns (66.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.146    18.270    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X9Y2           LUT6 (Prop_lut6_I1_O)        0.045    18.315 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.228    18.543    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.191ns (31.059%)  route 0.424ns (68.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639    17.978    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.146    18.124 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.424    18.548    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.045    18.593 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.593    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X1Y2           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y2           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.277ns (42.707%)  route 0.372ns (57.293%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.133    18.140 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.134    18.274    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X7Y2           LUT6 (Prop_lut6_I3_O)        0.099    18.373 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.237    18.610    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X4Y0           LUT6 (Prop_lut6_I1_O)        0.045    18.655 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    18.655    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.276ns (41.973%)  route 0.382ns (58.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.133    18.140 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.142    18.282    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.098    18.380 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.240    18.619    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1
    SLICE_X4Y0           LUT2 (Prop_lut2_I0_O)        0.045    18.664 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample[15]_i_1/O
                         net (fo=1, routed)           0.000    18.664    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_28
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.231ns (33.822%)  route 0.452ns (66.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.133    18.140 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.142    18.282    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.098    18.380 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.310    18.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X4Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 0.105ns (2.850%)  route 3.580ns (97.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.089     3.089    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.105     3.194 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.491     3.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 0.105ns (2.850%)  route 3.580ns (97.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.089     3.089    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.105     3.194 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.491     3.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 0.105ns (2.850%)  route 3.580ns (97.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.089     3.089    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.105     3.194 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.491     3.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 0.105ns (2.850%)  route 3.580ns (97.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.089     3.089    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.105     3.194 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.491     3.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 0.105ns (2.850%)  route 3.580ns (97.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.089     3.089    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.105     3.194 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.491     3.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 0.105ns (2.850%)  route 3.580ns (97.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.089     3.089    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.105     3.194 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.491     3.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 0.105ns (2.850%)  route 3.580ns (97.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.089     3.089    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.105     3.194 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.491     3.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 0.105ns (2.850%)  route 3.580ns (97.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.089     3.089    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.105     3.194 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.491     3.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.640ns  (logic 0.105ns (2.885%)  route 3.535ns (97.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.904     2.904    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.105     3.009 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.631     3.640    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.640ns  (logic 0.105ns (2.885%)  route 3.535ns (97.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.904     2.904    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.105     3.009 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.631     3.640    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.045ns (2.805%)  route 1.559ns (97.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.380     1.380    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.425 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.180     1.604    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X9Y3           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.914    18.369    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.045ns (2.805%)  route 1.559ns (97.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.380     1.380    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.425 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.180     1.604    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X9Y3           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.914    18.369    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.045ns (2.805%)  route 1.559ns (97.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.380     1.380    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.425 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.180     1.604    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X9Y3           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.914    18.369    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.045ns (2.805%)  route 1.559ns (97.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.380     1.380    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.425 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.180     1.604    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X9Y3           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.914    18.369    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X9Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.049ns (2.857%)  route 1.666ns (97.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.511     1.511    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.049     1.560 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.155     1.715    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.049ns (2.857%)  route 1.666ns (97.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.511     1.511    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.049     1.560 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.155     1.715    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.049ns (2.857%)  route 1.666ns (97.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.511     1.511    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.049     1.560 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.155     1.715    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.049ns (2.857%)  route 1.666ns (97.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.511     1.511    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.049     1.560 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.155     1.715    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.045ns (2.519%)  route 1.741ns (97.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.380     1.380    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.425 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.362     1.786    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X7Y3           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.045ns (2.519%)  route 1.741ns (97.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.380     1.380    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.425 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.362     1.786    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X7Y3           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.204ns (33.247%)  route 0.410ns (66.753%))
  Logic Levels:           0  
  Clock Path Skew:        1.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.204     0.344 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.410     0.753    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X7Y0           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668     1.340    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.204ns (36.679%)  route 0.352ns (63.321%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.204     0.344 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.352     0.696    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X15Y4          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.175ns (37.486%)  route 0.292ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.292     0.607    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X21Y1          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X21Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.175ns (39.701%)  route 0.266ns (60.299%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.266     0.581    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y2           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.640     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.175ns (39.701%)  route 0.266ns (60.299%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.266     0.581    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y2           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.640     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.175ns (47.335%)  route 0.195ns (52.665%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.195     0.509    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X15Y0          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.640     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.304ns (48.819%)  route 0.319ns (51.181%))
  Logic Levels:           0  
  Clock Path Skew:        4.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.079 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.319    -0.760    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X15Y0          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.304ns (42.059%)  route 0.419ns (57.941%))
  Logic Levels:           0  
  Clock Path Skew:        4.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.416    -1.382    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.078 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.419    -0.659    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y2           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.304ns (42.059%)  route 0.419ns (57.941%))
  Logic Levels:           0  
  Clock Path Skew:        4.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.416    -1.382    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.078 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.419    -0.659    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X9Y2           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.762ns  (logic 0.304ns (39.903%)  route 0.458ns (60.097%))
  Logic Levels:           0  
  Clock Path Skew:        4.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.079 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.458    -0.621    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X21Y1          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.532     3.047    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X21Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.902ns  (logic 0.347ns (38.463%)  route 0.555ns (61.537%))
  Logic Levels:           0  
  Clock Path Skew:        4.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.347    -1.036 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.555    -0.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X15Y4          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.920ns  (logic 0.347ns (37.734%)  route 0.573ns (62.266%))
  Logic Levels:           0  
  Clock Path Skew:        4.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.347    -1.036 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.573    -0.463    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X7Y0           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601     3.116    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 0.694ns (18.642%)  route 3.029ns (81.358%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.379     3.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.701     4.313    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.418 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686     5.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105     5.209 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955     6.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.269 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.686     6.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X21Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.414     2.712    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X21Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.672ns  (logic 0.694ns (18.899%)  route 2.978ns (81.101%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.379     3.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.701     4.313    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.418 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686     5.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105     5.209 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955     6.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.269 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.636     6.905    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X7Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.623ns  (logic 0.694ns (19.158%)  route 2.929ns (80.842%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.379     3.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.701     4.313    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.418 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686     5.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105     5.209 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.165     6.374    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.105     6.479 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.377     6.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.623ns  (logic 0.694ns (19.158%)  route 2.929ns (80.842%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.379     3.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.701     4.313    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.418 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686     5.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105     5.209 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.165     6.374    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.105     6.479 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.377     6.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.585ns  (logic 0.694ns (19.360%)  route 2.891ns (80.640%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.379     3.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.701     4.313    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.418 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686     5.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105     5.209 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955     6.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.269 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.548     6.818    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 0.694ns (19.452%)  route 2.874ns (80.548%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.379     3.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.701     4.313    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.418 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686     5.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105     5.209 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955     6.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.269 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.531     6.801    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.466ns  (logic 0.694ns (20.025%)  route 2.772ns (79.975%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.379     3.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.701     4.313    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.418 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686     5.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105     5.209 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955     6.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.269 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.429     6.699    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.466ns  (logic 0.694ns (20.025%)  route 2.772ns (79.975%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.379     3.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.701     4.313    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.418 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686     5.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105     5.209 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955     6.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.269 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.429     6.699    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.466ns  (logic 0.694ns (20.025%)  route 2.772ns (79.975%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.379     3.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.701     4.313    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.418 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686     5.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105     5.209 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955     6.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.269 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.429     6.699    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.466ns  (logic 0.694ns (20.025%)  route 2.772ns (79.975%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.379     3.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.701     4.313    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.418 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.686     5.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.105     5.209 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.955     6.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X10Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.269 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.429     6.699    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.462%)  route 0.129ns (46.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.148     1.517 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.129     1.646    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.915     1.704    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDCE (Prop_fdce_C_Q)         0.141     1.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.110     1.649    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.176%)  route 0.124ns (46.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDCE (Prop_fdce_C_Q)         0.141     1.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.124     1.662    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.133%)  route 0.186ns (56.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141     1.509 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.186     1.695    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.915     1.704    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.793%)  route 0.182ns (55.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.148     1.517 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.182     1.700    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X15Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.915     1.704    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.762%)  route 0.181ns (56.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDCE (Prop_fdce_C_Q)         0.141     1.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.181     1.719    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.616%)  route 0.182ns (56.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDCE (Prop_fdce_C_Q)         0.141     1.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.182     1.720    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y3           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.111%)  route 0.247ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.128     1.497 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.247     1.744    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.915     1.704    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.766%)  route 0.211ns (56.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164     1.560 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.211     1.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.807%)  route 0.254ns (63.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.148     1.517 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.254     1.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.915     1.704    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            uartIpcTx2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.978ns  (logic 3.053ns (34.004%)  route 5.925ns (65.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.600    -1.735    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X1Y9           FDSE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDSE (Prop_fdse_C_Q)         0.379    -1.356 r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.925     4.570    uartIpcTx2_OBUF
    J20                  OBUF (Prop_obuf_I_O)         2.674     7.244 r  uartIpcTx2_OBUF_inst/O
                         net (fo=0)                   0.000     7.244    uartIpcTx2
    J20                                                               r  uartIpcTx2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            uartIpcTxH
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.473ns  (logic 3.082ns (36.370%)  route 5.392ns (63.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.601    -1.734    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X3Y6           FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDSE (Prop_fdse_C_Q)         0.379    -1.355 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.392     4.037    uartIpcTxH_OBUF
    M20                  OBUF (Prop_obuf_I_O)         2.703     6.740 r  uartIpcTxH_OBUF_inst/O
                         net (fo=0)                   0.000     6.740    uartIpcTxH
    M20                                                               r  uartIpcTxH (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 3.111ns (38.229%)  route 5.026ns (61.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.523    -1.812    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y17         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           5.026     3.593    lopt_6
    U2                   OBUF (Prop_obuf_I_O)         2.732     6.325 r  gpOutA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.325    gpOutA[6]
    U2                                                                r  gpOutA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 3.098ns (38.538%)  route 4.942ns (61.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.523    -1.812    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y17         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.379    -1.433 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.942     3.509    lopt_5
    T1                   OBUF (Prop_obuf_I_O)         2.719     6.228 r  gpOutA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.228    gpOutA[5]
    T1                                                                r  gpOutA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.722ns  (logic 3.072ns (39.780%)  route 4.650ns (60.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.525    -1.810    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.431 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.650     3.219    lopt_7
    K13                  OBUF (Prop_obuf_I_O)         2.693     5.912 r  gpOutA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.912    gpOutA[7]
    K13                                                               r  gpOutA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.578ns  (logic 3.221ns (42.500%)  route 4.357ns (57.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.523    -1.812    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y17         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.348    -1.464 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.357     2.894    lopt_4
    AA3                  OBUF (Prop_obuf_I_O)         2.873     5.766 r  gpOutA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.766    gpOutA[4]
    AA3                                                               r  gpOutA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.288ns  (logic 3.122ns (49.641%)  route 3.167ns (50.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.525    -1.810    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.431 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.167     1.736    lopt_3
    AA19                 OBUF (Prop_obuf_I_O)         2.743     4.478 r  gpOutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.478    gpOutA[3]
    AA19                                                              r  gpOutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rs485Di
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.204ns  (logic 3.119ns (50.276%)  route 3.085ns (49.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.599    -1.736    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X3Y10          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDSE (Prop_fdse_C_Q)         0.379    -1.357 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.085     1.728    rs485Di_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         2.740     4.469 r  rs485Di_OBUF_inst/O
                         net (fo=0)                   0.000     4.469    rs485Di
    AB20                                                              r  rs485Di (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.136ns  (logic 3.165ns (51.574%)  route 2.972ns (48.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.525    -1.810    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.348    -1.462 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.972     1.510    lopt
    R14                  OBUF (Prop_obuf_I_O)         2.817     4.327 r  gpOutA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.327    gpOutA[0]
    R14                                                               r  gpOutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.786ns  (logic 3.168ns (54.764%)  route 2.617ns (45.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       1.525    -1.810    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.348    -1.462 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.617     1.155    lopt_2
    Y17                  OBUF (Prop_obuf_I_O)         2.820     3.976 r  gpOutA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.976    gpOutA[2]
    Y17                                                               r  gpOutA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/baseTimer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ledV3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.646ns  (logic 1.354ns (82.245%)  route 0.292ns (17.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.600    -0.275    design_1_i/hw0_0/inst/sysClk200m
    SLICE_X0Y143         FDRE                                         r  design_1_i/hw0_0/inst/baseTimer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.134 r  design_1_i/hw0_0/inst/baseTimer_reg[24]/Q
                         net (fo=2, routed)           0.292     0.159    ledV3_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.213     1.371 r  ledV3_OBUF_inst/O
                         net (fo=0)                   0.000     1.371    ledV3
    H14                                                               r  ledV3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/baseTimer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ledV4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.354ns (80.372%)  route 0.331ns (19.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.600    -0.275    design_1_i/hw0_0/inst/sysClk200m
    SLICE_X0Y143         FDRE                                         r  design_1_i/hw0_0/inst/baseTimer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.134 r  design_1_i/hw0_0/inst/baseTimer_reg[25]/Q
                         net (fo=2, routed)           0.331     0.197    ledV4_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.213     1.410 r  ledV4_OBUF_inst/O
                         net (fo=0)                   0.000     1.410    ledV4
    J14                                                               r  ledV4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.413ns (72.016%)  route 0.549ns (27.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.635    -0.239    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128    -0.111 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.549     0.438    lopt_1
    V15                  OBUF (Prop_obuf_I_O)         1.285     1.723 r  gpOutA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.723    gpOutA[1]
    V15                                                               r  gpOutA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.384ns (57.889%)  route 1.007ns (42.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.635    -0.239    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128    -0.111 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.007     0.896    lopt_2
    Y17                  OBUF (Prop_obuf_I_O)         1.256     2.152 r  gpOutA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.152    gpOutA[2]
    Y17                                                               r  gpOutA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.378ns (53.729%)  route 1.187ns (46.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.635    -0.239    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128    -0.111 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.187     1.075    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.250     2.325 r  gpOutA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.325    gpOutA[0]
    R14                                                               r  gpOutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rs485Di
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.398ns (54.393%)  route 1.172ns (45.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.666    -0.208    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X3Y10          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDSE (Prop_fdse_C_Q)         0.141    -0.067 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.172     1.105    rs485Di_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         1.257     2.362 r  rs485Di_OBUF_inst/O
                         net (fo=0)                   0.000     2.362    rs485Di
    AB20                                                              r  rs485Di (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.400ns (52.501%)  route 1.267ns (47.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.635    -0.239    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.098 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.267     1.169    lopt_3
    AA19                 OBUF (Prop_obuf_I_O)         1.259     2.428 r  gpOutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.428    gpOutA[3]
    AA19                                                              r  gpOutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.368ns  (logic 1.436ns (42.649%)  route 1.931ns (57.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.633    -0.241    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y17         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.113 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.931     1.818    lopt_4
    AA3                  OBUF (Prop_obuf_I_O)         1.308     3.126 r  gpOutA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.126    gpOutA[4]
    AA3                                                               r  gpOutA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 1.351ns (39.143%)  route 2.100ns (60.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.635    -0.239    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.098 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.100     2.002    lopt_7
    K13                  OBUF (Prop_obuf_I_O)         1.210     3.212 r  gpOutA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.212    gpOutA[7]
    K13                                                               r  gpOutA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gpOutA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.592ns  (logic 1.377ns (38.344%)  route 2.215ns (61.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68634, routed)       0.633    -0.241    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y17         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.100 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.215     2.114    lopt_5
    T1                   OBUF (Prop_obuf_I_O)         1.236     3.351 r  gpOutA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.351    gpOutA[5]
    T1                                                                r  gpOutA[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.103ns (53.602%)  route 0.955ns (46.398%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.927     0.152    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y191        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y191        FDRE (Prop_fdre_C_Q)         0.204     0.356 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.955     1.311    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_OB)    0.899     2.211 r  design_1_i/hw0_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     2.211    dfOutN[2]
    A14                                                               r  dfOutN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.102ns (53.579%)  route 0.955ns (46.421%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.927     0.152    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y191        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y191        FDRE (Prop_fdre_C_Q)         0.204     0.356 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.955     1.311    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_O)     0.898     2.210 r  design_1_i/hw0_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     2.210    dfOutP[2]
    A13                                                               r  dfOutP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.091ns (53.951%)  route 0.931ns (46.049%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.927     0.152    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y191        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y191        FDRE (Prop_fdre_C_Q)         0.204     0.356 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           0.931     1.287    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_OB)    0.887     2.175 r  design_1_i/hw0_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     2.175    dfOutN[3]
    A16                                                               r  dfOutN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.090ns (53.929%)  route 0.931ns (46.071%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.927     0.152    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y191        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y191        FDRE (Prop_fdre_C_Q)         0.204     0.356 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           0.931     1.287    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_O)     0.886     2.174 r  design_1_i/hw0_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     2.174    dfOutP[3]
    A15                                                               r  dfOutP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.079ns (59.309%)  route 0.740ns (40.691%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_fdre_C_Q)         0.204     0.388 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           0.740     1.128    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_OB)    0.875     2.003 r  design_1_i/hw0_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     2.003    dfOutN[0]
    B13                                                               r  dfOutN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.078ns (59.287%)  route 0.740ns (40.713%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_fdre_C_Q)         0.204     0.388 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           0.740     1.128    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_O)     0.874     2.002 r  design_1_i/hw0_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     2.002    dfOutP[0]
    C13                                                               r  dfOutP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.060ns (60.599%)  route 0.689ns (39.401%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_fdre_C_Q)         0.204     0.388 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           0.689     1.078    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_OB)    0.856     1.934 r  design_1_i/hw0_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     1.934    dfOutN[1]
    D15                                                               r  dfOutN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.059ns (60.576%)  route 0.689ns (39.424%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_fdre_C_Q)         0.204     0.388 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           0.689     1.078    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_O)     0.855     1.933 r  design_1_i/hw0_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     1.933    dfOutP[1]
    D14                                                               r  dfOutP[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.311ns  (logic 0.896ns (68.322%)  route 0.415ns (31.678%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.682    -0.192    design_1_i/hw0_0/inst/clk160m
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_fdre_C_Q)         0.164    -0.028 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           0.415     0.387    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_O)     0.732     1.119 r  design_1_i/hw0_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     1.119    dfOutP[1]
    D14                                                               r  dfOutP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.312ns  (logic 0.897ns (68.347%)  route 0.415ns (31.653%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.682    -0.192    design_1_i/hw0_0/inst/clk160m
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_fdre_C_Q)         0.164    -0.028 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           0.415     0.387    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_OB)    0.733     1.120 r  design_1_i/hw0_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     1.120    dfOutN[1]
    D15                                                               r  dfOutN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.914ns (66.520%)  route 0.460ns (33.480%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.682    -0.192    design_1_i/hw0_0/inst/clk160m
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_fdre_C_Q)         0.164    -0.028 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           0.460     0.432    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_O)     0.750     1.182 r  design_1_i/hw0_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     1.182    dfOutP[0]
    C13                                                               r  dfOutP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.915ns (66.545%)  route 0.460ns (33.455%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.682    -0.192    design_1_i/hw0_0/inst/clk160m
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y194         FDRE (Prop_fdre_C_Q)         0.164    -0.028 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           0.460     0.432    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_OB)    0.751     1.183 r  design_1_i/hw0_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     1.183    dfOutN[0]
    B13                                                               r  dfOutN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.557ns  (logic 0.926ns (59.512%)  route 0.630ns (40.488%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.652    -0.222    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y191        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y191        FDRE (Prop_fdre_C_Q)         0.164    -0.058 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           0.630     0.572    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_O)     0.762     1.334 r  design_1_i/hw0_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     1.334    dfOutP[3]
    A15                                                               r  dfOutP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.558ns  (logic 0.927ns (59.538%)  route 0.630ns (40.462%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.652    -0.222    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y191        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y191        FDRE (Prop_fdre_C_Q)         0.164    -0.058 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           0.630     0.572    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_OB)    0.763     1.335 r  design_1_i/hw0_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     1.335    dfOutN[3]
    A16                                                               r  dfOutN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 0.939ns (58.931%)  route 0.654ns (41.069%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.652    -0.222    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y191        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y191        FDRE (Prop_fdre_C_Q)         0.164    -0.058 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.654     0.596    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_O)     0.775     1.371 r  design_1_i/hw0_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     1.371    dfOutP[2]
    A13                                                               r  dfOutP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.143ns period=6.286ns})
  Destination:            dfOutN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 0.940ns (58.956%)  route 0.654ns (41.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.652    -0.222    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y191        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y191        FDRE (Prop_fdre_C_Q)         0.164    -0.058 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.654     0.596    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_OB)    0.776     1.372 r  design_1_i/hw0_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     1.372    dfOutN[2]
    A14                                                               r  dfOutN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.029ns (2.049%)  route 1.386ns (97.951%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 fall edge)
                                                     10.000    10.000 f  
    W19                                               0.000    10.000 f  sysClk50m (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817    10.817 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    11.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.657     8.641 f  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.556     9.196    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     9.225 f  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.831    10.056    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.766ns  (logic 0.077ns (2.784%)  route 2.689ns (97.216%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.067ns
    Phase Error              (PE):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.319    -1.479    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





