<stg><name>read_stream<32, 256></name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="4" op_3_bw="1">
<![CDATA[
:2  %empty = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="37">
<![CDATA[
:3  %tmp_data_V = extractvalue { i32, i4, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="37">
<![CDATA[
:4  %tmp_keep_V = extractvalue { i32, i4, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="37">
<![CDATA[
:5  %tmp_last_V = extractvalue { i32, i4, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:1  %acc_data_V_read_2 = call i256 @_ssdm_op_Read.ap_auto.i256(i256 %acc_data_V_read)

]]></Node>
<StgValue><ssdm name="acc_data_V_read_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_s = call i256 @llvm.part.set.i256.i32(i256 %acc_data_V_read_2, i32 %tmp_data_V, i32 0, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="4">
<![CDATA[
:7  %zext_ln414 = zext i4 %tmp_keep_V to i32

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_last_V, label %.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="37">
<![CDATA[
:0  %empty_8 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="37">
<![CDATA[
:1  %tmp_data_V_1 = extractvalue { i32, i4, i1 } %empty_8, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="37">
<![CDATA[
:2  %tmp_keep_V_1 = extractvalue { i32, i4, i1 } %empty_8, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="37">
<![CDATA[
:3  %tmp_last_V_1 = extractvalue { i32, i4, i1 } %empty_8, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_1 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_s, i32 %tmp_data_V_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_keep_V_1, i4 %tmp_keep_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="8">
<![CDATA[
:6  %zext_ln414_1 = zext i8 %tmp to i32

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_last_V_1, label %.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="37" op_5_bw="37">
<![CDATA[
:0  %empty_9 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="37">
<![CDATA[
:1  %tmp_data_V_2 = extractvalue { i32, i4, i1 } %empty_9, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="37">
<![CDATA[
:2  %tmp_keep_V_2 = extractvalue { i32, i4, i1 } %empty_9, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="37">
<![CDATA[
:3  %tmp_last_V_2 = extractvalue { i32, i4, i1 } %empty_9, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_s_10 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_1, i32 %tmp_data_V_2, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_s_10"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="4" op_3_bw="4">
<![CDATA[
:5  %tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4(i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
:6  %zext_ln414_2 = zext i12 %tmp_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln414_2"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_last_V_2, label %.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="37" op_5_bw="37" op_6_bw="37">
<![CDATA[
:0  %empty_11 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="37">
<![CDATA[
:1  %tmp_data_V_3 = extractvalue { i32, i4, i1 } %empty_11, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="37">
<![CDATA[
:2  %tmp_keep_V_3 = extractvalue { i32, i4, i1 } %empty_11, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_3"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="37">
<![CDATA[
:3  %tmp_last_V_3 = extractvalue { i32, i4, i1 } %empty_11, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_3 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_s_10, i32 %tmp_data_V_3, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4">
<![CDATA[
:5  %tmp_2 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="16">
<![CDATA[
:6  %zext_ln414_3 = zext i16 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln414_3"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_last_V_3, label %.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="37" op_5_bw="37" op_6_bw="37" op_7_bw="37">
<![CDATA[
:0  %empty_12 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="37">
<![CDATA[
:1  %tmp_data_V_4 = extractvalue { i32, i4, i1 } %empty_12, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="37">
<![CDATA[
:2  %tmp_keep_V_4 = extractvalue { i32, i4, i1 } %empty_12, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_4"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="37">
<![CDATA[
:3  %tmp_last_V_4 = extractvalue { i32, i4, i1 } %empty_12, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_4 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_3, i32 %tmp_data_V_4, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4">
<![CDATA[
:5  %tmp_3 = call i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4(i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="20">
<![CDATA[
:6  %zext_ln414_4 = zext i20 %tmp_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln414_4"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_last_V_4, label %.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="37" op_5_bw="37" op_6_bw="37" op_7_bw="37" op_8_bw="37">
<![CDATA[
:0  %empty_13 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="37">
<![CDATA[
:1  %tmp_data_V_5 = extractvalue { i32, i4, i1 } %empty_13, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="37">
<![CDATA[
:2  %tmp_keep_V_5 = extractvalue { i32, i4, i1 } %empty_13, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_5"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="37">
<![CDATA[
:3  %tmp_last_V_5 = extractvalue { i32, i4, i1 } %empty_13, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_5 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_4, i32 %tmp_data_V_5, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4">
<![CDATA[
:5  %tmp_4 = call i24 @_ssdm_op_BitConcatenate.i24.i4.i4.i4.i4.i4.i4(i4 %tmp_keep_V_5, i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="24">
<![CDATA[
:6  %zext_ln414_5 = zext i24 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln414_5"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_last_V_5, label %.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="37" op_5_bw="37" op_6_bw="37" op_7_bw="37" op_8_bw="37" op_9_bw="37">
<![CDATA[
:0  %empty_14 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="37">
<![CDATA[
:1  %tmp_data_V_6 = extractvalue { i32, i4, i1 } %empty_14, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_6"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="37">
<![CDATA[
:2  %tmp_keep_V_6 = extractvalue { i32, i4, i1 } %empty_14, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_6"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="37">
<![CDATA[
:3  %tmp_last_V_6 = extractvalue { i32, i4, i1 } %empty_14, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_6"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_6 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_5, i32 %tmp_data_V_6, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="28" op_0_bw="28" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4">
<![CDATA[
:5  %tmp_5 = call i28 @_ssdm_op_BitConcatenate.i28.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_keep_V_6, i4 %tmp_keep_V_5, i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="28">
<![CDATA[
:6  %zext_ln414_6 = zext i28 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln414_6"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_last_V_6, label %.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
<literal name="tmp_last_V_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="37" op_5_bw="37" op_6_bw="37" op_7_bw="37" op_8_bw="37" op_9_bw="37" op_10_bw="37">
<![CDATA[
:0  %empty_15 = call { i32, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i1P(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
<literal name="tmp_last_V_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="37">
<![CDATA[
:1  %tmp_data_V_7 = extractvalue { i32, i4, i1 } %empty_15, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_7"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
<literal name="tmp_last_V_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="37">
<![CDATA[
:2  %tmp_keep_V_7 = extractvalue { i32, i4, i1 } %empty_15, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_7"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
<literal name="tmp_last_V_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="37">
<![CDATA[
:3  %tmp_last_V_7 = extractvalue { i32, i4, i1 } %empty_15, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_7"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
<literal name="tmp_last_V_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:4  %p_Result_7 = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_data_V_7, i32 %tmp_data_V_6, i32 %tmp_data_V_5, i32 %tmp_data_V_4, i32 %tmp_data_V_3, i32 %tmp_data_V_2, i32 %tmp_data_V_1, i32 %tmp_data_V)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
<literal name="tmp_last_V_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4">
<![CDATA[
:5  %p_Result_2_7 = call i32 @_ssdm_op_BitConcatenate.i32.i4.i4.i4.i4.i4.i4.i4.i4(i4 %tmp_keep_V_7, i4 %tmp_keep_V_6, i4 %tmp_keep_V_5, i4 %tmp_keep_V_4, i4 %tmp_keep_V_3, i4 %tmp_keep_V_2, i4 %tmp_keep_V_1, i4 %tmp_keep_V)

]]></Node>
<StgValue><ssdm name="p_Result_2_7"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
<literal name="tmp_last_V_1" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
<literal name="tmp_last_V_3" val="0"/>
<literal name="tmp_last_V_4" val="0"/>
<literal name="tmp_last_V_5" val="0"/>
<literal name="tmp_last_V_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
.loopexit:0  %acc_keep_V_1 = phi i32 [ %zext_ln414, %0 ], [ %zext_ln414_1, %1 ], [ %zext_ln414_2, %2 ], [ %zext_ln414_3, %3 ], [ %zext_ln414_4, %4 ], [ %zext_ln414_5, %5 ], [ %zext_ln414_6, %6 ], [ %p_Result_2_7, %7 ]

]]></Node>
<StgValue><ssdm name="acc_keep_V_1"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0" op_4_bw="256" op_5_bw="0" op_6_bw="256" op_7_bw="0" op_8_bw="256" op_9_bw="0" op_10_bw="256" op_11_bw="0" op_12_bw="256" op_13_bw="0" op_14_bw="256" op_15_bw="0">
<![CDATA[
.loopexit:1  %acc_data_V_1 = phi i256 [ %p_Result_s, %0 ], [ %p_Result_1, %1 ], [ %p_Result_s_10, %2 ], [ %p_Result_3, %3 ], [ %p_Result_4, %4 ], [ %p_Result_5, %5 ], [ %p_Result_6, %6 ], [ %p_Result_7, %7 ]

]]></Node>
<StgValue><ssdm name="acc_data_V_1"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
.loopexit:2  %acc_last_V_write_assign = phi i1 [ true, %0 ], [ true, %1 ], [ true, %2 ], [ true, %3 ], [ true, %4 ], [ true, %5 ], [ true, %6 ], [ %tmp_last_V_7, %7 ]

]]></Node>
<StgValue><ssdm name="acc_last_V_write_assign"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="289" op_0_bw="289" op_1_bw="256">
<![CDATA[
.loopexit:3  %mrv = insertvalue { i256, i32, i1 } undef, i256 %acc_data_V_1, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="289" op_0_bw="289" op_1_bw="32">
<![CDATA[
.loopexit:4  %mrv_1 = insertvalue { i256, i32, i1 } %mrv, i32 %acc_keep_V_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="289" op_0_bw="289" op_1_bw="1">
<![CDATA[
.loopexit:5  %mrv_2 = insertvalue { i256, i32, i1 } %mrv_1, i1 %acc_last_V_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="289">
<![CDATA[
.loopexit:6  ret { i256, i32, i1 } %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
