Classic Timing Analyzer report for bcdcoder
Thu Mar 13 23:27:15 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.638 ns   ; d[3] ; q[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144A8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 12.638 ns       ; d[3] ; q[1] ;
; N/A   ; None              ; 12.362 ns       ; d[2] ; q[1] ;
; N/A   ; None              ; 12.113 ns       ; d[0] ; q[1] ;
; N/A   ; None              ; 11.748 ns       ; d[3] ; q[0] ;
; N/A   ; None              ; 11.746 ns       ; d[1] ; q[1] ;
; N/A   ; None              ; 11.661 ns       ; d[3] ; q[5] ;
; N/A   ; None              ; 11.617 ns       ; d[3] ; q[4] ;
; N/A   ; None              ; 11.530 ns       ; d[3] ; q[3] ;
; N/A   ; None              ; 11.470 ns       ; d[2] ; q[0] ;
; N/A   ; None              ; 11.381 ns       ; d[2] ; q[5] ;
; N/A   ; None              ; 11.332 ns       ; d[2] ; q[4] ;
; N/A   ; None              ; 11.246 ns       ; d[2] ; q[3] ;
; N/A   ; None              ; 11.222 ns       ; d[0] ; q[0] ;
; N/A   ; None              ; 11.193 ns       ; d[3] ; q[2] ;
; N/A   ; None              ; 11.169 ns       ; d[3] ; q[6] ;
; N/A   ; None              ; 11.134 ns       ; d[0] ; q[5] ;
; N/A   ; None              ; 11.088 ns       ; d[0] ; q[4] ;
; N/A   ; None              ; 10.999 ns       ; d[0] ; q[3] ;
; N/A   ; None              ; 10.909 ns       ; d[2] ; q[2] ;
; N/A   ; None              ; 10.887 ns       ; d[2] ; q[6] ;
; N/A   ; None              ; 10.854 ns       ; d[1] ; q[0] ;
; N/A   ; None              ; 10.777 ns       ; d[1] ; q[5] ;
; N/A   ; None              ; 10.732 ns       ; d[1] ; q[4] ;
; N/A   ; None              ; 10.665 ns       ; d[0] ; q[2] ;
; N/A   ; None              ; 10.639 ns       ; d[0] ; q[6] ;
; N/A   ; None              ; 10.635 ns       ; d[1] ; q[3] ;
; N/A   ; None              ; 10.309 ns       ; d[1] ; q[2] ;
; N/A   ; None              ; 10.279 ns       ; d[1] ; q[6] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Mar 13 23:27:14 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bcdcoder -c bcdcoder --timing_analysis_only
Info: Longest tpd from source pin "d[3]" to destination pin "q[1]" is 12.638 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_26; Fanout = 7; PIN Node = 'd[3]'
    Info: 2: + IC(5.929 ns) + CELL(0.292 ns) = 7.690 ns; Loc. = LC_X2_Y10_N2; Fanout = 1; COMB Node = 'Mux5~0'
    Info: 3: + IC(2.840 ns) + CELL(2.108 ns) = 12.638 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'q[1]'
    Info: Total cell delay = 3.869 ns ( 30.61 % )
    Info: Total interconnect delay = 8.769 ns ( 69.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Thu Mar 13 23:27:32 2014
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:01


