<profile>

<section name = "Vitis HLS Report for 'GIN_compute_one_graph'" level="0">
<item name = "Date">Mon Apr 12 16:12:44 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compute_CONV_layer_fu_4566">compute_CONV_layer, ?, ?, ?, ?, ?, ?, none</column>
<column name="grp_load_graph_fu_8604">load_graph, 4, ?, 40.000 ns, ?, 4, ?, none</column>
<column name="grp_global_mean_pooling_fu_8621">global_mean_pooling, ?, ?, ?, ?, ?, ?, none</column>
<column name="grp_compute_node_embedding_fu_8630">compute_node_embedding, ?, ?, ?, ?, ?, ?, none</column>
<column name="grp_global_graph_prediction_fu_8643">global_graph_prediction, 309, 309, 3.090 us, 3.090 us, 309, 309, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_392_1">6, 6, 3, 1, 1, 5, yes</column>
<column name="- VITIS_LOOP_398_3">301, 301, 3, 1, 1, 300, yes</column>
<column name="- VITIS_LOOP_403_4_VITIS_LOOP_404_5">51902, 51902, 4, 1, 1, 51900, yes</column>
<column name="- VITIS_LOOP_409_6_VITIS_LOOP_410_7">19502, 19502, 4, 1, 1, 19500, yes</column>
<column name="- VITIS_LOOP_476_1">?, ?, ?, -, -, 5, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 281, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">45, 11, 27500, 45830, 2024</column>
<column name="Memory">42, -, 75, 815, 29</column>
<column name="Multiplexer">-, -, -, 1056, -</column>
<column name="Register">-, -, 1547, 64, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">6, ~0, 3, 11, 641</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">2, ~0, 1, 3, 213</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_compute_CONV_layer_fu_4566">compute_CONV_layer, 43, 10, 24145, 41131, 2024</column>
<column name="grp_compute_node_embedding_fu_8630">compute_node_embedding, 0, 1, 309, 705, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 1016, 1832, 0</column>
<column name="grp_global_graph_prediction_fu_8643">global_graph_prediction, 0, 0, 118, 230, 0</column>
<column name="grp_global_mean_pooling_fu_8621">global_mean_pooling, 0, 0, 577, 668, 0</column>
<column name="grp_load_graph_fu_8604">load_graph, 0, 0, 823, 684, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 2, 0, 512, 580, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_7ns_10ns_9ns_15_4_1_U180">mac_muladd_7ns_10ns_9ns_15_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_8ns_10ns_9ns_16_4_1_U179">mac_muladd_8ns_10ns_9ns_16_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="edge_attr_U">edge_attr, 16, 0, 0, 0, 6000, 32, 1, 192000</column>
<column name="edge_embedding_table_V_U">edge_embedding_table_V, 0, 3, 149, 5, 19500, 32, 1, 624000</column>
<column name="edge_list_U">edge_list, 8, 0, 0, 0, 4000, 32, 1, 128000</column>
<column name="graph_embedding_V_U">graph_embedding_V, 1, 0, 0, 0, 300, 32, 1, 9600</column>
<column name="graph_pred_bias_V_U">graph_pred_bias_V, 0, 32, 33, 0, 1, 32, 1, 32</column>
<column name="graph_pred_weights_V_U">graph_pred_weights_V, 1, 0, 0, 0, 300, 32, 1, 9600</column>
<column name="mlp_eps_V_U">mlp_eps_V, 0, 32, 33, 0, 5, 32, 1, 160</column>
<column name="node_embedding_V_U">node_embedding_V, 0, 4, 300, 12, 300000, 32, 1, 9600000</column>
<column name="node_embedding_table_V_U">node_embedding_table_V, 0, 4, 300, 12, 51900, 32, 1, 1660800</column>
<column name="node_feature_U">node_feature, 16, 0, 0, 0, 9000, 32, 1, 288000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln392_fu_8676_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln398_fu_8732_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln403_1_fu_8769_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln403_fu_8781_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln404_fu_8813_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln409_1_fu_8846_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln409_fu_8858_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln410_fu_8890_p2">+, 0, 0, 16, 9, 1</column>
<column name="layer_1_fu_8923_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state33_pp2_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state44_pp3_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln392_fu_8682_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln398_fu_8738_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="icmp_ln403_fu_8775_p2">icmp, 0, 0, 13, 16, 15</column>
<column name="icmp_ln404_fu_8787_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="icmp_ln409_fu_8852_p2">icmp, 0, 0, 12, 15, 15</column>
<column name="icmp_ln410_fu_8864_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="icmp_ln476_fu_8929_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="select_ln403_1_fu_8801_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln403_fu_8793_p3">select, 0, 0, 9, 1, 1</column>
<column name="select_ln409_1_fu_8878_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln409_fu_8870_p3">select, 0, 0, 9, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">233, 54, 1, 54</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter3">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_dim_in_phi_fu_4480_p4">9, 2, 9, 18</column>
<column name="ap_phi_mux_i_3_phi_fu_4503_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_i_4_phi_fu_4536_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_i_phi_fu_4468_p4">9, 2, 3, 6</column>
<column name="dim_1_reg_4543">9, 2, 9, 18</column>
<column name="dim_in_reg_4476">9, 2, 9, 18</column>
<column name="dim_reg_4510">9, 2, 9, 18</column>
<column name="edge_attr_ce0">9, 2, 1, 2</column>
<column name="edge_attr_ce1">9, 2, 1, 2</column>
<column name="edge_attr_we1">9, 2, 1, 2</column>
<column name="edge_embedding_table_V_ce0">9, 2, 1, 2</column>
<column name="edge_list_address1">14, 3, 12, 36</column>
<column name="edge_list_ce0">9, 2, 1, 2</column>
<column name="edge_list_ce1">14, 3, 1, 3</column>
<column name="edge_list_we1">9, 2, 1, 2</column>
<column name="graph_embedding_V_ce0">9, 2, 1, 2</column>
<column name="graph_embedding_V_ce1">9, 2, 1, 2</column>
<column name="graph_embedding_V_we1">9, 2, 1, 2</column>
<column name="graph_pred_bias_V_address0">14, 3, 1, 3</column>
<column name="graph_pred_bias_V_ce0">14, 3, 1, 3</column>
<column name="graph_pred_weights_V_address0">14, 3, 9, 27</column>
<column name="graph_pred_weights_V_ce0">14, 3, 1, 3</column>
<column name="i_3_reg_4499">9, 2, 8, 16</column>
<column name="i_4_reg_4532">9, 2, 7, 14</column>
<column name="i_reg_4464">9, 2, 3, 6</column>
<column name="indvar_flatten7_reg_4521">9, 2, 15, 30</column>
<column name="indvar_flatten_reg_4488">9, 2, 16, 32</column>
<column name="layer_reg_4554">9, 2, 3, 6</column>
<column name="mem_ARADDR">49, 9, 64, 576</column>
<column name="mem_ARBURST">14, 3, 2, 6</column>
<column name="mem_ARCACHE">14, 3, 4, 12</column>
<column name="mem_ARID">14, 3, 1, 3</column>
<column name="mem_ARLEN">49, 9, 32, 288</column>
<column name="mem_ARLOCK">14, 3, 2, 6</column>
<column name="mem_ARPROT">14, 3, 3, 9</column>
<column name="mem_ARQOS">14, 3, 4, 12</column>
<column name="mem_ARREGION">14, 3, 4, 12</column>
<column name="mem_ARSIZE">14, 3, 3, 9</column>
<column name="mem_ARUSER">14, 3, 1, 3</column>
<column name="mem_ARVALID">20, 4, 1, 4</column>
<column name="mem_AWVALID">9, 2, 1, 2</column>
<column name="mem_BREADY">9, 2, 1, 2</column>
<column name="mem_RREADY">20, 4, 1, 4</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
<column name="mlp_eps_V_address0">14, 3, 3, 9</column>
<column name="mlp_eps_V_ce0">14, 3, 1, 3</column>
<column name="node_embedding_V_address0">20, 4, 19, 76</column>
<column name="node_embedding_V_address1">14, 3, 19, 57</column>
<column name="node_embedding_V_ce0">20, 4, 1, 4</column>
<column name="node_embedding_V_ce1">14, 3, 1, 3</column>
<column name="node_embedding_V_d1">14, 3, 32, 96</column>
<column name="node_embedding_V_we1">14, 3, 1, 3</column>
<column name="node_embedding_table_V_ce0">9, 2, 1, 2</column>
<column name="node_feature_ce0">9, 2, 1, 2</column>
<column name="node_feature_ce1">9, 2, 1, 2</column>
<column name="node_feature_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln392_reg_9024">3, 0, 3, 0</column>
<column name="add_ln398_reg_9055">9, 0, 9, 0</column>
<column name="ap_CS_fsm">53, 0, 53, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter3">1, 0, 1, 0</column>
<column name="dim_1_reg_4543">9, 0, 9, 0</column>
<column name="dim_in_reg_4476">9, 0, 9, 0</column>
<column name="dim_in_reg_4476_pp1_iter1_reg">9, 0, 9, 0</column>
<column name="dim_reg_4510">9, 0, 9, 0</column>
<column name="edge_attr_in_read_reg_9003">64, 0, 64, 0</column>
<column name="edge_list_in_read_reg_9008">64, 0, 64, 0</column>
<column name="gnn_edge_embedding_fixed_read_reg_8963">64, 0, 64, 0</column>
<column name="gnn_node_embedding_fixed_read_reg_8968">64, 0, 64, 0</column>
<column name="gnn_node_mlp_1_bias_fixed_read_reg_8983">64, 0, 64, 0</column>
<column name="gnn_node_mlp_1_weights_fixed_read_reg_8988">64, 0, 64, 0</column>
<column name="gnn_node_mlp_2_bias_fixed_read_reg_8973">64, 0, 64, 0</column>
<column name="gnn_node_mlp_2_weights_fixed_read_reg_8978">64, 0, 64, 0</column>
<column name="graph_attr_read_reg_8998">64, 0, 64, 0</column>
<column name="graph_pred_linear_bias_fixed_read_reg_8953">64, 0, 64, 0</column>
<column name="graph_pred_linear_weight_fixed_read_reg_8958">64, 0, 64, 0</column>
<column name="grp_compute_CONV_layer_fu_4566_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_node_embedding_fu_8630_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_global_graph_prediction_fu_8643_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_global_mean_pooling_fu_8621_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_graph_fu_8604_ap_start_reg">1, 0, 1, 0</column>
<column name="i_3_reg_4499">8, 0, 8, 0</column>
<column name="i_4_reg_4532">7, 0, 7, 0</column>
<column name="i_reg_4464">3, 0, 3, 0</column>
<column name="i_reg_4464_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="icmp_ln392_reg_9029">1, 0, 1, 0</column>
<column name="icmp_ln392_reg_9029_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln398_reg_9060">1, 0, 1, 0</column>
<column name="icmp_ln398_reg_9060_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln403_reg_9080">1, 0, 1, 0</column>
<column name="icmp_ln409_reg_9125">1, 0, 1, 0</column>
<column name="indvar_flatten7_reg_4521">15, 0, 15, 0</column>
<column name="indvar_flatten_reg_4488">16, 0, 16, 0</column>
<column name="layer_1_reg_9179">3, 0, 3, 0</column>
<column name="layer_reg_4554">3, 0, 3, 0</column>
<column name="mem_addr_6_read_reg_9050">32, 0, 32, 0</column>
<column name="mem_addr_7_read_reg_9064">32, 0, 32, 0</column>
<column name="mem_addr_7_reg_9044">64, 0, 64, 0</column>
<column name="mem_addr_8_read_reg_9109">32, 0, 32, 0</column>
<column name="mem_addr_9_read_reg_9154">32, 0, 32, 0</column>
<column name="mem_addr_read_reg_9033">32, 0, 32, 0</column>
<column name="mem_addr_reg_9018">64, 0, 64, 0</column>
<column name="node_feature_in_read_reg_9013">64, 0, 64, 0</column>
<column name="num_of_edges_reg_9173">32, 0, 32, 0</column>
<column name="num_of_nodes_reg_9165">32, 0, 32, 0</column>
<column name="select_ln403_1_reg_9089">8, 0, 8, 0</column>
<column name="select_ln403_reg_9084">9, 0, 9, 0</column>
<column name="select_ln403_reg_9084_pp2_iter1_reg">9, 0, 9, 0</column>
<column name="select_ln409_1_reg_9134">7, 0, 7, 0</column>
<column name="select_ln409_reg_9129">9, 0, 9, 0</column>
<column name="select_ln409_reg_9129_pp3_iter1_reg">9, 0, 9, 0</column>
<column name="task_read_reg_8993">64, 0, 64, 0</column>
<column name="icmp_ln403_reg_9080">64, 32, 1, 0</column>
<column name="icmp_ln409_reg_9125">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, GIN_compute_one_graph, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, GIN_compute_one_graph, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, GIN_compute_one_graph, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
