
rcv_band_sw_freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000111a8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002644  08011348  08011348  00021348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801398c  0801398c  000301f0  2**0
                  CONTENTS
  4 .ARM          00000008  0801398c  0801398c  0002398c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013994  08013994  000301f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013994  08013994  00023994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013998  08013998  00023998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0801399c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001cd68  200001f0  08013b8c  000301f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  2001cf58  08013b8c  0003cf58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029090  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000670d  00000000  00000000  000592b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002048  00000000  00000000  0005f9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001d80  00000000  00000000  00061a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f4dd  00000000  00000000  00063788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b7fd  00000000  00000000  00082c65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5501  00000000  00000000  000ae462  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00153963  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000089f8  00000000  00000000  001539b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08011330 	.word	0x08011330

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08011330 	.word	0x08011330

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	; 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_d2uiz>:
 800085c:	004a      	lsls	r2, r1, #1
 800085e:	d211      	bcs.n	8000884 <__aeabi_d2uiz+0x28>
 8000860:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000864:	d211      	bcs.n	800088a <__aeabi_d2uiz+0x2e>
 8000866:	d50d      	bpl.n	8000884 <__aeabi_d2uiz+0x28>
 8000868:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800086c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000870:	d40e      	bmi.n	8000890 <__aeabi_d2uiz+0x34>
 8000872:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000876:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800087a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800087e:	fa23 f002 	lsr.w	r0, r3, r2
 8000882:	4770      	bx	lr
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	4770      	bx	lr
 800088a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800088e:	d102      	bne.n	8000896 <__aeabi_d2uiz+0x3a>
 8000890:	f04f 30ff 	mov.w	r0, #4294967295
 8000894:	4770      	bx	lr
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	4770      	bx	lr

0800089c <__aeabi_uldivmod>:
 800089c:	b953      	cbnz	r3, 80008b4 <__aeabi_uldivmod+0x18>
 800089e:	b94a      	cbnz	r2, 80008b4 <__aeabi_uldivmod+0x18>
 80008a0:	2900      	cmp	r1, #0
 80008a2:	bf08      	it	eq
 80008a4:	2800      	cmpeq	r0, #0
 80008a6:	bf1c      	itt	ne
 80008a8:	f04f 31ff 	movne.w	r1, #4294967295
 80008ac:	f04f 30ff 	movne.w	r0, #4294967295
 80008b0:	f000 b974 	b.w	8000b9c <__aeabi_idiv0>
 80008b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008bc:	f000 f806 	bl	80008cc <__udivmoddi4>
 80008c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008c8:	b004      	add	sp, #16
 80008ca:	4770      	bx	lr

080008cc <__udivmoddi4>:
 80008cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008d0:	9d08      	ldr	r5, [sp, #32]
 80008d2:	4604      	mov	r4, r0
 80008d4:	468e      	mov	lr, r1
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d14d      	bne.n	8000976 <__udivmoddi4+0xaa>
 80008da:	428a      	cmp	r2, r1
 80008dc:	4694      	mov	ip, r2
 80008de:	d969      	bls.n	80009b4 <__udivmoddi4+0xe8>
 80008e0:	fab2 f282 	clz	r2, r2
 80008e4:	b152      	cbz	r2, 80008fc <__udivmoddi4+0x30>
 80008e6:	fa01 f302 	lsl.w	r3, r1, r2
 80008ea:	f1c2 0120 	rsb	r1, r2, #32
 80008ee:	fa20 f101 	lsr.w	r1, r0, r1
 80008f2:	fa0c fc02 	lsl.w	ip, ip, r2
 80008f6:	ea41 0e03 	orr.w	lr, r1, r3
 80008fa:	4094      	lsls	r4, r2
 80008fc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000900:	0c21      	lsrs	r1, r4, #16
 8000902:	fbbe f6f8 	udiv	r6, lr, r8
 8000906:	fa1f f78c 	uxth.w	r7, ip
 800090a:	fb08 e316 	mls	r3, r8, r6, lr
 800090e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000912:	fb06 f107 	mul.w	r1, r6, r7
 8000916:	4299      	cmp	r1, r3
 8000918:	d90a      	bls.n	8000930 <__udivmoddi4+0x64>
 800091a:	eb1c 0303 	adds.w	r3, ip, r3
 800091e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000922:	f080 811f 	bcs.w	8000b64 <__udivmoddi4+0x298>
 8000926:	4299      	cmp	r1, r3
 8000928:	f240 811c 	bls.w	8000b64 <__udivmoddi4+0x298>
 800092c:	3e02      	subs	r6, #2
 800092e:	4463      	add	r3, ip
 8000930:	1a5b      	subs	r3, r3, r1
 8000932:	b2a4      	uxth	r4, r4
 8000934:	fbb3 f0f8 	udiv	r0, r3, r8
 8000938:	fb08 3310 	mls	r3, r8, r0, r3
 800093c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000940:	fb00 f707 	mul.w	r7, r0, r7
 8000944:	42a7      	cmp	r7, r4
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x92>
 8000948:	eb1c 0404 	adds.w	r4, ip, r4
 800094c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000950:	f080 810a 	bcs.w	8000b68 <__udivmoddi4+0x29c>
 8000954:	42a7      	cmp	r7, r4
 8000956:	f240 8107 	bls.w	8000b68 <__udivmoddi4+0x29c>
 800095a:	4464      	add	r4, ip
 800095c:	3802      	subs	r0, #2
 800095e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000962:	1be4      	subs	r4, r4, r7
 8000964:	2600      	movs	r6, #0
 8000966:	b11d      	cbz	r5, 8000970 <__udivmoddi4+0xa4>
 8000968:	40d4      	lsrs	r4, r2
 800096a:	2300      	movs	r3, #0
 800096c:	e9c5 4300 	strd	r4, r3, [r5]
 8000970:	4631      	mov	r1, r6
 8000972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000976:	428b      	cmp	r3, r1
 8000978:	d909      	bls.n	800098e <__udivmoddi4+0xc2>
 800097a:	2d00      	cmp	r5, #0
 800097c:	f000 80ef 	beq.w	8000b5e <__udivmoddi4+0x292>
 8000980:	2600      	movs	r6, #0
 8000982:	e9c5 0100 	strd	r0, r1, [r5]
 8000986:	4630      	mov	r0, r6
 8000988:	4631      	mov	r1, r6
 800098a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098e:	fab3 f683 	clz	r6, r3
 8000992:	2e00      	cmp	r6, #0
 8000994:	d14a      	bne.n	8000a2c <__udivmoddi4+0x160>
 8000996:	428b      	cmp	r3, r1
 8000998:	d302      	bcc.n	80009a0 <__udivmoddi4+0xd4>
 800099a:	4282      	cmp	r2, r0
 800099c:	f200 80f9 	bhi.w	8000b92 <__udivmoddi4+0x2c6>
 80009a0:	1a84      	subs	r4, r0, r2
 80009a2:	eb61 0303 	sbc.w	r3, r1, r3
 80009a6:	2001      	movs	r0, #1
 80009a8:	469e      	mov	lr, r3
 80009aa:	2d00      	cmp	r5, #0
 80009ac:	d0e0      	beq.n	8000970 <__udivmoddi4+0xa4>
 80009ae:	e9c5 4e00 	strd	r4, lr, [r5]
 80009b2:	e7dd      	b.n	8000970 <__udivmoddi4+0xa4>
 80009b4:	b902      	cbnz	r2, 80009b8 <__udivmoddi4+0xec>
 80009b6:	deff      	udf	#255	; 0xff
 80009b8:	fab2 f282 	clz	r2, r2
 80009bc:	2a00      	cmp	r2, #0
 80009be:	f040 8092 	bne.w	8000ae6 <__udivmoddi4+0x21a>
 80009c2:	eba1 010c 	sub.w	r1, r1, ip
 80009c6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009ca:	fa1f fe8c 	uxth.w	lr, ip
 80009ce:	2601      	movs	r6, #1
 80009d0:	0c20      	lsrs	r0, r4, #16
 80009d2:	fbb1 f3f7 	udiv	r3, r1, r7
 80009d6:	fb07 1113 	mls	r1, r7, r3, r1
 80009da:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009de:	fb0e f003 	mul.w	r0, lr, r3
 80009e2:	4288      	cmp	r0, r1
 80009e4:	d908      	bls.n	80009f8 <__udivmoddi4+0x12c>
 80009e6:	eb1c 0101 	adds.w	r1, ip, r1
 80009ea:	f103 38ff 	add.w	r8, r3, #4294967295
 80009ee:	d202      	bcs.n	80009f6 <__udivmoddi4+0x12a>
 80009f0:	4288      	cmp	r0, r1
 80009f2:	f200 80cb 	bhi.w	8000b8c <__udivmoddi4+0x2c0>
 80009f6:	4643      	mov	r3, r8
 80009f8:	1a09      	subs	r1, r1, r0
 80009fa:	b2a4      	uxth	r4, r4
 80009fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a00:	fb07 1110 	mls	r1, r7, r0, r1
 8000a04:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a08:	fb0e fe00 	mul.w	lr, lr, r0
 8000a0c:	45a6      	cmp	lr, r4
 8000a0e:	d908      	bls.n	8000a22 <__udivmoddi4+0x156>
 8000a10:	eb1c 0404 	adds.w	r4, ip, r4
 8000a14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a18:	d202      	bcs.n	8000a20 <__udivmoddi4+0x154>
 8000a1a:	45a6      	cmp	lr, r4
 8000a1c:	f200 80bb 	bhi.w	8000b96 <__udivmoddi4+0x2ca>
 8000a20:	4608      	mov	r0, r1
 8000a22:	eba4 040e 	sub.w	r4, r4, lr
 8000a26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a2a:	e79c      	b.n	8000966 <__udivmoddi4+0x9a>
 8000a2c:	f1c6 0720 	rsb	r7, r6, #32
 8000a30:	40b3      	lsls	r3, r6
 8000a32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a3a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a3e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a42:	431c      	orrs	r4, r3
 8000a44:	40f9      	lsrs	r1, r7
 8000a46:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a4a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a4e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a52:	0c20      	lsrs	r0, r4, #16
 8000a54:	fa1f fe8c 	uxth.w	lr, ip
 8000a58:	fb09 1118 	mls	r1, r9, r8, r1
 8000a5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a60:	fb08 f00e 	mul.w	r0, r8, lr
 8000a64:	4288      	cmp	r0, r1
 8000a66:	fa02 f206 	lsl.w	r2, r2, r6
 8000a6a:	d90b      	bls.n	8000a84 <__udivmoddi4+0x1b8>
 8000a6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a74:	f080 8088 	bcs.w	8000b88 <__udivmoddi4+0x2bc>
 8000a78:	4288      	cmp	r0, r1
 8000a7a:	f240 8085 	bls.w	8000b88 <__udivmoddi4+0x2bc>
 8000a7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a82:	4461      	add	r1, ip
 8000a84:	1a09      	subs	r1, r1, r0
 8000a86:	b2a4      	uxth	r4, r4
 8000a88:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a8c:	fb09 1110 	mls	r1, r9, r0, r1
 8000a90:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a98:	458e      	cmp	lr, r1
 8000a9a:	d908      	bls.n	8000aae <__udivmoddi4+0x1e2>
 8000a9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000aa0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000aa4:	d26c      	bcs.n	8000b80 <__udivmoddi4+0x2b4>
 8000aa6:	458e      	cmp	lr, r1
 8000aa8:	d96a      	bls.n	8000b80 <__udivmoddi4+0x2b4>
 8000aaa:	3802      	subs	r0, #2
 8000aac:	4461      	add	r1, ip
 8000aae:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ab2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ab6:	eba1 010e 	sub.w	r1, r1, lr
 8000aba:	42a1      	cmp	r1, r4
 8000abc:	46c8      	mov	r8, r9
 8000abe:	46a6      	mov	lr, r4
 8000ac0:	d356      	bcc.n	8000b70 <__udivmoddi4+0x2a4>
 8000ac2:	d053      	beq.n	8000b6c <__udivmoddi4+0x2a0>
 8000ac4:	b15d      	cbz	r5, 8000ade <__udivmoddi4+0x212>
 8000ac6:	ebb3 0208 	subs.w	r2, r3, r8
 8000aca:	eb61 010e 	sbc.w	r1, r1, lr
 8000ace:	fa01 f707 	lsl.w	r7, r1, r7
 8000ad2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ad6:	40f1      	lsrs	r1, r6
 8000ad8:	431f      	orrs	r7, r3
 8000ada:	e9c5 7100 	strd	r7, r1, [r5]
 8000ade:	2600      	movs	r6, #0
 8000ae0:	4631      	mov	r1, r6
 8000ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae6:	f1c2 0320 	rsb	r3, r2, #32
 8000aea:	40d8      	lsrs	r0, r3
 8000aec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000af0:	fa21 f303 	lsr.w	r3, r1, r3
 8000af4:	4091      	lsls	r1, r2
 8000af6:	4301      	orrs	r1, r0
 8000af8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000afc:	fa1f fe8c 	uxth.w	lr, ip
 8000b00:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b04:	fb07 3610 	mls	r6, r7, r0, r3
 8000b08:	0c0b      	lsrs	r3, r1, #16
 8000b0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b0e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b12:	429e      	cmp	r6, r3
 8000b14:	fa04 f402 	lsl.w	r4, r4, r2
 8000b18:	d908      	bls.n	8000b2c <__udivmoddi4+0x260>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b22:	d22f      	bcs.n	8000b84 <__udivmoddi4+0x2b8>
 8000b24:	429e      	cmp	r6, r3
 8000b26:	d92d      	bls.n	8000b84 <__udivmoddi4+0x2b8>
 8000b28:	3802      	subs	r0, #2
 8000b2a:	4463      	add	r3, ip
 8000b2c:	1b9b      	subs	r3, r3, r6
 8000b2e:	b289      	uxth	r1, r1
 8000b30:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b34:	fb07 3316 	mls	r3, r7, r6, r3
 8000b38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b3c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b40:	428b      	cmp	r3, r1
 8000b42:	d908      	bls.n	8000b56 <__udivmoddi4+0x28a>
 8000b44:	eb1c 0101 	adds.w	r1, ip, r1
 8000b48:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b4c:	d216      	bcs.n	8000b7c <__udivmoddi4+0x2b0>
 8000b4e:	428b      	cmp	r3, r1
 8000b50:	d914      	bls.n	8000b7c <__udivmoddi4+0x2b0>
 8000b52:	3e02      	subs	r6, #2
 8000b54:	4461      	add	r1, ip
 8000b56:	1ac9      	subs	r1, r1, r3
 8000b58:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b5c:	e738      	b.n	80009d0 <__udivmoddi4+0x104>
 8000b5e:	462e      	mov	r6, r5
 8000b60:	4628      	mov	r0, r5
 8000b62:	e705      	b.n	8000970 <__udivmoddi4+0xa4>
 8000b64:	4606      	mov	r6, r0
 8000b66:	e6e3      	b.n	8000930 <__udivmoddi4+0x64>
 8000b68:	4618      	mov	r0, r3
 8000b6a:	e6f8      	b.n	800095e <__udivmoddi4+0x92>
 8000b6c:	454b      	cmp	r3, r9
 8000b6e:	d2a9      	bcs.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b70:	ebb9 0802 	subs.w	r8, r9, r2
 8000b74:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b78:	3801      	subs	r0, #1
 8000b7a:	e7a3      	b.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b7c:	4646      	mov	r6, r8
 8000b7e:	e7ea      	b.n	8000b56 <__udivmoddi4+0x28a>
 8000b80:	4620      	mov	r0, r4
 8000b82:	e794      	b.n	8000aae <__udivmoddi4+0x1e2>
 8000b84:	4640      	mov	r0, r8
 8000b86:	e7d1      	b.n	8000b2c <__udivmoddi4+0x260>
 8000b88:	46d0      	mov	r8, sl
 8000b8a:	e77b      	b.n	8000a84 <__udivmoddi4+0x1b8>
 8000b8c:	3b02      	subs	r3, #2
 8000b8e:	4461      	add	r1, ip
 8000b90:	e732      	b.n	80009f8 <__udivmoddi4+0x12c>
 8000b92:	4630      	mov	r0, r6
 8000b94:	e709      	b.n	80009aa <__udivmoddi4+0xde>
 8000b96:	4464      	add	r4, ip
 8000b98:	3802      	subs	r0, #2
 8000b9a:	e742      	b.n	8000a22 <__udivmoddi4+0x156>

08000b9c <__aeabi_idiv0>:
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <ARGB_Init>:
/**
 * @brief Init timer & prescalers
 * @param none
 * @return #ARGB_STATE enum
 */
ARGB_STATE ARGB_Init(void) {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
#ifdef APB1
    APBfq = HAL_RCC_GetPCLK1Freq();
    APBfq *= (RCC->CFGR & RCC_CFGR_PPRE1) == 0 ? 1 : 2;
#endif
#ifdef APB2
    APBfq = HAL_RCC_GetPCLK2Freq();
 8000ba6:	f005 fa79 	bl	800609c <HAL_RCC_GetPCLK2Freq>
 8000baa:	6078      	str	r0, [r7, #4]
    APBfq *= (RCC->CFGR & RCC_CFGR_PPRE2) == 0 ? 1 : 2;
 8000bac:	4b32      	ldr	r3, [pc, #200]	; (8000c78 <ARGB_Init+0xd8>)
 8000bae:	689b      	ldr	r3, [r3, #8]
 8000bb0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d101      	bne.n	8000bbc <ARGB_Init+0x1c>
 8000bb8:	2301      	movs	r3, #1
 8000bba:	e000      	b.n	8000bbe <ARGB_Init+0x1e>
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	fb02 f303 	mul.w	r3, r2, r3
 8000bc6:	607b      	str	r3, [r7, #4]
#endif
#ifdef WS2811S
    APBfq /= (uint32_t) (400 * 1000);  // 400 KHz - 2.5us
#else
    APBfq /= (uint32_t) (800 * 1000);  // 800 KHz - 1.25us
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	0a1b      	lsrs	r3, r3, #8
 8000bcc:	4a2b      	ldr	r2, [pc, #172]	; (8000c7c <ARGB_Init+0xdc>)
 8000bce:	fba2 2303 	umull	r2, r3, r2, r3
 8000bd2:	091b      	lsrs	r3, r3, #4
 8000bd4:	607b      	str	r3, [r7, #4]
#endif

    TIM_HANDLE.Instance->PSC = 0;                        // dummy hardcode now
 8000bd6:	4b2a      	ldr	r3, [pc, #168]	; (8000c80 <ARGB_Init+0xe0>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2200      	movs	r2, #0
 8000bdc:	629a      	str	r2, [r3, #40]	; 0x28
    TIM_HANDLE.Instance->ARR = (uint16_t) (APBfq - 1);   // set timer prescaler
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	b29b      	uxth	r3, r3
 8000be2:	3b01      	subs	r3, #1
 8000be4:	b29a      	uxth	r2, r3
 8000be6:	4b26      	ldr	r3, [pc, #152]	; (8000c80 <ARGB_Init+0xe0>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM_HANDLE.Instance->EGR = 1;                        // update timer registers
 8000bec:	4b24      	ldr	r3, [pc, #144]	; (8000c80 <ARGB_Init+0xe0>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	615a      	str	r2, [r3, #20]
#if defined(WS2811F) || defined(WS2811S)
    PWM_HI = (u8_t) (APBfq * 0.48) - 1;     // Log.1 - 48% - 0.60us/1.2us
    PWM_LO = (u8_t) (APBfq * 0.20) - 1;     // Log.0 - 20% - 0.25us/0.5us
#endif
#ifdef WS2812
    PWM_HI = (u8_t) (APBfq * 0.56) - 1;     // Log.1 - 56% - 0.70us
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f7ff fdb7 	bl	8000768 <__aeabi_ui2d>
 8000bfa:	a31b      	add	r3, pc, #108	; (adr r3, 8000c68 <ARGB_Init+0xc8>)
 8000bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c00:	f7ff fb46 	bl	8000290 <__aeabi_dmul>
 8000c04:	4602      	mov	r2, r0
 8000c06:	460b      	mov	r3, r1
 8000c08:	4610      	mov	r0, r2
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	f7ff fe26 	bl	800085c <__aeabi_d2uiz>
 8000c10:	4603      	mov	r3, r0
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	3b01      	subs	r3, #1
 8000c16:	b2da      	uxtb	r2, r3
 8000c18:	4b1a      	ldr	r3, [pc, #104]	; (8000c84 <ARGB_Init+0xe4>)
 8000c1a:	701a      	strb	r2, [r3, #0]
    PWM_LO = (u8_t) (APBfq * 0.28) - 1;     // Log.0 - 28% - 0.35us
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f7ff fda3 	bl	8000768 <__aeabi_ui2d>
 8000c22:	a313      	add	r3, pc, #76	; (adr r3, 8000c70 <ARGB_Init+0xd0>)
 8000c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c28:	f7ff fb32 	bl	8000290 <__aeabi_dmul>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	460b      	mov	r3, r1
 8000c30:	4610      	mov	r0, r2
 8000c32:	4619      	mov	r1, r3
 8000c34:	f7ff fe12 	bl	800085c <__aeabi_d2uiz>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	3b01      	subs	r3, #1
 8000c3e:	b2da      	uxtb	r2, r3
 8000c40:	4b11      	ldr	r3, [pc, #68]	; (8000c88 <ARGB_Init+0xe8>)
 8000c42:	701a      	strb	r2, [r3, #0]
//#if INV_SIGNAL
//    TIM_POINTER->CCER |= TIM_CCER_CC2P; // set inv ch bit
//#else
//    TIM_POINTER->CCER &= ~TIM_CCER_CC2P;
//#endif
    ARGB_LOC_ST = ARGB_READY; // Set Ready Flag
 8000c44:	4b11      	ldr	r3, [pc, #68]	; (8000c8c <ARGB_Init+0xec>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	701a      	strb	r2, [r3, #0]
    TIM_CCxChannelCmd(TIM_HANDLE.Instance, TIM_CH, TIM_CCx_ENABLE); // Enable GPIO to IDLE state
 8000c4a:	4b0d      	ldr	r3, [pc, #52]	; (8000c80 <ARGB_Init+0xe0>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2201      	movs	r2, #1
 8000c50:	2108      	movs	r1, #8
 8000c52:	4618      	mov	r0, r3
 8000c54:	f008 fa04 	bl	8009060 <TIM_CCxChannelCmd>
    HAL_Delay(1); // Make some delay
 8000c58:	2001      	movs	r0, #1
 8000c5a:	f002 f8ad 	bl	8002db8 <HAL_Delay>
    return ARGB_OK;
 8000c5e:	2302      	movs	r3, #2
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	1eb851ec 	.word	0x1eb851ec
 8000c6c:	3fe1eb85 	.word	0x3fe1eb85
 8000c70:	1eb851ec 	.word	0x1eb851ec
 8000c74:	3fd1eb85 	.word	0x3fd1eb85
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	014f8b59 	.word	0x014f8b59
 8000c80:	20001468 	.word	0x20001468
 8000c84:	2000020c 	.word	0x2000020c
 8000c88:	2000020d 	.word	0x2000020d
 8000c8c:	200002d6 	.word	0x200002d6

08000c90 <ARGB_Clear>:
 * @brief Fill ALL LEDs with (0,0,0)
 * @param none
 * @note Update strip after that
 * @return #ARGB_STATE enum
 */
ARGB_STATE ARGB_Clear(void) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
    ARGB_FillRGB(0, 0, 0);
 8000c94:	2200      	movs	r2, #0
 8000c96:	2100      	movs	r1, #0
 8000c98:	2000      	movs	r0, #0
 8000c9a:	f000 f873 	bl	8000d84 <ARGB_FillRGB>
#ifdef SK6812
    ARGB_FillWhite(0);
#endif
    return ARGB_OK;
 8000c9e:	2302      	movs	r3, #2
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <ARGB_SetRGB>:
 * @param[in] r Red component   [0..255]
 * @param[in] g Green component [0..255]
 * @param[in] b Blue component  [0..255]
 * @return #ARGB_STATE enum
 */
ARGB_STATE ARGB_SetRGB(u16_t i, u8_t r, u8_t g, u8_t b) {
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4604      	mov	r4, r0
 8000cac:	4608      	mov	r0, r1
 8000cae:	4611      	mov	r1, r2
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4623      	mov	r3, r4
 8000cb4:	80fb      	strh	r3, [r7, #6]
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	717b      	strb	r3, [r7, #5]
 8000cba:	460b      	mov	r3, r1
 8000cbc:	713b      	strb	r3, [r7, #4]
 8000cbe:	4613      	mov	r3, r2
 8000cc0:	70fb      	strb	r3, [r7, #3]
    // overflow protection
    if (i >= NUM_PIXELS) {
 8000cc2:	88fb      	ldrh	r3, [r7, #6]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d005      	beq.n	8000cd4 <ARGB_SetRGB+0x30>
        u16_t _i = i / NUM_PIXELS;
 8000cc8:	88fb      	ldrh	r3, [r7, #6]
 8000cca:	81fb      	strh	r3, [r7, #14]
        i -= _i * NUM_PIXELS;
 8000ccc:	88fa      	ldrh	r2, [r7, #6]
 8000cce:	89fb      	ldrh	r3, [r7, #14]
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	80fb      	strh	r3, [r7, #6]
    }

    // set brightness
    r /= 256 / ((u16_t) ARGB_BR + 1);
 8000cd4:	4b29      	ldr	r3, [pc, #164]	; (8000d7c <ARGB_SetRGB+0xd8>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	3301      	adds	r3, #1
 8000cdc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ce0:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ce4:	797a      	ldrb	r2, [r7, #5]
 8000ce6:	fb92 f3f3 	sdiv	r3, r2, r3
 8000cea:	717b      	strb	r3, [r7, #5]
    g /= 256 / ((u16_t) ARGB_BR + 1);
 8000cec:	4b23      	ldr	r3, [pc, #140]	; (8000d7c <ARGB_SetRGB+0xd8>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cf8:	fb92 f3f3 	sdiv	r3, r2, r3
 8000cfc:	793a      	ldrb	r2, [r7, #4]
 8000cfe:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d02:	713b      	strb	r3, [r7, #4]
    b /= 256 / ((u16_t) ARGB_BR + 1);
 8000d04:	4b1d      	ldr	r3, [pc, #116]	; (8000d7c <ARGB_SetRGB+0xd8>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d10:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d14:	78fa      	ldrb	r2, [r7, #3]
 8000d16:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d1a:	70fb      	strb	r3, [r7, #3]

#if USE_GAMMA_CORRECTION
    g = scale8(g, 0xB0);
 8000d1c:	793b      	ldrb	r3, [r7, #4]
 8000d1e:	21b0      	movs	r1, #176	; 0xb0
 8000d20:	4618      	mov	r0, r3
 8000d22:	f000 f9cb 	bl	80010bc <scale8>
 8000d26:	4603      	mov	r3, r0
 8000d28:	713b      	strb	r3, [r7, #4]
    b = scale8(b, 0xF0);
 8000d2a:	78fb      	ldrb	r3, [r7, #3]
 8000d2c:	21f0      	movs	r1, #240	; 0xf0
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f000 f9c4 	bl	80010bc <scale8>
 8000d34:	4603      	mov	r3, r0
 8000d36:	70fb      	strb	r3, [r7, #3]
#if defined(SK6812) || defined(WS2811F) || defined(WS2811S)
    const u8_t subp1 = r;
    const u8_t subp2 = g;
    const u8_t subp3 = b;
#else
    const u8_t subp1 = g;
 8000d38:	793b      	ldrb	r3, [r7, #4]
 8000d3a:	737b      	strb	r3, [r7, #13]
    const u8_t subp2 = r;
 8000d3c:	797b      	ldrb	r3, [r7, #5]
 8000d3e:	733b      	strb	r3, [r7, #12]
    const u8_t subp3 = b;
 8000d40:	78fb      	ldrb	r3, [r7, #3]
 8000d42:	72fb      	strb	r3, [r7, #11]
#ifdef SK6812
    RGB_BUF[4 * i] = subp1;     // subpixel 1
    RGB_BUF[4 * i + 1] = subp2; // subpixel 2
    RGB_BUF[4 * i + 2] = subp3; // subpixel 3
#else
    RGB_BUF[3 * i] = subp1;     // subpixel 1
 8000d44:	88fa      	ldrh	r2, [r7, #6]
 8000d46:	4613      	mov	r3, r2
 8000d48:	005b      	lsls	r3, r3, #1
 8000d4a:	4413      	add	r3, r2
 8000d4c:	490c      	ldr	r1, [pc, #48]	; (8000d80 <ARGB_SetRGB+0xdc>)
 8000d4e:	7b7a      	ldrb	r2, [r7, #13]
 8000d50:	54ca      	strb	r2, [r1, r3]
    RGB_BUF[3 * i + 1] = subp2; // subpixel 2
 8000d52:	88fa      	ldrh	r2, [r7, #6]
 8000d54:	4613      	mov	r3, r2
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	4413      	add	r3, r2
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	4908      	ldr	r1, [pc, #32]	; (8000d80 <ARGB_SetRGB+0xdc>)
 8000d5e:	7b3a      	ldrb	r2, [r7, #12]
 8000d60:	54ca      	strb	r2, [r1, r3]
    RGB_BUF[3 * i + 2] = subp3; // subpixel 3
 8000d62:	88fa      	ldrh	r2, [r7, #6]
 8000d64:	4613      	mov	r3, r2
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	4413      	add	r3, r2
 8000d6a:	3302      	adds	r3, #2
 8000d6c:	4904      	ldr	r1, [pc, #16]	; (8000d80 <ARGB_SetRGB+0xdc>)
 8000d6e:	7afa      	ldrb	r2, [r7, #11]
 8000d70:	54ca      	strb	r2, [r1, r3]
#endif
    return ARGB_OK;
 8000d72:	2302      	movs	r3, #2
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3714      	adds	r7, #20
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd90      	pop	{r4, r7, pc}
 8000d7c:	20000000 	.word	0x20000000
 8000d80:	20000210 	.word	0x20000210

08000d84 <ARGB_FillRGB>:
 * @param[in] r Red component   [0..255]
 * @param[in] g Green component [0..255]
 * @param[in] b Blue component  [0..255]
 * @return #ARGB_STATE enum
 */
ARGB_STATE ARGB_FillRGB(u8_t r, u8_t g, u8_t b) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
 8000d8e:	460b      	mov	r3, r1
 8000d90:	71bb      	strb	r3, [r7, #6]
 8000d92:	4613      	mov	r3, r2
 8000d94:	717b      	strb	r3, [r7, #5]
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 8000d96:	2300      	movs	r3, #0
 8000d98:	81fb      	strh	r3, [r7, #14]
 8000d9a:	e00b      	b.n	8000db4 <ARGB_FillRGB+0x30>
        ARGB_SetRGB(i, r, g, b);
 8000d9c:	89fb      	ldrh	r3, [r7, #14]
 8000d9e:	b298      	uxth	r0, r3
 8000da0:	797b      	ldrb	r3, [r7, #5]
 8000da2:	79ba      	ldrb	r2, [r7, #6]
 8000da4:	79f9      	ldrb	r1, [r7, #7]
 8000da6:	f7ff ff7d 	bl	8000ca4 <ARGB_SetRGB>
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 8000daa:	89fb      	ldrh	r3, [r7, #14]
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	3301      	adds	r3, #1
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	81fb      	strh	r3, [r7, #14]
 8000db4:	89fb      	ldrh	r3, [r7, #14]
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d0ef      	beq.n	8000d9c <ARGB_FillRGB+0x18>
    return ARGB_OK;
 8000dbc:	2302      	movs	r3, #2
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3710      	adds	r7, #16
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
	...

08000dc8 <ARGB_Show>:
/**
 * @brief Update strip
 * @param none
 * @return #ARGB_STATE enum
 */
ARGB_STATE ARGB_Show(void) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
    ARGB_LOC_ST = ARGB_BUSY;
 8000dce:	4b9d      	ldr	r3, [pc, #628]	; (8001044 <ARGB_Show+0x27c>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	701a      	strb	r2, [r3, #0]
    if (BUF_COUNTER != 0 || DMA_HANDLE.State != HAL_DMA_STATE_READY) {
 8000dd4:	4b9c      	ldr	r3, [pc, #624]	; (8001048 <ARGB_Show+0x280>)
 8000dd6:	881b      	ldrh	r3, [r3, #0]
 8000dd8:	b29b      	uxth	r3, r3
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d105      	bne.n	8000dea <ARGB_Show+0x22>
 8000dde:	4b9b      	ldr	r3, [pc, #620]	; (800104c <ARGB_Show+0x284>)
 8000de0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d001      	beq.n	8000dee <ARGB_Show+0x26>
        return ARGB_BUSY;
 8000dea:	2300      	movs	r3, #0
 8000dec:	e15e      	b.n	80010ac <ARGB_Show+0x2e4>
    } else {
        for (volatile u8_t i = 0; i < 8; i++) {
 8000dee:	2300      	movs	r3, #0
 8000df0:	71fb      	strb	r3, [r7, #7]
 8000df2:	e0a6      	b.n	8000f42 <ARGB_Show+0x17a>
            // set first transfer from first values
            PWM_BUF[i] = (((RGB_BUF[0] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8000df4:	4b96      	ldr	r3, [pc, #600]	; (8001050 <ARGB_Show+0x288>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	dd04      	ble.n	8000e16 <ARGB_Show+0x4e>
 8000e0c:	4b91      	ldr	r3, [pc, #580]	; (8001054 <ARGB_Show+0x28c>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	461a      	mov	r2, r3
 8000e14:	e003      	b.n	8000e1e <ARGB_Show+0x56>
 8000e16:	4b90      	ldr	r3, [pc, #576]	; (8001058 <ARGB_Show+0x290>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	4619      	mov	r1, r3
 8000e24:	4b8d      	ldr	r3, [pc, #564]	; (800105c <ARGB_Show+0x294>)
 8000e26:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            PWM_BUF[i + 8] = (((RGB_BUF[1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8000e2a:	4b89      	ldr	r3, [pc, #548]	; (8001050 <ARGB_Show+0x288>)
 8000e2c:	785b      	ldrb	r3, [r3, #1]
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	461a      	mov	r2, r3
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	dd04      	ble.n	8000e4c <ARGB_Show+0x84>
 8000e42:	4b84      	ldr	r3, [pc, #528]	; (8001054 <ARGB_Show+0x28c>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	4619      	mov	r1, r3
 8000e4a:	e003      	b.n	8000e54 <ARGB_Show+0x8c>
 8000e4c:	4b82      	ldr	r3, [pc, #520]	; (8001058 <ARGB_Show+0x290>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	4619      	mov	r1, r3
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	3308      	adds	r3, #8
 8000e5a:	4a80      	ldr	r2, [pc, #512]	; (800105c <ARGB_Show+0x294>)
 8000e5c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 16] = (((RGB_BUF[2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8000e60:	4b7b      	ldr	r3, [pc, #492]	; (8001050 <ARGB_Show+0x288>)
 8000e62:	789b      	ldrb	r3, [r3, #2]
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	461a      	mov	r2, r3
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	dd04      	ble.n	8000e82 <ARGB_Show+0xba>
 8000e78:	4b76      	ldr	r3, [pc, #472]	; (8001054 <ARGB_Show+0x28c>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	4619      	mov	r1, r3
 8000e80:	e003      	b.n	8000e8a <ARGB_Show+0xc2>
 8000e82:	4b75      	ldr	r3, [pc, #468]	; (8001058 <ARGB_Show+0x290>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	4619      	mov	r1, r3
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	3310      	adds	r3, #16
 8000e90:	4a72      	ldr	r2, [pc, #456]	; (800105c <ARGB_Show+0x294>)
 8000e92:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 24] = (((RGB_BUF[3] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8000e96:	4b6e      	ldr	r3, [pc, #440]	; (8001050 <ARGB_Show+0x288>)
 8000e98:	78db      	ldrb	r3, [r3, #3]
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	dd04      	ble.n	8000eb8 <ARGB_Show+0xf0>
 8000eae:	4b69      	ldr	r3, [pc, #420]	; (8001054 <ARGB_Show+0x28c>)
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	e003      	b.n	8000ec0 <ARGB_Show+0xf8>
 8000eb8:	4b67      	ldr	r3, [pc, #412]	; (8001058 <ARGB_Show+0x290>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	3318      	adds	r3, #24
 8000ec6:	4a65      	ldr	r2, [pc, #404]	; (800105c <ARGB_Show+0x294>)
 8000ec8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 32] = (((RGB_BUF[4] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8000ecc:	4b60      	ldr	r3, [pc, #384]	; (8001050 <ARGB_Show+0x288>)
 8000ece:	791b      	ldrb	r3, [r3, #4]
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	dd04      	ble.n	8000eee <ARGB_Show+0x126>
 8000ee4:	4b5b      	ldr	r3, [pc, #364]	; (8001054 <ARGB_Show+0x28c>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	4619      	mov	r1, r3
 8000eec:	e003      	b.n	8000ef6 <ARGB_Show+0x12e>
 8000eee:	4b5a      	ldr	r3, [pc, #360]	; (8001058 <ARGB_Show+0x290>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	3320      	adds	r3, #32
 8000efc:	4a57      	ldr	r2, [pc, #348]	; (800105c <ARGB_Show+0x294>)
 8000efe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 40] = (((RGB_BUF[5] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8000f02:	4b53      	ldr	r3, [pc, #332]	; (8001050 <ARGB_Show+0x288>)
 8000f04:	795b      	ldrb	r3, [r3, #5]
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	461a      	mov	r2, r3
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	dd04      	ble.n	8000f24 <ARGB_Show+0x15c>
 8000f1a:	4b4e      	ldr	r3, [pc, #312]	; (8001054 <ARGB_Show+0x28c>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	4619      	mov	r1, r3
 8000f22:	e003      	b.n	8000f2c <ARGB_Show+0x164>
 8000f24:	4b4c      	ldr	r3, [pc, #304]	; (8001058 <ARGB_Show+0x290>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	3328      	adds	r3, #40	; 0x28
 8000f32:	4a4a      	ldr	r2, [pc, #296]	; (800105c <ARGB_Show+0x294>)
 8000f34:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	71fb      	strb	r3, [r7, #7]
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2b07      	cmp	r3, #7
 8000f48:	f67f af54 	bls.w	8000df4 <ARGB_Show+0x2c>
#endif
        }

        //HAL_TIM_DMABurst_WriteStart(&TIM_HANDLE, TIM_DMABASE_ARR)

        HAL_StatusTypeDef DMA_Send_Stat = HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	73fb      	strb	r3, [r7, #15]
        while (DMA_Send_Stat != HAL_OK) {
 8000f50:	e0a4      	b.n	800109c <ARGB_Show+0x2d4>

            if (TIM_CHANNEL_STATE_GET(&TIM_HANDLE, TIM_CH) == HAL_TIM_CHANNEL_STATE_BUSY) {
 8000f52:	4b43      	ldr	r3, [pc, #268]	; (8001060 <ARGB_Show+0x298>)
 8000f54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d102      	bne.n	8000f64 <ARGB_Show+0x19c>
                DMA_Send_Stat = HAL_BUSY;
 8000f5e:	2302      	movs	r3, #2
 8000f60:	73fb      	strb	r3, [r7, #15]
                continue;
 8000f62:	e09b      	b.n	800109c <ARGB_Show+0x2d4>
            } else if (TIM_CHANNEL_STATE_GET(&TIM_HANDLE, TIM_CH) == HAL_TIM_CHANNEL_STATE_READY) {
 8000f64:	4b3e      	ldr	r3, [pc, #248]	; (8001060 <ARGB_Show+0x298>)
 8000f66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d11d      	bne.n	8000fac <ARGB_Show+0x1e4>
                TIM_CHANNEL_STATE_SET(&TIM_HANDLE, TIM_CH, HAL_TIM_CHANNEL_STATE_BUSY);
 8000f70:	4b3b      	ldr	r3, [pc, #236]	; (8001060 <ARGB_Show+0x298>)
 8000f72:	2202      	movs	r2, #2
 8000f74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
#elif TIM_CH == TIM_CHANNEL_4
#define ARGB_TIM_DMA_ID TIM_DMA_ID_CC4
#define ARGB_TIM_DMA_CC TIM_DMA_CC4
#define ARGB_TIM_CCR CCR4
#endif
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID]->XferCpltCallback = ARGB_TIM_DMADelayPulseCplt;
 8000f78:	4b39      	ldr	r3, [pc, #228]	; (8001060 <ARGB_Show+0x298>)
 8000f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f7c:	4a39      	ldr	r2, [pc, #228]	; (8001064 <ARGB_Show+0x29c>)
 8000f7e:	63da      	str	r2, [r3, #60]	; 0x3c
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID]->XferHalfCpltCallback = ARGB_TIM_DMADelayPulseHalfCplt;
 8000f80:	4b37      	ldr	r3, [pc, #220]	; (8001060 <ARGB_Show+0x298>)
 8000f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f84:	4a38      	ldr	r2, [pc, #224]	; (8001068 <ARGB_Show+0x2a0>)
 8000f86:	641a      	str	r2, [r3, #64]	; 0x40
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID]->XferErrorCallback = TIM_DMAError;
 8000f88:	4b35      	ldr	r3, [pc, #212]	; (8001060 <ARGB_Show+0x298>)
 8000f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f8c:	4a37      	ldr	r2, [pc, #220]	; (800106c <ARGB_Show+0x2a4>)
 8000f8e:	64da      	str	r2, [r3, #76]	; 0x4c
            if (HAL_DMA_Start_IT(TIM_HANDLE.hdma[ARGB_TIM_DMA_ID], (u32_t) PWM_BUF,
 8000f90:	4b33      	ldr	r3, [pc, #204]	; (8001060 <ARGB_Show+0x298>)
 8000f92:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000f94:	4931      	ldr	r1, [pc, #196]	; (800105c <ARGB_Show+0x294>)
                                 (u32_t) &TIM_HANDLE.Instance->ARGB_TIM_CCR,
 8000f96:	4b32      	ldr	r3, [pc, #200]	; (8001060 <ARGB_Show+0x298>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	333c      	adds	r3, #60	; 0x3c
            if (HAL_DMA_Start_IT(TIM_HANDLE.hdma[ARGB_TIM_DMA_ID], (u32_t) PWM_BUF,
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	2330      	movs	r3, #48	; 0x30
 8000fa0:	f002 fa5a 	bl	8003458 <HAL_DMA_Start_IT>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d006      	beq.n	8000fb8 <ARGB_Show+0x1f0>
 8000faa:	e002      	b.n	8000fb2 <ARGB_Show+0x1ea>
                DMA_Send_Stat = HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	73fb      	strb	r3, [r7, #15]
                continue;
 8000fb0:	e074      	b.n	800109c <ARGB_Show+0x2d4>
                                 (u16_t) PWM_BUF_LEN) != HAL_OK) {
                DMA_Send_Stat = HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	73fb      	strb	r3, [r7, #15]
                continue;
 8000fb6:	e071      	b.n	800109c <ARGB_Show+0x2d4>
            }
            __HAL_TIM_ENABLE_DMA(&TIM_HANDLE, ARGB_TIM_DMA_CC);
 8000fb8:	4b29      	ldr	r3, [pc, #164]	; (8001060 <ARGB_Show+0x298>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	68da      	ldr	r2, [r3, #12]
 8000fbe:	4b28      	ldr	r3, [pc, #160]	; (8001060 <ARGB_Show+0x298>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000fc6:	60da      	str	r2, [r3, #12]
            if (IS_TIM_BREAK_INSTANCE(TIM_HANDLE.Instance) != RESET)
 8000fc8:	4b25      	ldr	r3, [pc, #148]	; (8001060 <ARGB_Show+0x298>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a28      	ldr	r2, [pc, #160]	; (8001070 <ARGB_Show+0x2a8>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d107      	bne.n	8000fe2 <ARGB_Show+0x21a>
                __HAL_TIM_MOE_ENABLE(&TIM_HANDLE);
 8000fd2:	4b23      	ldr	r3, [pc, #140]	; (8001060 <ARGB_Show+0x298>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fd8:	4b21      	ldr	r3, [pc, #132]	; (8001060 <ARGB_Show+0x298>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000fe0:	645a      	str	r2, [r3, #68]	; 0x44
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 8000fe2:	4b1f      	ldr	r3, [pc, #124]	; (8001060 <ARGB_Show+0x298>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a22      	ldr	r2, [pc, #136]	; (8001070 <ARGB_Show+0x2a8>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d018      	beq.n	800101e <ARGB_Show+0x256>
 8000fec:	4b1c      	ldr	r3, [pc, #112]	; (8001060 <ARGB_Show+0x298>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ff4:	d013      	beq.n	800101e <ARGB_Show+0x256>
 8000ff6:	4b1a      	ldr	r3, [pc, #104]	; (8001060 <ARGB_Show+0x298>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a1e      	ldr	r2, [pc, #120]	; (8001074 <ARGB_Show+0x2ac>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d00e      	beq.n	800101e <ARGB_Show+0x256>
 8001000:	4b17      	ldr	r3, [pc, #92]	; (8001060 <ARGB_Show+0x298>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a1c      	ldr	r2, [pc, #112]	; (8001078 <ARGB_Show+0x2b0>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d009      	beq.n	800101e <ARGB_Show+0x256>
 800100a:	4b15      	ldr	r3, [pc, #84]	; (8001060 <ARGB_Show+0x298>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a1b      	ldr	r2, [pc, #108]	; (800107c <ARGB_Show+0x2b4>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d004      	beq.n	800101e <ARGB_Show+0x256>
 8001014:	4b12      	ldr	r3, [pc, #72]	; (8001060 <ARGB_Show+0x298>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a19      	ldr	r2, [pc, #100]	; (8001080 <ARGB_Show+0x2b8>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d132      	bne.n	8001084 <ARGB_Show+0x2bc>
                u32_t tmpsmcr = TIM_HANDLE.Instance->SMCR & TIM_SMCR_SMS;
 800101e:	4b10      	ldr	r3, [pc, #64]	; (8001060 <ARGB_Show+0x298>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	f003 0307 	and.w	r3, r3, #7
 8001028:	60bb      	str	r3, [r7, #8]
                if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	2b06      	cmp	r3, #6
 800102e:	d032      	beq.n	8001096 <ARGB_Show+0x2ce>
                    __HAL_TIM_ENABLE(&TIM_HANDLE);
 8001030:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <ARGB_Show+0x298>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	4b0a      	ldr	r3, [pc, #40]	; (8001060 <ARGB_Show+0x298>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f042 0201 	orr.w	r2, r2, #1
 800103e:	601a      	str	r2, [r3, #0]
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 8001040:	e029      	b.n	8001096 <ARGB_Show+0x2ce>
 8001042:	bf00      	nop
 8001044:	200002d6 	.word	0x200002d6
 8001048:	200002d4 	.word	0x200002d4
 800104c:	200014b0 	.word	0x200014b0
 8001050:	20000210 	.word	0x20000210
 8001054:	2000020c 	.word	0x2000020c
 8001058:	2000020d 	.word	0x2000020d
 800105c:	20000214 	.word	0x20000214
 8001060:	20001468 	.word	0x20001468
 8001064:	080010e5 	.word	0x080010e5
 8001068:	08001365 	.word	0x08001365
 800106c:	0800896d 	.word	0x0800896d
 8001070:	40010000 	.word	0x40010000
 8001074:	40000400 	.word	0x40000400
 8001078:	40000800 	.word	0x40000800
 800107c:	40000c00 	.word	0x40000c00
 8001080:	40014000 	.word	0x40014000
            } else
                __HAL_TIM_ENABLE(&TIM_HANDLE);
 8001084:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <ARGB_Show+0x2ec>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	4b0a      	ldr	r3, [pc, #40]	; (80010b4 <ARGB_Show+0x2ec>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f042 0201 	orr.w	r2, r2, #1
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	e000      	b.n	8001098 <ARGB_Show+0x2d0>
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 8001096:	bf00      	nop
            DMA_Send_Stat = HAL_OK;
 8001098:	2300      	movs	r3, #0
 800109a:	73fb      	strb	r3, [r7, #15]
        while (DMA_Send_Stat != HAL_OK) {
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	f47f af57 	bne.w	8000f52 <ARGB_Show+0x18a>
        }
        BUF_COUNTER = 2;
 80010a4:	4b04      	ldr	r3, [pc, #16]	; (80010b8 <ARGB_Show+0x2f0>)
 80010a6:	2202      	movs	r2, #2
 80010a8:	801a      	strh	r2, [r3, #0]

        return ARGB_OK;
 80010aa:	2302      	movs	r3, #2
    }
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3710      	adds	r7, #16
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20001468 	.word	0x20001468
 80010b8:	200002d4 	.word	0x200002d4

080010bc <scale8>:
 * @brief Private method for gamma correction
 * @param[in] x Param to scale
 * @param[in] scale Scale coefficient
 * @return Scaled value
 */
static inline u8_t scale8(u8_t x, u8_t scale) {
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	460a      	mov	r2, r1
 80010c6:	71fb      	strb	r3, [r7, #7]
 80010c8:	4613      	mov	r3, r2
 80010ca:	71bb      	strb	r3, [r7, #6]
    return ((uint16_t) x * scale) >> 8;
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	79ba      	ldrb	r2, [r7, #6]
 80010d0:	fb02 f303 	mul.w	r3, r2, r3
 80010d4:	121b      	asrs	r3, r3, #8
 80010d6:	b2db      	uxtb	r3, r3
}
 80010d8:	4618      	mov	r0, r3
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <ARGB_TIM_DMADelayPulseCplt>:
/**
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ARGB_TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
    TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *) ((DMA_HandleTypeDef *) hdma)->Parent;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010f0:	60fb      	str	r3, [r7, #12]

    if (hdma == htim->hdma[TIM_DMA_ID_CC1]) {
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d10b      	bne.n	8001114 <ARGB_TIM_DMADelayPulseCplt+0x30>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2201      	movs	r2, #1
 8001100:	771a      	strb	r2, [r3, #28]

        if (hdma->Init.Mode == DMA_NORMAL) {
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	69db      	ldr	r3, [r3, #28]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d136      	bne.n	8001178 <ARGB_TIM_DMADelayPulseCplt+0x94>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2201      	movs	r2, #1
 800110e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001112:	e031      	b.n	8001178 <ARGB_TIM_DMADelayPulseCplt+0x94>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) {
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	429a      	cmp	r2, r3
 800111c:	d10b      	bne.n	8001136 <ARGB_TIM_DMADelayPulseCplt+0x52>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	2202      	movs	r2, #2
 8001122:	771a      	strb	r2, [r3, #28]

        if (hdma->Init.Mode == DMA_NORMAL) {
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	69db      	ldr	r3, [r3, #28]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d125      	bne.n	8001178 <ARGB_TIM_DMADelayPulseCplt+0x94>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2201      	movs	r2, #1
 8001130:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001134:	e020      	b.n	8001178 <ARGB_TIM_DMADelayPulseCplt+0x94>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) {
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	429a      	cmp	r2, r3
 800113e:	d10b      	bne.n	8001158 <ARGB_TIM_DMADelayPulseCplt+0x74>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2204      	movs	r2, #4
 8001144:	771a      	strb	r2, [r3, #28]

        if (hdma->Init.Mode == DMA_NORMAL) {
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	69db      	ldr	r3, [r3, #28]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d114      	bne.n	8001178 <ARGB_TIM_DMADelayPulseCplt+0x94>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	2201      	movs	r2, #1
 8001152:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001156:	e00f      	b.n	8001178 <ARGB_TIM_DMADelayPulseCplt+0x94>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) {
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	429a      	cmp	r2, r3
 8001160:	d10a      	bne.n	8001178 <ARGB_TIM_DMADelayPulseCplt+0x94>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2208      	movs	r2, #8
 8001166:	771a      	strb	r2, [r3, #28]

        if (hdma->Init.Mode == DMA_NORMAL) {
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	69db      	ldr	r3, [r3, #28]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d103      	bne.n	8001178 <ARGB_TIM_DMADelayPulseCplt+0x94>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2201      	movs	r2, #1
 8001174:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        }
    } else {
        /* nothing to do */
    }
// if data transfer
    if (BUF_COUNTER < NUM_PIXELS) {
 8001178:	4b72      	ldr	r3, [pc, #456]	; (8001344 <ARGB_TIM_DMADelayPulseCplt+0x260>)
 800117a:	881b      	ldrh	r3, [r3, #0]
 800117c:	b29b      	uxth	r3, r3
 800117e:	2b00      	cmp	r3, #0
 8001180:	d17b      	bne.n	800127a <ARGB_TIM_DMADelayPulseCplt+0x196>
        // fill second part of buffer
        for (volatile u8_t i = 0; i < 8; i++) {
 8001182:	2300      	movs	r3, #0
 8001184:	72fb      	strb	r3, [r7, #11]
 8001186:	e06c      	b.n	8001262 <ARGB_TIM_DMADelayPulseCplt+0x17e>
            PWM_BUF[i + 32] = (((RGB_BUF[4 * BUF_COUNTER] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 40] = (((RGB_BUF[4 * BUF_COUNTER + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 48] = (((RGB_BUF[4 * BUF_COUNTER + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 56] = (((RGB_BUF[4 * BUF_COUNTER + 3] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
#else
            PWM_BUF[i + 24] = (((RGB_BUF[3 * BUF_COUNTER] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001188:	4b6e      	ldr	r3, [pc, #440]	; (8001344 <ARGB_TIM_DMADelayPulseCplt+0x260>)
 800118a:	881b      	ldrh	r3, [r3, #0]
 800118c:	b29b      	uxth	r3, r3
 800118e:	461a      	mov	r2, r3
 8001190:	4613      	mov	r3, r2
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	4413      	add	r3, r2
 8001196:	4a6c      	ldr	r2, [pc, #432]	; (8001348 <ARGB_TIM_DMADelayPulseCplt+0x264>)
 8001198:	5cd3      	ldrb	r3, [r2, r3]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	461a      	mov	r2, r3
 800119e:	7afb      	ldrb	r3, [r7, #11]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	dd04      	ble.n	80011b8 <ARGB_TIM_DMADelayPulseCplt+0xd4>
 80011ae:	4b67      	ldr	r3, [pc, #412]	; (800134c <ARGB_TIM_DMADelayPulseCplt+0x268>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	4619      	mov	r1, r3
 80011b6:	e003      	b.n	80011c0 <ARGB_TIM_DMADelayPulseCplt+0xdc>
 80011b8:	4b65      	ldr	r3, [pc, #404]	; (8001350 <ARGB_TIM_DMADelayPulseCplt+0x26c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	4619      	mov	r1, r3
 80011c0:	7afb      	ldrb	r3, [r7, #11]
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	3318      	adds	r3, #24
 80011c6:	4a63      	ldr	r2, [pc, #396]	; (8001354 <ARGB_TIM_DMADelayPulseCplt+0x270>)
 80011c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 32] = (((RGB_BUF[3 * BUF_COUNTER + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 80011cc:	4b5d      	ldr	r3, [pc, #372]	; (8001344 <ARGB_TIM_DMADelayPulseCplt+0x260>)
 80011ce:	881b      	ldrh	r3, [r3, #0]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	461a      	mov	r2, r3
 80011d4:	4613      	mov	r3, r2
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	4413      	add	r3, r2
 80011da:	3301      	adds	r3, #1
 80011dc:	4a5a      	ldr	r2, [pc, #360]	; (8001348 <ARGB_TIM_DMADelayPulseCplt+0x264>)
 80011de:	5cd3      	ldrb	r3, [r2, r3]
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	461a      	mov	r2, r3
 80011e4:	7afb      	ldrb	r3, [r7, #11]
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	dd04      	ble.n	80011fe <ARGB_TIM_DMADelayPulseCplt+0x11a>
 80011f4:	4b55      	ldr	r3, [pc, #340]	; (800134c <ARGB_TIM_DMADelayPulseCplt+0x268>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	4619      	mov	r1, r3
 80011fc:	e003      	b.n	8001206 <ARGB_TIM_DMADelayPulseCplt+0x122>
 80011fe:	4b54      	ldr	r3, [pc, #336]	; (8001350 <ARGB_TIM_DMADelayPulseCplt+0x26c>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	b2db      	uxtb	r3, r3
 8001204:	4619      	mov	r1, r3
 8001206:	7afb      	ldrb	r3, [r7, #11]
 8001208:	b2db      	uxtb	r3, r3
 800120a:	3320      	adds	r3, #32
 800120c:	4a51      	ldr	r2, [pc, #324]	; (8001354 <ARGB_TIM_DMADelayPulseCplt+0x270>)
 800120e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 40] = (((RGB_BUF[3 * BUF_COUNTER + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001212:	4b4c      	ldr	r3, [pc, #304]	; (8001344 <ARGB_TIM_DMADelayPulseCplt+0x260>)
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	b29b      	uxth	r3, r3
 8001218:	461a      	mov	r2, r3
 800121a:	4613      	mov	r3, r2
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	4413      	add	r3, r2
 8001220:	3302      	adds	r3, #2
 8001222:	4a49      	ldr	r2, [pc, #292]	; (8001348 <ARGB_TIM_DMADelayPulseCplt+0x264>)
 8001224:	5cd3      	ldrb	r3, [r2, r3]
 8001226:	b2db      	uxtb	r3, r3
 8001228:	461a      	mov	r2, r3
 800122a:	7afb      	ldrb	r3, [r7, #11]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001236:	2b00      	cmp	r3, #0
 8001238:	dd04      	ble.n	8001244 <ARGB_TIM_DMADelayPulseCplt+0x160>
 800123a:	4b44      	ldr	r3, [pc, #272]	; (800134c <ARGB_TIM_DMADelayPulseCplt+0x268>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	b2db      	uxtb	r3, r3
 8001240:	4619      	mov	r1, r3
 8001242:	e003      	b.n	800124c <ARGB_TIM_DMADelayPulseCplt+0x168>
 8001244:	4b42      	ldr	r3, [pc, #264]	; (8001350 <ARGB_TIM_DMADelayPulseCplt+0x26c>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	b2db      	uxtb	r3, r3
 800124a:	4619      	mov	r1, r3
 800124c:	7afb      	ldrb	r3, [r7, #11]
 800124e:	b2db      	uxtb	r3, r3
 8001250:	3328      	adds	r3, #40	; 0x28
 8001252:	4a40      	ldr	r2, [pc, #256]	; (8001354 <ARGB_TIM_DMADelayPulseCplt+0x270>)
 8001254:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 8001258:	7afb      	ldrb	r3, [r7, #11]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	3301      	adds	r3, #1
 800125e:	b2db      	uxtb	r3, r3
 8001260:	72fb      	strb	r3, [r7, #11]
 8001262:	7afb      	ldrb	r3, [r7, #11]
 8001264:	b2db      	uxtb	r3, r3
 8001266:	2b07      	cmp	r3, #7
 8001268:	d98e      	bls.n	8001188 <ARGB_TIM_DMADelayPulseCplt+0xa4>
#endif
        }
        BUF_COUNTER++;
 800126a:	4b36      	ldr	r3, [pc, #216]	; (8001344 <ARGB_TIM_DMADelayPulseCplt+0x260>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	b29b      	uxth	r3, r3
 8001270:	3301      	adds	r3, #1
 8001272:	b29a      	uxth	r2, r3
 8001274:	4b33      	ldr	r3, [pc, #204]	; (8001344 <ARGB_TIM_DMADelayPulseCplt+0x260>)
 8001276:	801a      	strh	r2, [r3, #0]
 8001278:	e05d      	b.n	8001336 <ARGB_TIM_DMADelayPulseCplt+0x252>
    } else if (BUF_COUNTER < NUM_PIXELS + 2) { // if RET transfer
 800127a:	4b32      	ldr	r3, [pc, #200]	; (8001344 <ARGB_TIM_DMADelayPulseCplt+0x260>)
 800127c:	881b      	ldrh	r3, [r3, #0]
 800127e:	b29b      	uxth	r3, r3
 8001280:	2b02      	cmp	r3, #2
 8001282:	d80c      	bhi.n	800129e <ARGB_TIM_DMADelayPulseCplt+0x1ba>
        memset((u32_t *) &PWM_BUF[PWM_BUF_LEN / 2], 0, (PWM_BUF_LEN / 2)*sizeof(u32_t)); // second part
 8001284:	2260      	movs	r2, #96	; 0x60
 8001286:	2100      	movs	r1, #0
 8001288:	4833      	ldr	r0, [pc, #204]	; (8001358 <ARGB_TIM_DMADelayPulseCplt+0x274>)
 800128a:	f00f fb79 	bl	8010980 <memset>
        BUF_COUNTER++;
 800128e:	4b2d      	ldr	r3, [pc, #180]	; (8001344 <ARGB_TIM_DMADelayPulseCplt+0x260>)
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	b29b      	uxth	r3, r3
 8001294:	3301      	adds	r3, #1
 8001296:	b29a      	uxth	r2, r3
 8001298:	4b2a      	ldr	r3, [pc, #168]	; (8001344 <ARGB_TIM_DMADelayPulseCplt+0x260>)
 800129a:	801a      	strh	r2, [r3, #0]
 800129c:	e04b      	b.n	8001336 <ARGB_TIM_DMADelayPulseCplt+0x252>
    } else { // if END of transfer
        BUF_COUNTER = 0;
 800129e:	4b29      	ldr	r3, [pc, #164]	; (8001344 <ARGB_TIM_DMADelayPulseCplt+0x260>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	801a      	strh	r2, [r3, #0]
#if TIM_CH == TIM_CHANNEL_2
        __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
        (void) HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
#endif
#if TIM_CH == TIM_CHANNEL_3
        __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	68da      	ldr	r2, [r3, #12]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80012b2:	60da      	str	r2, [r3, #12]
        (void) HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b8:	4618      	mov	r0, r3
 80012ba:	f002 f933 	bl	8003524 <HAL_DMA_Abort_IT>
#endif
#if TIM_CH == TIM_CHANNEL_4
        __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
        (void) HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
#endif
        if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) {
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a26      	ldr	r2, [pc, #152]	; (800135c <ARGB_TIM_DMADelayPulseCplt+0x278>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d117      	bne.n	80012f8 <ARGB_TIM_DMADelayPulseCplt+0x214>
            /* Disable the Main Output */
            __HAL_TIM_MOE_DISABLE(htim);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	6a1a      	ldr	r2, [r3, #32]
 80012ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80012d2:	4013      	ands	r3, r2
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d10f      	bne.n	80012f8 <ARGB_TIM_DMADelayPulseCplt+0x214>
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	6a1a      	ldr	r2, [r3, #32]
 80012de:	f240 4344 	movw	r3, #1092	; 0x444
 80012e2:	4013      	ands	r3, r2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d107      	bne.n	80012f8 <ARGB_TIM_DMADelayPulseCplt+0x214>
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80012f6:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Disable the Peripheral */
        __HAL_TIM_DISABLE(htim);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	6a1a      	ldr	r2, [r3, #32]
 80012fe:	f241 1311 	movw	r3, #4369	; 0x1111
 8001302:	4013      	ands	r3, r2
 8001304:	2b00      	cmp	r3, #0
 8001306:	d10f      	bne.n	8001328 <ARGB_TIM_DMADelayPulseCplt+0x244>
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	6a1a      	ldr	r2, [r3, #32]
 800130e:	f240 4344 	movw	r3, #1092	; 0x444
 8001312:	4013      	ands	r3, r2
 8001314:	2b00      	cmp	r3, #0
 8001316:	d107      	bne.n	8001328 <ARGB_TIM_DMADelayPulseCplt+0x244>
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f022 0201 	bic.w	r2, r2, #1
 8001326:	601a      	str	r2, [r3, #0]

        /* Set the TIM channel state */
        TIM_CHANNEL_STATE_SET(htim, TIM_CH, HAL_TIM_CHANNEL_STATE_READY);
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	2201      	movs	r2, #1
 800132c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        ARGB_LOC_ST = ARGB_READY;
 8001330:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <ARGB_TIM_DMADelayPulseCplt+0x27c>)
 8001332:	2201      	movs	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]
    }

    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	2200      	movs	r2, #0
 800133a:	771a      	strb	r2, [r3, #28]
}
 800133c:	bf00      	nop
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	200002d4 	.word	0x200002d4
 8001348:	20000210 	.word	0x20000210
 800134c:	2000020c 	.word	0x2000020c
 8001350:	2000020d 	.word	0x2000020d
 8001354:	20000214 	.word	0x20000214
 8001358:	20000274 	.word	0x20000274
 800135c:	40010000 	.word	0x40010000
 8001360:	200002d6 	.word	0x200002d6

08001364 <ARGB_TIM_DMADelayPulseHalfCplt>:
/**
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ARGB_TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
    TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *) ((DMA_HandleTypeDef *) hdma)->Parent;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001370:	60fb      	str	r3, [r7, #12]
    // if wrong handlers
    if (hdma != &DMA_HANDLE || htim != &TIM_HANDLE) return;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a4f      	ldr	r2, [pc, #316]	; (80014b4 <ARGB_TIM_DMADelayPulseHalfCplt+0x150>)
 8001376:	4293      	cmp	r3, r2
 8001378:	f040 8098 	bne.w	80014ac <ARGB_TIM_DMADelayPulseHalfCplt+0x148>
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	4a4e      	ldr	r2, [pc, #312]	; (80014b8 <ARGB_TIM_DMADelayPulseHalfCplt+0x154>)
 8001380:	4293      	cmp	r3, r2
 8001382:	f040 8093 	bne.w	80014ac <ARGB_TIM_DMADelayPulseHalfCplt+0x148>

    // if data transfer
    if (BUF_COUNTER < NUM_PIXELS) {
 8001386:	4b4d      	ldr	r3, [pc, #308]	; (80014bc <ARGB_TIM_DMADelayPulseHalfCplt+0x158>)
 8001388:	881b      	ldrh	r3, [r3, #0]
 800138a:	b29b      	uxth	r3, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	d17b      	bne.n	8001488 <ARGB_TIM_DMADelayPulseHalfCplt+0x124>
        // fill first part of buffer
        for (volatile u8_t i = 0; i < 8; i++) {
 8001390:	2300      	movs	r3, #0
 8001392:	72fb      	strb	r3, [r7, #11]
 8001394:	e06c      	b.n	8001470 <ARGB_TIM_DMADelayPulseHalfCplt+0x10c>
            PWM_BUF[i] = (((RGB_BUF[4 * BUF_COUNTER] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 8] = (((RGB_BUF[4 * BUF_COUNTER + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 16] = (((RGB_BUF[4 * BUF_COUNTER + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 24] = (((RGB_BUF[4 * BUF_COUNTER + 3] << i) & 0x80) > 0)? PWM_HI : PWM_LO;
#else
            PWM_BUF[i] = (((RGB_BUF[3 * BUF_COUNTER] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001396:	4b49      	ldr	r3, [pc, #292]	; (80014bc <ARGB_TIM_DMADelayPulseHalfCplt+0x158>)
 8001398:	881b      	ldrh	r3, [r3, #0]
 800139a:	b29b      	uxth	r3, r3
 800139c:	461a      	mov	r2, r3
 800139e:	4613      	mov	r3, r2
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	4413      	add	r3, r2
 80013a4:	4a46      	ldr	r2, [pc, #280]	; (80014c0 <ARGB_TIM_DMADelayPulseHalfCplt+0x15c>)
 80013a6:	5cd3      	ldrb	r3, [r2, r3]
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	461a      	mov	r2, r3
 80013ac:	7afb      	ldrb	r3, [r7, #11]
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	dd04      	ble.n	80013c6 <ARGB_TIM_DMADelayPulseHalfCplt+0x62>
 80013bc:	4b41      	ldr	r3, [pc, #260]	; (80014c4 <ARGB_TIM_DMADelayPulseHalfCplt+0x160>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	461a      	mov	r2, r3
 80013c4:	e003      	b.n	80013ce <ARGB_TIM_DMADelayPulseHalfCplt+0x6a>
 80013c6:	4b40      	ldr	r3, [pc, #256]	; (80014c8 <ARGB_TIM_DMADelayPulseHalfCplt+0x164>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	461a      	mov	r2, r3
 80013ce:	7afb      	ldrb	r3, [r7, #11]
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	4619      	mov	r1, r3
 80013d4:	4b3d      	ldr	r3, [pc, #244]	; (80014cc <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 80013d6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            PWM_BUF[i + 8] = (((RGB_BUF[3 * BUF_COUNTER + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 80013da:	4b38      	ldr	r3, [pc, #224]	; (80014bc <ARGB_TIM_DMADelayPulseHalfCplt+0x158>)
 80013dc:	881b      	ldrh	r3, [r3, #0]
 80013de:	b29b      	uxth	r3, r3
 80013e0:	461a      	mov	r2, r3
 80013e2:	4613      	mov	r3, r2
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	4413      	add	r3, r2
 80013e8:	3301      	adds	r3, #1
 80013ea:	4a35      	ldr	r2, [pc, #212]	; (80014c0 <ARGB_TIM_DMADelayPulseHalfCplt+0x15c>)
 80013ec:	5cd3      	ldrb	r3, [r2, r3]
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	461a      	mov	r2, r3
 80013f2:	7afb      	ldrb	r3, [r7, #11]
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	fa02 f303 	lsl.w	r3, r2, r3
 80013fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013fe:	2b00      	cmp	r3, #0
 8001400:	dd04      	ble.n	800140c <ARGB_TIM_DMADelayPulseHalfCplt+0xa8>
 8001402:	4b30      	ldr	r3, [pc, #192]	; (80014c4 <ARGB_TIM_DMADelayPulseHalfCplt+0x160>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	b2db      	uxtb	r3, r3
 8001408:	4619      	mov	r1, r3
 800140a:	e003      	b.n	8001414 <ARGB_TIM_DMADelayPulseHalfCplt+0xb0>
 800140c:	4b2e      	ldr	r3, [pc, #184]	; (80014c8 <ARGB_TIM_DMADelayPulseHalfCplt+0x164>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	b2db      	uxtb	r3, r3
 8001412:	4619      	mov	r1, r3
 8001414:	7afb      	ldrb	r3, [r7, #11]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	3308      	adds	r3, #8
 800141a:	4a2c      	ldr	r2, [pc, #176]	; (80014cc <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 800141c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 16] = (((RGB_BUF[3 * BUF_COUNTER + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001420:	4b26      	ldr	r3, [pc, #152]	; (80014bc <ARGB_TIM_DMADelayPulseHalfCplt+0x158>)
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	b29b      	uxth	r3, r3
 8001426:	461a      	mov	r2, r3
 8001428:	4613      	mov	r3, r2
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	4413      	add	r3, r2
 800142e:	3302      	adds	r3, #2
 8001430:	4a23      	ldr	r2, [pc, #140]	; (80014c0 <ARGB_TIM_DMADelayPulseHalfCplt+0x15c>)
 8001432:	5cd3      	ldrb	r3, [r2, r3]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	461a      	mov	r2, r3
 8001438:	7afb      	ldrb	r3, [r7, #11]
 800143a:	b2db      	uxtb	r3, r3
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001444:	2b00      	cmp	r3, #0
 8001446:	dd04      	ble.n	8001452 <ARGB_TIM_DMADelayPulseHalfCplt+0xee>
 8001448:	4b1e      	ldr	r3, [pc, #120]	; (80014c4 <ARGB_TIM_DMADelayPulseHalfCplt+0x160>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	4619      	mov	r1, r3
 8001450:	e003      	b.n	800145a <ARGB_TIM_DMADelayPulseHalfCplt+0xf6>
 8001452:	4b1d      	ldr	r3, [pc, #116]	; (80014c8 <ARGB_TIM_DMADelayPulseHalfCplt+0x164>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	4619      	mov	r1, r3
 800145a:	7afb      	ldrb	r3, [r7, #11]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	3310      	adds	r3, #16
 8001460:	4a1a      	ldr	r2, [pc, #104]	; (80014cc <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 8001462:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 8001466:	7afb      	ldrb	r3, [r7, #11]
 8001468:	b2db      	uxtb	r3, r3
 800146a:	3301      	adds	r3, #1
 800146c:	b2db      	uxtb	r3, r3
 800146e:	72fb      	strb	r3, [r7, #11]
 8001470:	7afb      	ldrb	r3, [r7, #11]
 8001472:	b2db      	uxtb	r3, r3
 8001474:	2b07      	cmp	r3, #7
 8001476:	d98e      	bls.n	8001396 <ARGB_TIM_DMADelayPulseHalfCplt+0x32>
#endif
        }
        BUF_COUNTER++;
 8001478:	4b10      	ldr	r3, [pc, #64]	; (80014bc <ARGB_TIM_DMADelayPulseHalfCplt+0x158>)
 800147a:	881b      	ldrh	r3, [r3, #0]
 800147c:	b29b      	uxth	r3, r3
 800147e:	3301      	adds	r3, #1
 8001480:	b29a      	uxth	r2, r3
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <ARGB_TIM_DMADelayPulseHalfCplt+0x158>)
 8001484:	801a      	strh	r2, [r3, #0]
 8001486:	e012      	b.n	80014ae <ARGB_TIM_DMADelayPulseHalfCplt+0x14a>
    } else if (BUF_COUNTER < NUM_PIXELS + 2) { // if RET transfer
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <ARGB_TIM_DMADelayPulseHalfCplt+0x158>)
 800148a:	881b      	ldrh	r3, [r3, #0]
 800148c:	b29b      	uxth	r3, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d80d      	bhi.n	80014ae <ARGB_TIM_DMADelayPulseHalfCplt+0x14a>
        memset((u32_t*) &PWM_BUF[0], 0, (PWM_BUF_LEN / 2)*sizeof(u32_t)); // first part
 8001492:	2260      	movs	r2, #96	; 0x60
 8001494:	2100      	movs	r1, #0
 8001496:	480d      	ldr	r0, [pc, #52]	; (80014cc <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 8001498:	f00f fa72 	bl	8010980 <memset>
        BUF_COUNTER++;
 800149c:	4b07      	ldr	r3, [pc, #28]	; (80014bc <ARGB_TIM_DMADelayPulseHalfCplt+0x158>)
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	3301      	adds	r3, #1
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	4b05      	ldr	r3, [pc, #20]	; (80014bc <ARGB_TIM_DMADelayPulseHalfCplt+0x158>)
 80014a8:	801a      	strh	r2, [r3, #0]
 80014aa:	e000      	b.n	80014ae <ARGB_TIM_DMADelayPulseHalfCplt+0x14a>
    if (hdma != &DMA_HANDLE || htim != &TIM_HANDLE) return;
 80014ac:	bf00      	nop
    }
}
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	200014b0 	.word	0x200014b0
 80014b8:	20001468 	.word	0x20001468
 80014bc:	200002d4 	.word	0x200002d4
 80014c0:	20000210 	.word	0x20000210
 80014c4:	2000020c 	.word	0x2000020c
 80014c8:	2000020d 	.word	0x2000020d
 80014cc:	20000214 	.word	0x20000214

080014d0 <displayBand>:
int currentBand = 0;                          // First band. For this case, AM is the current band.
char buff[20];
uint32_t ticks;

void displayBand(int band_index)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af04      	add	r7, sp, #16
 80014d6:	6078      	str	r0, [r7, #4]
    if(band_index != lastBand + 1 )
 80014d8:	2304      	movs	r3, #4
 80014da:	3301      	adds	r3, #1
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d07d      	beq.n	80015de <displayBand+0x10e>
    {
        ST7735_FillRectangleFast(0,0,160,80,ST7735_COLOR565(10, 10, 10));
 80014e2:	f640 0341 	movw	r3, #2113	; 0x841
 80014e6:	9300      	str	r3, [sp, #0]
 80014e8:	2350      	movs	r3, #80	; 0x50
 80014ea:	22a0      	movs	r2, #160	; 0xa0
 80014ec:	2100      	movs	r1, #0
 80014ee:	2000      	movs	r0, #0
 80014f0:	f000 ff30 	bl	8002354 <ST7735_FillRectangleFast>
        ST7735_FillRectangleFast(0,64,160,16,ST7735_COLOR565(50, 50, 50));
 80014f4:	f243 1386 	movw	r3, #12678	; 0x3186
 80014f8:	9300      	str	r3, [sp, #0]
 80014fa:	2310      	movs	r3, #16
 80014fc:	22a0      	movs	r2, #160	; 0xa0
 80014fe:	2140      	movs	r1, #64	; 0x40
 8001500:	2000      	movs	r0, #0
 8001502:	f000 ff27 	bl	8002354 <ST7735_FillRectangleFast>
        ST7735_FillRectangleFast(0,0,160,26,ST7735_COLOR565(50, 50, 50));
 8001506:	f243 1386 	movw	r3, #12678	; 0x3186
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	231a      	movs	r3, #26
 800150e:	22a0      	movs	r2, #160	; 0xa0
 8001510:	2100      	movs	r1, #0
 8001512:	2000      	movs	r0, #0
 8001514:	f000 ff1e 	bl	8002354 <ST7735_FillRectangleFast>
        ST7735_WriteString(1, 2, band[band_index].name, Font_16x26, ST7735_COLOR565(255, 179, 0), ST7735_COLOR565(50, 50, 50));
 8001518:	4933      	ldr	r1, [pc, #204]	; (80015e8 <displayBand+0x118>)
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	4613      	mov	r3, r2
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	4413      	add	r3, r2
 8001522:	00db      	lsls	r3, r3, #3
 8001524:	440b      	add	r3, r1
 8001526:	6819      	ldr	r1, [r3, #0]
 8001528:	4b30      	ldr	r3, [pc, #192]	; (80015ec <displayBand+0x11c>)
 800152a:	f243 1286 	movw	r2, #12678	; 0x3186
 800152e:	9202      	str	r2, [sp, #8]
 8001530:	f64f 5280 	movw	r2, #64896	; 0xfd80
 8001534:	9201      	str	r2, [sp, #4]
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	9200      	str	r2, [sp, #0]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	460a      	mov	r2, r1
 800153e:	2102      	movs	r1, #2
 8001540:	2001      	movs	r0, #1
 8001542:	f000 fe4a 	bl	80021da <ST7735_WriteString>
        // freq
       	sprintf(buff, "%s - %s", band[band_index].WminFreq, band[band_index].WmaxFreq);
 8001546:	4928      	ldr	r1, [pc, #160]	; (80015e8 <displayBand+0x118>)
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	4613      	mov	r3, r2
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	4413      	add	r3, r2
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	440b      	add	r3, r1
 8001554:	3304      	adds	r3, #4
 8001556:	6819      	ldr	r1, [r3, #0]
 8001558:	4823      	ldr	r0, [pc, #140]	; (80015e8 <displayBand+0x118>)
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	4613      	mov	r3, r2
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	4413      	add	r3, r2
 8001562:	00db      	lsls	r3, r3, #3
 8001564:	4403      	add	r3, r0
 8001566:	3308      	adds	r3, #8
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	460a      	mov	r2, r1
 800156c:	4920      	ldr	r1, [pc, #128]	; (80015f0 <displayBand+0x120>)
 800156e:	4821      	ldr	r0, [pc, #132]	; (80015f4 <displayBand+0x124>)
 8001570:	f00f fb68 	bl	8010c44 <siprintf>
       	ST7735_WriteString(0, 29, buff, Font_11x18, ST7735_COLOR565(66, 186, 255), ST7735_COLOR565(10, 10, 10));
 8001574:	4b20      	ldr	r3, [pc, #128]	; (80015f8 <displayBand+0x128>)
 8001576:	f640 0241 	movw	r2, #2113	; 0x841
 800157a:	9202      	str	r2, [sp, #8]
 800157c:	f244 52df 	movw	r2, #17887	; 0x45df
 8001580:	9201      	str	r2, [sp, #4]
 8001582:	685a      	ldr	r2, [r3, #4]
 8001584:	9200      	str	r2, [sp, #0]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a1a      	ldr	r2, [pc, #104]	; (80015f4 <displayBand+0x124>)
 800158a:	211d      	movs	r1, #29
 800158c:	2000      	movs	r0, #0
 800158e:	f000 fe24 	bl	80021da <ST7735_WriteString>
       	sprintf(buff, "%s - %s", band[band_index].NminFreq, band[band_index].NmaxFreq);
 8001592:	4915      	ldr	r1, [pc, #84]	; (80015e8 <displayBand+0x118>)
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	4613      	mov	r3, r2
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4413      	add	r3, r2
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	440b      	add	r3, r1
 80015a0:	330c      	adds	r3, #12
 80015a2:	6819      	ldr	r1, [r3, #0]
 80015a4:	4810      	ldr	r0, [pc, #64]	; (80015e8 <displayBand+0x118>)
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	4613      	mov	r3, r2
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	4413      	add	r3, r2
 80015ae:	00db      	lsls	r3, r3, #3
 80015b0:	4403      	add	r3, r0
 80015b2:	3310      	adds	r3, #16
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	460a      	mov	r2, r1
 80015b8:	490d      	ldr	r1, [pc, #52]	; (80015f0 <displayBand+0x120>)
 80015ba:	480e      	ldr	r0, [pc, #56]	; (80015f4 <displayBand+0x124>)
 80015bc:	f00f fb42 	bl	8010c44 <siprintf>
       	ST7735_WriteString(0, 46, buff, Font_11x18, ST7735_COLOR565(66, 186, 255), ST7735_COLOR565(10, 10, 10));
 80015c0:	4b0d      	ldr	r3, [pc, #52]	; (80015f8 <displayBand+0x128>)
 80015c2:	f640 0241 	movw	r2, #2113	; 0x841
 80015c6:	9202      	str	r2, [sp, #8]
 80015c8:	f244 52df 	movw	r2, #17887	; 0x45df
 80015cc:	9201      	str	r2, [sp, #4]
 80015ce:	685a      	ldr	r2, [r3, #4]
 80015d0:	9200      	str	r2, [sp, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a07      	ldr	r2, [pc, #28]	; (80015f4 <displayBand+0x124>)
 80015d6:	212e      	movs	r1, #46	; 0x2e
 80015d8:	2000      	movs	r0, #0
 80015da:	f000 fdfe 	bl	80021da <ST7735_WriteString>
    }

}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000004 	.word	0x20000004
 80015ec:	20000084 	.word	0x20000084
 80015f0:	080113ec 	.word	0x080113ec
 80015f4:	200002d8 	.word	0x200002d8
 80015f8:	2000007c 	.word	0x2000007c

080015fc <setBand>:
    HAL_GPIO_WritePin(GPIOB, CHIP, GPIO_PIN_SET); // HIGH
	delay_us(300);
}

void setBand(int band_index)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af04      	add	r7, sp, #16
 8001602:	6078      	str	r0, [r7, #4]
	ticks = band[band_index].ticks; //- START_RESISTANCE_KOM;
 8001604:	4912      	ldr	r1, [pc, #72]	; (8001650 <setBand+0x54>)
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	4613      	mov	r3, r2
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	4413      	add	r3, r2
 800160e:	00db      	lsls	r3, r3, #3
 8001610:	440b      	add	r3, r1
 8001612:	3314      	adds	r3, #20
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a0f      	ldr	r2, [pc, #60]	; (8001654 <setBand+0x58>)
 8001618:	6013      	str	r3, [r2, #0]
	sprintf(buff, "R:%ld", ticks);
 800161a:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <setBand+0x58>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	461a      	mov	r2, r3
 8001620:	490d      	ldr	r1, [pc, #52]	; (8001658 <setBand+0x5c>)
 8001622:	480e      	ldr	r0, [pc, #56]	; (800165c <setBand+0x60>)
 8001624:	f00f fb0e 	bl	8010c44 <siprintf>
	ST7735_WriteString(0, 64, buff, Font_11x18, ST7735_COLOR565(165, 214, 2), ST7735_COLOR565(50, 50, 50));
 8001628:	4b0d      	ldr	r3, [pc, #52]	; (8001660 <setBand+0x64>)
 800162a:	f243 1286 	movw	r2, #12678	; 0x3186
 800162e:	9202      	str	r2, [sp, #8]
 8001630:	f24a 62a0 	movw	r2, #42656	; 0xa6a0
 8001634:	9201      	str	r2, [sp, #4]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	9200      	str	r2, [sp, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a07      	ldr	r2, [pc, #28]	; (800165c <setBand+0x60>)
 800163e:	2140      	movs	r1, #64	; 0x40
 8001640:	2000      	movs	r0, #0
 8001642:	f000 fdca 	bl	80021da <ST7735_WriteString>
	//setResistanceUP(CS_PIN, ticks, false);
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000004 	.word	0x20000004
 8001654:	200002ec 	.word	0x200002ec
 8001658:	080113f4 	.word	0x080113f4
 800165c:	200002d8 	.word	0x200002d8
 8001660:	2000007c 	.word	0x2000007c

08001664 <blink>:

void blink(uint8_t r, uint8_t g, uint8_t b, uint8_t milis)
{
 8001664:	b590      	push	{r4, r7, lr}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	4604      	mov	r4, r0
 800166c:	4608      	mov	r0, r1
 800166e:	4611      	mov	r1, r2
 8001670:	461a      	mov	r2, r3
 8001672:	4623      	mov	r3, r4
 8001674:	71fb      	strb	r3, [r7, #7]
 8001676:	4603      	mov	r3, r0
 8001678:	71bb      	strb	r3, [r7, #6]
 800167a:	460b      	mov	r3, r1
 800167c:	717b      	strb	r3, [r7, #5]
 800167e:	4613      	mov	r3, r2
 8001680:	713b      	strb	r3, [r7, #4]
    ARGB_FillRGB(r, g, b); // Fill all the strip with Red
 8001682:	797a      	ldrb	r2, [r7, #5]
 8001684:	79b9      	ldrb	r1, [r7, #6]
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff fb7b 	bl	8000d84 <ARGB_FillRGB>
    while (!ARGB_Show());
 800168e:	bf00      	nop
 8001690:	f7ff fb9a 	bl	8000dc8 <ARGB_Show>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d0fa      	beq.n	8001690 <blink+0x2c>
    osDelay(milis);
 800169a:	793b      	ldrb	r3, [r7, #4]
 800169c:	4618      	mov	r0, r3
 800169e:	f00b fb0d 	bl	800ccbc <osDelay>
    ARGB_Clear(); // Clear stirp
 80016a2:	f7ff faf5 	bl	8000c90 <ARGB_Clear>
    while (ARGB_Show() != ARGB_OK); // Update - Option 1
 80016a6:	bf00      	nop
 80016a8:	f7ff fb8e 	bl	8000dc8 <ARGB_Show>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d1fa      	bne.n	80016a8 <blink+0x44>
}
 80016b2:	bf00      	nop
 80016b4:	bf00      	nop
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd90      	pop	{r4, r7, pc}

080016bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <MX_DMA_Init+0x3c>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a0b      	ldr	r2, [pc, #44]	; (80016f8 <MX_DMA_Init+0x3c>)
 80016cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <MX_DMA_Init+0x3c>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 80016de:	2200      	movs	r2, #0
 80016e0:	2105      	movs	r1, #5
 80016e2:	202f      	movs	r0, #47	; 0x2f
 80016e4:	f001 fc5a 	bl	8002f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80016e8:	202f      	movs	r0, #47	; 0x2f
 80016ea:	f001 fc83 	bl	8002ff4 <HAL_NVIC_EnableIRQ>

}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800

080016fc <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);
void vApplicationIdleHook(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void) {
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
	//ulHighFrequencyTimerTicks = 0UL;
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
	...

0800170c <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void) {
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 8001710:	4b03      	ldr	r3, [pc, #12]	; (8001720 <getRunTimeCounterValue+0x14>)
 8001712:	681b      	ldr	r3, [r3, #0]
}
 8001714:	4618      	mov	r0, r3
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	20001304 	.word	0x20001304

08001724 <vApplicationIdleHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 2 */
void vApplicationIdleHook(void) {
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
	 specified, or call vTaskDelay()). If the application makes use of the
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
	vTaskList(taskListStatus);
 8001728:	4802      	ldr	r0, [pc, #8]	; (8001734 <vApplicationIdleHook+0x10>)
 800172a:	f00d fb89 	bl	800ee40 <vTaskList>
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	200002f0 	.word	0x200002f0

08001738 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of EncoderQueue */
  EncoderQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &EncoderQueue_attributes);
 800173c:	4a14      	ldr	r2, [pc, #80]	; (8001790 <MX_FREERTOS_Init+0x58>)
 800173e:	2102      	movs	r1, #2
 8001740:	2001      	movs	r0, #1
 8001742:	f00b fad6 	bl	800ccf2 <osMessageQueueNew>
 8001746:	4603      	mov	r3, r0
 8001748:	4a12      	ldr	r2, [pc, #72]	; (8001794 <MX_FREERTOS_Init+0x5c>)
 800174a:	6013      	str	r3, [r2, #0]

  /* creation of ButtonQueue */
  ButtonQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &ButtonQueue_attributes);
 800174c:	4a12      	ldr	r2, [pc, #72]	; (8001798 <MX_FREERTOS_Init+0x60>)
 800174e:	2102      	movs	r1, #2
 8001750:	2001      	movs	r0, #1
 8001752:	f00b face 	bl	800ccf2 <osMessageQueueNew>
 8001756:	4603      	mov	r3, r0
 8001758:	4a10      	ldr	r2, [pc, #64]	; (800179c <MX_FREERTOS_Init+0x64>)
 800175a:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800175c:	4a10      	ldr	r2, [pc, #64]	; (80017a0 <MX_FREERTOS_Init+0x68>)
 800175e:	2100      	movs	r1, #0
 8001760:	4810      	ldr	r0, [pc, #64]	; (80017a4 <MX_FREERTOS_Init+0x6c>)
 8001762:	f00b fa19 	bl	800cb98 <osThreadNew>
 8001766:	4603      	mov	r3, r0
 8001768:	4a0f      	ldr	r2, [pc, #60]	; (80017a8 <MX_FREERTOS_Init+0x70>)
 800176a:	6013      	str	r3, [r2, #0]

  /* creation of displayTask */
  displayTaskHandle = osThreadNew(StartDisplayTask, NULL, &displayTask_attributes);
 800176c:	4a0f      	ldr	r2, [pc, #60]	; (80017ac <MX_FREERTOS_Init+0x74>)
 800176e:	2100      	movs	r1, #0
 8001770:	480f      	ldr	r0, [pc, #60]	; (80017b0 <MX_FREERTOS_Init+0x78>)
 8001772:	f00b fa11 	bl	800cb98 <osThreadNew>
 8001776:	4603      	mov	r3, r0
 8001778:	4a0e      	ldr	r2, [pc, #56]	; (80017b4 <MX_FREERTOS_Init+0x7c>)
 800177a:	6013      	str	r3, [r2, #0]

  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(StartEncoderTask, NULL, &encoderTask_attributes);
 800177c:	4a0e      	ldr	r2, [pc, #56]	; (80017b8 <MX_FREERTOS_Init+0x80>)
 800177e:	2100      	movs	r1, #0
 8001780:	480e      	ldr	r0, [pc, #56]	; (80017bc <MX_FREERTOS_Init+0x84>)
 8001782:	f00b fa09 	bl	800cb98 <osThreadNew>
 8001786:	4603      	mov	r3, r0
 8001788:	4a0d      	ldr	r2, [pc, #52]	; (80017c0 <MX_FREERTOS_Init+0x88>)
 800178a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}
 8001790:	08013830 	.word	0x08013830
 8001794:	200012fc 	.word	0x200012fc
 8001798:	08013848 	.word	0x08013848
 800179c:	20001300 	.word	0x20001300
 80017a0:	080137c4 	.word	0x080137c4
 80017a4:	080017c5 	.word	0x080017c5
 80017a8:	200012f0 	.word	0x200012f0
 80017ac:	080137e8 	.word	0x080137e8
 80017b0:	080017d9 	.word	0x080017d9
 80017b4:	200012f4 	.word	0x200012f4
 80017b8:	0801380c 	.word	0x0801380c
 80017bc:	080018a1 	.word	0x080018a1
 80017c0:	200012f8 	.word	0x200012f8

080017c4 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80017cc:	f00e fba6 	bl	800ff1c <MX_USB_DEVICE_Init>
	for (;;) {
		//CDC_Transmit_FS(taskListStatus, sizeof(taskListStatus));
		//sprintf(buff, "%lu \r", ulHighFrequencyTimerTicks);
		//CDC_Transmit_FS(buff, sizeof(buff));
		//blink(0,0,150,200);
		osDelay(100);
 80017d0:	2064      	movs	r0, #100	; 0x64
 80017d2:	f00b fa73 	bl	800ccbc <osDelay>
 80017d6:	e7fb      	b.n	80017d0 <StartDefaultTask+0xc>

080017d8 <StartDisplayTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void *argument)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b088      	sub	sp, #32
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
	/* Infinite loop */
	osStatus_t taskMessageHandler;
	int32_t counter = 0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	613b      	str	r3, [r7, #16]
	int16_t button = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	81fb      	strh	r3, [r7, #14]
	int32_t last_counter = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61fb      	str	r3, [r7, #28]
	int16_t max_index = 5;
 80017ec:	2305      	movs	r3, #5
 80017ee:	837b      	strh	r3, [r7, #26]
	ST7735_FillScreenFast(ST7735_BLACK);
 80017f0:	2000      	movs	r0, #0
 80017f2:	f000 fe44 	bl	800247e <ST7735_FillScreenFast>
	displayBand(last_counter);
 80017f6:	69f8      	ldr	r0, [r7, #28]
 80017f8:	f7ff fe6a 	bl	80014d0 <displayBand>
	setBand(last_counter);
 80017fc:	69f8      	ldr	r0, [r7, #28]
 80017fe:	f7ff fefd 	bl	80015fc <setBand>
	for (;;) {
		//Encoder Rotate
		taskMessageHandler = osMessageQueueGet(EncoderQueueHandle, &counter, 0,
 8001802:	4b25      	ldr	r3, [pc, #148]	; (8001898 <StartDisplayTask+0xc0>)
 8001804:	6818      	ldr	r0, [r3, #0]
 8001806:	f107 0110 	add.w	r1, r7, #16
 800180a:	2300      	movs	r3, #0
 800180c:	2200      	movs	r2, #0
 800180e:	f00b fb43 	bl	800ce98 <osMessageQueueGet>
 8001812:	6178      	str	r0, [r7, #20]
				0);
		if (taskMessageHandler == osOK)
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d131      	bne.n	800187e <StartDisplayTask+0xa6>
		{
			if (counter == 2) {
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	2b02      	cmp	r3, #2
 800181e:	d116      	bne.n	800184e <StartDisplayTask+0x76>
				if (last_counter != max_index - 1) {
 8001820:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001824:	3b01      	subs	r3, #1
 8001826:	69fa      	ldr	r2, [r7, #28]
 8001828:	429a      	cmp	r2, r3
 800182a:	d005      	beq.n	8001838 <StartDisplayTask+0x60>
					last_counter += 1;
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	3301      	adds	r3, #1
 8001830:	61fb      	str	r3, [r7, #28]
					counter = 0;
 8001832:	2300      	movs	r3, #0
 8001834:	613b      	str	r3, [r7, #16]
 8001836:	e003      	b.n	8001840 <StartDisplayTask+0x68>
				} else {
					last_counter = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	61fb      	str	r3, [r7, #28]
					counter = 0;
 800183c:	2300      	movs	r3, #0
 800183e:	613b      	str	r3, [r7, #16]
				}
				displayBand(last_counter);
 8001840:	69f8      	ldr	r0, [r7, #28]
 8001842:	f7ff fe45 	bl	80014d0 <displayBand>
				setBand(last_counter);
 8001846:	69f8      	ldr	r0, [r7, #28]
 8001848:	f7ff fed8 	bl	80015fc <setBand>
 800184c:	e017      	b.n	800187e <StartDisplayTask+0xa6>
			} else if (counter == 1) {
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d114      	bne.n	800187e <StartDisplayTask+0xa6>
				if (last_counter != 0) {
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d005      	beq.n	8001866 <StartDisplayTask+0x8e>
					last_counter -= 1;
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3b01      	subs	r3, #1
 800185e:	61fb      	str	r3, [r7, #28]
					counter = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	e005      	b.n	8001872 <StartDisplayTask+0x9a>
				} else {
					last_counter = max_index - 1;
 8001866:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800186a:	3b01      	subs	r3, #1
 800186c:	61fb      	str	r3, [r7, #28]
					counter = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	613b      	str	r3, [r7, #16]
				}
				displayBand(last_counter);
 8001872:	69f8      	ldr	r0, [r7, #28]
 8001874:	f7ff fe2c 	bl	80014d0 <displayBand>
				setBand(last_counter);
 8001878:	69f8      	ldr	r0, [r7, #28]
 800187a:	f7ff febf 	bl	80015fc <setBand>
			} else {

			}
		}
		//Button click
		osMessageQueueGet(ButtonQueueHandle, &button, 0, 0);
 800187e:	4b07      	ldr	r3, [pc, #28]	; (800189c <StartDisplayTask+0xc4>)
 8001880:	6818      	ldr	r0, [r3, #0]
 8001882:	f107 010e 	add.w	r1, r7, #14
 8001886:	2300      	movs	r3, #0
 8001888:	2200      	movs	r2, #0
 800188a:	f00b fb05 	bl	800ce98 <osMessageQueueGet>
		if (button) {

		}
		osDelay(1000);
 800188e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001892:	f00b fa13 	bl	800ccbc <osDelay>
		taskMessageHandler = osMessageQueueGet(EncoderQueueHandle, &counter, 0,
 8001896:	e7b4      	b.n	8001802 <StartDisplayTask+0x2a>
 8001898:	200012fc 	.word	0x200012fc
 800189c:	20001300 	.word	0x20001300

080018a0 <StartEncoderTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartEncoderTask */
void StartEncoderTask(void *argument)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b088      	sub	sp, #32
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEncoderTask */
	/* Infinite loop */
	int32_t prevCounter = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	61fb      	str	r3, [r7, #28]
	int32_t counter = 0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	613b      	str	r3, [r7, #16]
	uint8_t buttonNumber = 0;
 80018b0:	2300      	movs	r3, #0
 80018b2:	76fb      	strb	r3, [r7, #27]
	uint8_t buttonSend = 1;
 80018b4:	2301      	movs	r3, #1
 80018b6:	73fb      	strb	r3, [r7, #15]
	for (;;) {
		int currCounter = __HAL_TIM_GET_COUNTER(&htim3);
 80018b8:	4b2a      	ldr	r3, [pc, #168]	; (8001964 <StartEncoderTask+0xc4>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018be:	617b      	str	r3, [r7, #20]
		currCounter = 32767 - ((currCounter - 1) & 0xFFFF) / 2;
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	3b01      	subs	r3, #1
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	0fda      	lsrs	r2, r3, #31
 80018c8:	4413      	add	r3, r2
 80018ca:	105b      	asrs	r3, r3, #1
 80018cc:	425b      	negs	r3, r3
 80018ce:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 80018d2:	337f      	adds	r3, #127	; 0x7f
 80018d4:	617b      	str	r3, [r7, #20]
		if (currCounter != prevCounter) {
 80018d6:	697a      	ldr	r2, [r7, #20]
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	429a      	cmp	r2, r3
 80018dc:	d02a      	beq.n	8001934 <StartEncoderTask+0x94>
			if (currCounter > prevCounter) {
 80018de:	697a      	ldr	r2, [r7, #20]
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	429a      	cmp	r2, r3
 80018e4:	dd10      	ble.n	8001908 <StartEncoderTask+0x68>
				counter = 1;
 80018e6:	2301      	movs	r3, #1
 80018e8:	613b      	str	r3, [r7, #16]
				osMessageQueuePut(EncoderQueueHandle, &counter, 0, 0);
 80018ea:	4b1f      	ldr	r3, [pc, #124]	; (8001968 <StartEncoderTask+0xc8>)
 80018ec:	6818      	ldr	r0, [r3, #0]
 80018ee:	f107 0110 	add.w	r1, r7, #16
 80018f2:	2300      	movs	r3, #0
 80018f4:	2200      	movs	r2, #0
 80018f6:	f00b fa6f 	bl	800cdd8 <osMessageQueuePut>
				blink(255,0,50,100);
 80018fa:	2364      	movs	r3, #100	; 0x64
 80018fc:	2232      	movs	r2, #50	; 0x32
 80018fe:	2100      	movs	r1, #0
 8001900:	20ff      	movs	r0, #255	; 0xff
 8001902:	f7ff feaf 	bl	8001664 <blink>
 8001906:	e013      	b.n	8001930 <StartEncoderTask+0x90>
			} else if (currCounter < prevCounter) {
 8001908:	697a      	ldr	r2, [r7, #20]
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	429a      	cmp	r2, r3
 800190e:	da0f      	bge.n	8001930 <StartEncoderTask+0x90>
				counter = 2;
 8001910:	2302      	movs	r3, #2
 8001912:	613b      	str	r3, [r7, #16]
				osMessageQueuePut(EncoderQueueHandle, &counter, 0, 0);
 8001914:	4b14      	ldr	r3, [pc, #80]	; (8001968 <StartEncoderTask+0xc8>)
 8001916:	6818      	ldr	r0, [r3, #0]
 8001918:	f107 0110 	add.w	r1, r7, #16
 800191c:	2300      	movs	r3, #0
 800191e:	2200      	movs	r2, #0
 8001920:	f00b fa5a 	bl	800cdd8 <osMessageQueuePut>
				blink(255,0,50,100);
 8001924:	2364      	movs	r3, #100	; 0x64
 8001926:	2232      	movs	r2, #50	; 0x32
 8001928:	2100      	movs	r1, #0
 800192a:	20ff      	movs	r0, #255	; 0xff
 800192c:	f7ff fe9a 	bl	8001664 <blink>
			} else {

			}
			prevCounter = currCounter;
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	61fb      	str	r3, [r7, #28]
		}
		// Button
		if (buttonPressed[buttonNumber]) {
 8001934:	7efb      	ldrb	r3, [r7, #27]
 8001936:	4a0d      	ldr	r2, [pc, #52]	; (800196c <StartEncoderTask+0xcc>)
 8001938:	5cd3      	ldrb	r3, [r2, r3]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b00      	cmp	r3, #0
 800193e:	d00b      	beq.n	8001958 <StartEncoderTask+0xb8>
			buttonPressed[buttonNumber] = 0;
 8001940:	7efb      	ldrb	r3, [r7, #27]
 8001942:	4a0a      	ldr	r2, [pc, #40]	; (800196c <StartEncoderTask+0xcc>)
 8001944:	2100      	movs	r1, #0
 8001946:	54d1      	strb	r1, [r2, r3]
			osMessageQueuePut(ButtonQueueHandle, &buttonSend, 0, 0);
 8001948:	4b09      	ldr	r3, [pc, #36]	; (8001970 <StartEncoderTask+0xd0>)
 800194a:	6818      	ldr	r0, [r3, #0]
 800194c:	f107 010f 	add.w	r1, r7, #15
 8001950:	2300      	movs	r3, #0
 8001952:	2200      	movs	r2, #0
 8001954:	f00b fa40 	bl	800cdd8 <osMessageQueuePut>
		}
		osDelay(500);
 8001958:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800195c:	f00b f9ae 	bl	800ccbc <osDelay>
	for (;;) {
 8001960:	e7aa      	b.n	80018b8 <StartEncoderTask+0x18>
 8001962:	bf00      	nop
 8001964:	20001420 	.word	0x20001420
 8001968:	200012fc 	.word	0x200012fc
 800196c:	200013c8 	.word	0x200013c8
 8001970:	20001300 	.word	0x20001300

08001974 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b08a      	sub	sp, #40	; 0x28
 8001978:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800197a:	f107 0314 	add.w	r3, r7, #20
 800197e:	2200      	movs	r2, #0
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	605a      	str	r2, [r3, #4]
 8001984:	609a      	str	r2, [r3, #8]
 8001986:	60da      	str	r2, [r3, #12]
 8001988:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	4b4f      	ldr	r3, [pc, #316]	; (8001acc <MX_GPIO_Init+0x158>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	4a4e      	ldr	r2, [pc, #312]	; (8001acc <MX_GPIO_Init+0x158>)
 8001994:	f043 0304 	orr.w	r3, r3, #4
 8001998:	6313      	str	r3, [r2, #48]	; 0x30
 800199a:	4b4c      	ldr	r3, [pc, #304]	; (8001acc <MX_GPIO_Init+0x158>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	f003 0304 	and.w	r3, r3, #4
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
 80019aa:	4b48      	ldr	r3, [pc, #288]	; (8001acc <MX_GPIO_Init+0x158>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a47      	ldr	r2, [pc, #284]	; (8001acc <MX_GPIO_Init+0x158>)
 80019b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b45      	ldr	r3, [pc, #276]	; (8001acc <MX_GPIO_Init+0x158>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	4b41      	ldr	r3, [pc, #260]	; (8001acc <MX_GPIO_Init+0x158>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	4a40      	ldr	r2, [pc, #256]	; (8001acc <MX_GPIO_Init+0x158>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	6313      	str	r3, [r2, #48]	; 0x30
 80019d2:	4b3e      	ldr	r3, [pc, #248]	; (8001acc <MX_GPIO_Init+0x158>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	60bb      	str	r3, [r7, #8]
 80019dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	607b      	str	r3, [r7, #4]
 80019e2:	4b3a      	ldr	r3, [pc, #232]	; (8001acc <MX_GPIO_Init+0x158>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	4a39      	ldr	r2, [pc, #228]	; (8001acc <MX_GPIO_Init+0x158>)
 80019e8:	f043 0302 	orr.w	r3, r3, #2
 80019ec:	6313      	str	r3, [r2, #48]	; 0x30
 80019ee:	4b37      	ldr	r3, [pc, #220]	; (8001acc <MX_GPIO_Init+0x158>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	607b      	str	r3, [r7, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019fa:	2200      	movs	r2, #0
 80019fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a00:	4833      	ldr	r0, [pc, #204]	; (8001ad0 <MX_GPIO_Init+0x15c>)
 8001a02:	f002 fab5 	bl	8003f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLK_GPIO_Port, BLK_Pin, GPIO_PIN_SET);
 8001a06:	2201      	movs	r2, #1
 8001a08:	2102      	movs	r1, #2
 8001a0a:	4832      	ldr	r0, [pc, #200]	; (8001ad4 <MX_GPIO_Init+0x160>)
 8001a0c:	f002 fab0 	bl	8003f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DC_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8001a10:	2200      	movs	r2, #0
 8001a12:	211c      	movs	r1, #28
 8001a14:	482f      	ldr	r0, [pc, #188]	; (8001ad4 <MX_GPIO_Init+0x160>)
 8001a16:	f002 faab 	bl	8003f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DP_INC_Pin|DP_UD_Pin|DP_CS_Pin, GPIO_PIN_RESET);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001a20:	482d      	ldr	r0, [pc, #180]	; (8001ad8 <MX_GPIO_Init+0x164>)
 8001a22:	f002 faa5 	bl	8003f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a34:	2300      	movs	r3, #0
 8001a36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4824      	ldr	r0, [pc, #144]	; (8001ad0 <MX_GPIO_Init+0x15c>)
 8001a40:	f001 fffc 	bl	8003a3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8001a44:	2301      	movs	r3, #1
 8001a46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a48:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8001a52:	f107 0314 	add.w	r3, r7, #20
 8001a56:	4619      	mov	r1, r3
 8001a58:	481e      	ldr	r0, [pc, #120]	; (8001ad4 <MX_GPIO_Init+0x160>)
 8001a5a:	f001 ffef 	bl	8003a3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BLK_Pin;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a62:	2301      	movs	r3, #1
 8001a64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLK_GPIO_Port, &GPIO_InitStruct);
 8001a6e:	f107 0314 	add.w	r3, r7, #20
 8001a72:	4619      	mov	r1, r3
 8001a74:	4817      	ldr	r0, [pc, #92]	; (8001ad4 <MX_GPIO_Init+0x160>)
 8001a76:	f001 ffe1 	bl	8003a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_RST_Pin|LCD_CS_Pin;
 8001a7a:	231c      	movs	r3, #28
 8001a7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a86:	2303      	movs	r3, #3
 8001a88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8a:	f107 0314 	add.w	r3, r7, #20
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4810      	ldr	r0, [pc, #64]	; (8001ad4 <MX_GPIO_Init+0x160>)
 8001a92:	f001 ffd3 	bl	8003a3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DP_INC_Pin|DP_UD_Pin|DP_CS_Pin;
 8001a96:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001a9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa8:	f107 0314 	add.w	r3, r7, #20
 8001aac:	4619      	mov	r1, r3
 8001aae:	480a      	ldr	r0, [pc, #40]	; (8001ad8 <MX_GPIO_Init+0x164>)
 8001ab0:	f001 ffc4 	bl	8003a3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	2105      	movs	r1, #5
 8001ab8:	2006      	movs	r0, #6
 8001aba:	f001 fa6f 	bl	8002f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001abe:	2006      	movs	r0, #6
 8001ac0:	f001 fa98 	bl	8002ff4 <HAL_NVIC_EnableIRQ>

}
 8001ac4:	bf00      	nop
 8001ac6:	3728      	adds	r7, #40	; 0x28
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40020800 	.word	0x40020800
 8001ad4:	40020000 	.word	0x40020000
 8001ad8:	40020400 	.word	0x40020400

08001adc <Pixel_Init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Pixel_Init(void){
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
    ARGB_Init();  // Initialization
 8001ae0:	f7ff f85e 	bl	8000ba0 <ARGB_Init>
    ARGB_Clear(); // Clear stirp
 8001ae4:	f7ff f8d4 	bl	8000c90 <ARGB_Clear>
    while (ARGB_Show() != ARGB_OK); // Update - Option 1
 8001ae8:	bf00      	nop
 8001aea:	f7ff f96d 	bl	8000dc8 <ARGB_Show>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d1fa      	bne.n	8001aea <Pixel_Init+0xe>
}
 8001af4:	bf00      	nop
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
	...

08001afc <Display_Init>:

void Display_Init() {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af04      	add	r7, sp, #16
    ST7735_Init();
 8001b02:	f000 fad9 	bl	80020b8 <ST7735_Init>
    // Check border
    ST7735_FillScreen(ST7735_BLACK);
 8001b06:	2000      	movs	r0, #0
 8001b08:	f000 fca8 	bl	800245c <ST7735_FillScreen>
    //const char ready[] = "Ready!\r\n";
    //HAL_UART_Transmit(&huart2, (uint8_t*)ready, sizeof(ready)-1, HAL_MAX_DELAY);
    ST7735_WriteString(15, 0, "FM/AM/SW", Font_16x26, ST7735_COLOR565(255, 187, 51), ST7735_BLACK);
 8001b0c:	4b11      	ldr	r3, [pc, #68]	; (8001b54 <Display_Init+0x58>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	9202      	str	r2, [sp, #8]
 8001b12:	f64f 52c6 	movw	r2, #64966	; 0xfdc6
 8001b16:	9201      	str	r2, [sp, #4]
 8001b18:	685a      	ldr	r2, [r3, #4]
 8001b1a:	9200      	str	r2, [sp, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a0e      	ldr	r2, [pc, #56]	; (8001b58 <Display_Init+0x5c>)
 8001b20:	2100      	movs	r1, #0
 8001b22:	200f      	movs	r0, #15
 8001b24:	f000 fb59 	bl	80021da <ST7735_WriteString>
    ST7735_WriteString(34, 25, "reciever", Font_11x18, ST7735_COLOR565(0, 116, 199), ST7735_BLACK);
 8001b28:	4b0c      	ldr	r3, [pc, #48]	; (8001b5c <Display_Init+0x60>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	9202      	str	r2, [sp, #8]
 8001b2e:	f44f 726e 	mov.w	r2, #952	; 0x3b8
 8001b32:	9201      	str	r2, [sp, #4]
 8001b34:	685a      	ldr	r2, [r3, #4]
 8001b36:	9200      	str	r2, [sp, #0]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a09      	ldr	r2, [pc, #36]	; (8001b60 <Display_Init+0x64>)
 8001b3c:	2119      	movs	r1, #25
 8001b3e:	2022      	movs	r0, #34	; 0x22
 8001b40:	f000 fb4b 	bl	80021da <ST7735_WriteString>
    HAL_Delay(2000);
 8001b44:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b48:	f001 f936 	bl	8002db8 <HAL_Delay>
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000084 	.word	0x20000084
 8001b58:	0801143c 	.word	0x0801143c
 8001b5c:	2000007c 	.word	0x2000007c
 8001b60:	08011448 	.word	0x08011448

08001b64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b68:	f001 f8e4 	bl	8002d34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b6c:	f000 f82e 	bl	8001bcc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b70:	f7ff ff00 	bl	8001974 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001b74:	f000 f93c 	bl	8001df0 <MX_SPI1_Init>
  MX_TIM3_Init();
 8001b78:	f000 fe48 	bl	800280c <MX_TIM3_Init>
  MX_DMA_Init();
 8001b7c:	f7ff fd9e 	bl	80016bc <MX_DMA_Init>
  MX_RTC_Init();
 8001b80:	f000 f8b0 	bl	8001ce4 <MX_RTC_Init>
  MX_TIM4_Init();
 8001b84:	f000 fe96 	bl	80028b4 <MX_TIM4_Init>
  MX_TIM1_Init();
 8001b88:	f000 fdf0 	bl	800276c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  MX_USB_DEVICE_Init();
 8001b8c:	f00e f9c6 	bl	800ff1c <MX_USB_DEVICE_Init>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001b90:	213c      	movs	r1, #60	; 0x3c
 8001b92:	480b      	ldr	r0, [pc, #44]	; (8001bc0 <main+0x5c>)
 8001b94:	f006 f83c 	bl	8007c10 <HAL_TIM_Encoder_Start>
  //HAL_TIM_Base_Init(&htim1);
  HAL_TIM_Base_Start_IT(&htim1);
 8001b98:	480a      	ldr	r0, [pc, #40]	; (8001bc4 <main+0x60>)
 8001b9a:	f005 fd3d 	bl	8007618 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001b9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ba2:	4809      	ldr	r0, [pc, #36]	; (8001bc8 <main+0x64>)
 8001ba4:	f002 fa16 	bl	8003fd4 <HAL_GPIO_TogglePin>
  //HAL_TIM_Base_Start(&htim11);
  Pixel_Init();
 8001ba8:	f7ff ff98 	bl	8001adc <Pixel_Init>
  Display_Init();
 8001bac:	f7ff ffa6 	bl	8001afc <Display_Init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001bb0:	f00a ffa8 	bl	800cb04 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001bb4:	f7ff fdc0 	bl	8001738 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001bb8:	f00a ffc8 	bl	800cb4c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001bbc:	e7fe      	b.n	8001bbc <main+0x58>
 8001bbe:	bf00      	nop
 8001bc0:	20001420 	.word	0x20001420
 8001bc4:	200013d8 	.word	0x200013d8
 8001bc8:	40020800 	.word	0x40020800

08001bcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b094      	sub	sp, #80	; 0x50
 8001bd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bd2:	f107 0320 	add.w	r3, r7, #32
 8001bd6:	2230      	movs	r2, #48	; 0x30
 8001bd8:	2100      	movs	r1, #0
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f00e fed0 	bl	8010980 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001be0:	f107 030c 	add.w	r3, r7, #12
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	609a      	str	r2, [r3, #8]
 8001bec:	60da      	str	r2, [r3, #12]
 8001bee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	4b28      	ldr	r3, [pc, #160]	; (8001c98 <SystemClock_Config+0xcc>)
 8001bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf8:	4a27      	ldr	r2, [pc, #156]	; (8001c98 <SystemClock_Config+0xcc>)
 8001bfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bfe:	6413      	str	r3, [r2, #64]	; 0x40
 8001c00:	4b25      	ldr	r3, [pc, #148]	; (8001c98 <SystemClock_Config+0xcc>)
 8001c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	607b      	str	r3, [r7, #4]
 8001c10:	4b22      	ldr	r3, [pc, #136]	; (8001c9c <SystemClock_Config+0xd0>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a21      	ldr	r2, [pc, #132]	; (8001c9c <SystemClock_Config+0xd0>)
 8001c16:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c1a:	6013      	str	r3, [r2, #0]
 8001c1c:	4b1f      	ldr	r3, [pc, #124]	; (8001c9c <SystemClock_Config+0xd0>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001c28:	2305      	movs	r3, #5
 8001c2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001c32:	2301      	movs	r3, #1
 8001c34:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c36:	2302      	movs	r3, #2
 8001c38:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c3a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001c40:	2319      	movs	r3, #25
 8001c42:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001c44:	23c0      	movs	r3, #192	; 0xc0
 8001c46:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c4c:	2304      	movs	r3, #4
 8001c4e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c50:	f107 0320 	add.w	r3, r7, #32
 8001c54:	4618      	mov	r0, r3
 8001c56:	f003 fc85 	bl	8005564 <HAL_RCC_OscConfig>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001c60:	f000 f830 	bl	8001cc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c64:	230f      	movs	r3, #15
 8001c66:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001c6c:	2380      	movs	r3, #128	; 0x80
 8001c6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c74:	2300      	movs	r3, #0
 8001c76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001c78:	f107 030c 	add.w	r3, r7, #12
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f003 ff98 	bl	8005bb4 <HAL_RCC_ClockConfig>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c8a:	f000 f81b 	bl	8001cc4 <Error_Handler>
  }
}
 8001c8e:	bf00      	nop
 8001c90:	3750      	adds	r7, #80	; 0x50
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	40007000 	.word	0x40007000

08001ca0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  if (htim->Instance == TIM1) {

  }
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a04      	ldr	r2, [pc, #16]	; (8001cc0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d101      	bne.n	8001cb6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001cb2:	f001 f861 	bl	8002d78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40000c00 	.word	0x40000c00

08001cc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cc8:	b672      	cpsid	i
}
 8001cca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ccc:	e7fe      	b.n	8001ccc <Error_Handler+0x8>

08001cce <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	b083      	sub	sp, #12
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
 8001cd6:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001cd8:	bf00      	nop
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001cea:	1d3b      	adds	r3, r7, #4
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001cfc:	4b24      	ldr	r3, [pc, #144]	; (8001d90 <MX_RTC_Init+0xac>)
 8001cfe:	4a25      	ldr	r2, [pc, #148]	; (8001d94 <MX_RTC_Init+0xb0>)
 8001d00:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001d02:	4b23      	ldr	r3, [pc, #140]	; (8001d90 <MX_RTC_Init+0xac>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001d08:	4b21      	ldr	r3, [pc, #132]	; (8001d90 <MX_RTC_Init+0xac>)
 8001d0a:	227f      	movs	r2, #127	; 0x7f
 8001d0c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001d0e:	4b20      	ldr	r3, [pc, #128]	; (8001d90 <MX_RTC_Init+0xac>)
 8001d10:	22ff      	movs	r2, #255	; 0xff
 8001d12:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001d14:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <MX_RTC_Init+0xac>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001d1a:	4b1d      	ldr	r3, [pc, #116]	; (8001d90 <MX_RTC_Init+0xac>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001d20:	4b1b      	ldr	r3, [pc, #108]	; (8001d90 <MX_RTC_Init+0xac>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001d26:	481a      	ldr	r0, [pc, #104]	; (8001d90 <MX_RTC_Init+0xac>)
 8001d28:	f004 fc14 	bl	8006554 <HAL_RTC_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001d32:	f7ff ffc7 	bl	8001cc4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	4619      	mov	r1, r3
 8001d50:	480f      	ldr	r0, [pc, #60]	; (8001d90 <MX_RTC_Init+0xac>)
 8001d52:	f004 fcd7 	bl	8006704 <HAL_RTC_SetTime>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001d5c:	f7ff ffb2 	bl	8001cc4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8001d60:	2305      	movs	r3, #5
 8001d62:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8001d64:	2305      	movs	r3, #5
 8001d66:	707b      	strb	r3, [r7, #1]
  sDate.Date = 7;
 8001d68:	2307      	movs	r3, #7
 8001d6a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 22;
 8001d6c:	2316      	movs	r3, #22
 8001d6e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001d70:	463b      	mov	r3, r7
 8001d72:	2200      	movs	r2, #0
 8001d74:	4619      	mov	r1, r3
 8001d76:	4806      	ldr	r0, [pc, #24]	; (8001d90 <MX_RTC_Init+0xac>)
 8001d78:	f004 fe0c 	bl	8006994 <HAL_RTC_SetDate>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001d82:	f7ff ff9f 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001d86:	bf00      	nop
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20001308 	.word	0x20001308
 8001d94:	40002800 	.word	0x40002800

08001d98 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b088      	sub	sp, #32
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001da0:	f107 0308 	add.w	r3, r7, #8
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]
 8001db0:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a0c      	ldr	r2, [pc, #48]	; (8001de8 <HAL_RTC_MspInit+0x50>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d111      	bne.n	8001de0 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001dc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dc4:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dc6:	f107 0308 	add.w	r3, r7, #8
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f004 f9ac 	bl	8006128 <HAL_RCCEx_PeriphCLKConfig>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001dd6:	f7ff ff75 	bl	8001cc4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001dda:	4b04      	ldr	r3, [pc, #16]	; (8001dec <HAL_RTC_MspInit+0x54>)
 8001ddc:	2201      	movs	r2, #1
 8001dde:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001de0:	bf00      	nop
 8001de2:	3720      	adds	r7, #32
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40002800 	.word	0x40002800
 8001dec:	42470e3c 	.word	0x42470e3c

08001df0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001df4:	4b17      	ldr	r3, [pc, #92]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001df6:	4a18      	ldr	r2, [pc, #96]	; (8001e58 <MX_SPI1_Init+0x68>)
 8001df8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dfa:	4b16      	ldr	r3, [pc, #88]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001dfc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e02:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e08:	4b12      	ldr	r3, [pc, #72]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e0e:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e14:	4b0f      	ldr	r3, [pc, #60]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e1a:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001e1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e20:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e22:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e28:	4b0a      	ldr	r3, [pc, #40]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e2e:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e34:	4b07      	ldr	r3, [pc, #28]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e3a:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001e3c:	220a      	movs	r2, #10
 8001e3e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e40:	4804      	ldr	r0, [pc, #16]	; (8001e54 <MX_SPI1_Init+0x64>)
 8001e42:	f004 ff71 	bl	8006d28 <HAL_SPI_Init>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001e4c:	f7ff ff3a 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e50:	bf00      	nop
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20001328 	.word	0x20001328
 8001e58:	40013000 	.word	0x40013000

08001e5c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	; 0x28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a19      	ldr	r2, [pc, #100]	; (8001ee0 <HAL_SPI_MspInit+0x84>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d12b      	bne.n	8001ed6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	613b      	str	r3, [r7, #16]
 8001e82:	4b18      	ldr	r3, [pc, #96]	; (8001ee4 <HAL_SPI_MspInit+0x88>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e86:	4a17      	ldr	r2, [pc, #92]	; (8001ee4 <HAL_SPI_MspInit+0x88>)
 8001e88:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e8e:	4b15      	ldr	r3, [pc, #84]	; (8001ee4 <HAL_SPI_MspInit+0x88>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <HAL_SPI_MspInit+0x88>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	4a10      	ldr	r2, [pc, #64]	; (8001ee4 <HAL_SPI_MspInit+0x88>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <HAL_SPI_MspInit+0x88>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001eb6:	23a0      	movs	r3, #160	; 0xa0
 8001eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ec6:	2305      	movs	r3, #5
 8001ec8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eca:	f107 0314 	add.w	r3, r7, #20
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <HAL_SPI_MspInit+0x8c>)
 8001ed2:	f001 fdb3 	bl	8003a3c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001ed6:	bf00      	nop
 8001ed8:	3728      	adds	r7, #40	; 0x28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40013000 	.word	0x40013000
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	40020000 	.word	0x40020000

08001eec <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	2110      	movs	r1, #16
 8001ef4:	4802      	ldr	r0, [pc, #8]	; (8001f00 <ST7735_Select+0x14>)
 8001ef6:	f002 f83b 	bl	8003f70 <HAL_GPIO_WritePin>
}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40020000 	.word	0x40020000

08001f04 <ST7735_Unselect>:

void ST7735_Unselect() {
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001f08:	2201      	movs	r2, #1
 8001f0a:	2110      	movs	r1, #16
 8001f0c:	4802      	ldr	r0, [pc, #8]	; (8001f18 <ST7735_Unselect+0x14>)
 8001f0e:	f002 f82f 	bl	8003f70 <HAL_GPIO_WritePin>
}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40020000 	.word	0x40020000

08001f1c <ST7735_Reset>:

static void ST7735_Reset() {
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8001f20:	2200      	movs	r2, #0
 8001f22:	2108      	movs	r1, #8
 8001f24:	4806      	ldr	r0, [pc, #24]	; (8001f40 <ST7735_Reset+0x24>)
 8001f26:	f002 f823 	bl	8003f70 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001f2a:	2005      	movs	r0, #5
 8001f2c:	f000 ff44 	bl	8002db8 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8001f30:	2201      	movs	r2, #1
 8001f32:	2108      	movs	r1, #8
 8001f34:	4802      	ldr	r0, [pc, #8]	; (8001f40 <ST7735_Reset+0x24>)
 8001f36:	f002 f81b 	bl	8003f70 <HAL_GPIO_WritePin>
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40020000 	.word	0x40020000

08001f44 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	2104      	movs	r1, #4
 8001f52:	4807      	ldr	r0, [pc, #28]	; (8001f70 <ST7735_WriteCommand+0x2c>)
 8001f54:	f002 f80c 	bl	8003f70 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001f58:	1df9      	adds	r1, r7, #7
 8001f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5e:	2201      	movs	r2, #1
 8001f60:	4804      	ldr	r0, [pc, #16]	; (8001f74 <ST7735_WriteCommand+0x30>)
 8001f62:	f005 f87d 	bl	8007060 <HAL_SPI_Transmit>
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40020000 	.word	0x40020000
 8001f74:	20001328 	.word	0x20001328

08001f78 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001f82:	2201      	movs	r2, #1
 8001f84:	2104      	movs	r1, #4
 8001f86:	4807      	ldr	r0, [pc, #28]	; (8001fa4 <ST7735_WriteData+0x2c>)
 8001f88:	f001 fff2 	bl	8003f70 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	f04f 33ff 	mov.w	r3, #4294967295
 8001f94:	6879      	ldr	r1, [r7, #4]
 8001f96:	4804      	ldr	r0, [pc, #16]	; (8001fa8 <ST7735_WriteData+0x30>)
 8001f98:	f005 f862 	bl	8007060 <HAL_SPI_Transmit>
}
 8001f9c:	bf00      	nop
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40020000 	.word	0x40020000
 8001fa8:	20001328 	.word	0x20001328

08001fac <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	607a      	str	r2, [r7, #4]
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8001fbe:	e034      	b.n	800202a <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	1c5a      	adds	r2, r3, #1
 8001fc4:	607a      	str	r2, [r7, #4]
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8001fca:	7afb      	ldrb	r3, [r7, #11]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ffb9 	bl	8001f44 <ST7735_WriteCommand>

        numArgs = *addr++;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	1c5a      	adds	r2, r3, #1
 8001fd6:	607a      	str	r2, [r7, #4]
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8001fdc:	7abb      	ldrb	r3, [r7, #10]
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fe4:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8001fe6:	7abb      	ldrb	r3, [r7, #10]
 8001fe8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fec:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8001fee:	7abb      	ldrb	r3, [r7, #10]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d008      	beq.n	8002006 <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001ff4:	7abb      	ldrb	r3, [r7, #10]
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f7ff ffbd 	bl	8001f78 <ST7735_WriteData>
            addr += numArgs;
 8001ffe:	7abb      	ldrb	r3, [r7, #10]
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	4413      	add	r3, r2
 8002004:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8002006:	89bb      	ldrh	r3, [r7, #12]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00e      	beq.n	800202a <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	1c5a      	adds	r2, r3, #1
 8002010:	607a      	str	r2, [r7, #4]
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8002016:	89bb      	ldrh	r3, [r7, #12]
 8002018:	2bff      	cmp	r3, #255	; 0xff
 800201a:	d102      	bne.n	8002022 <ST7735_ExecuteCommandList+0x76>
 800201c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002020:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8002022:	89bb      	ldrh	r3, [r7, #12]
 8002024:	4618      	mov	r0, r3
 8002026:	f000 fec7 	bl	8002db8 <HAL_Delay>
    while(numCommands--) {
 800202a:	7bfb      	ldrb	r3, [r7, #15]
 800202c:	1e5a      	subs	r2, r3, #1
 800202e:	73fa      	strb	r2, [r7, #15]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1c5      	bne.n	8001fc0 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8002034:	bf00      	nop
 8002036:	bf00      	nop
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 800203e:	b590      	push	{r4, r7, lr}
 8002040:	b085      	sub	sp, #20
 8002042:	af00      	add	r7, sp, #0
 8002044:	4604      	mov	r4, r0
 8002046:	4608      	mov	r0, r1
 8002048:	4611      	mov	r1, r2
 800204a:	461a      	mov	r2, r3
 800204c:	4623      	mov	r3, r4
 800204e:	71fb      	strb	r3, [r7, #7]
 8002050:	4603      	mov	r3, r0
 8002052:	71bb      	strb	r3, [r7, #6]
 8002054:	460b      	mov	r3, r1
 8002056:	717b      	strb	r3, [r7, #5]
 8002058:	4613      	mov	r3, r2
 800205a:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 800205c:	202a      	movs	r0, #42	; 0x2a
 800205e:	f7ff ff71 	bl	8001f44 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8002062:	2300      	movs	r3, #0
 8002064:	733b      	strb	r3, [r7, #12]
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	3301      	adds	r3, #1
 800206a:	b2db      	uxtb	r3, r3
 800206c:	737b      	strb	r3, [r7, #13]
 800206e:	2300      	movs	r3, #0
 8002070:	73bb      	strb	r3, [r7, #14]
 8002072:	797b      	ldrb	r3, [r7, #5]
 8002074:	3301      	adds	r3, #1
 8002076:	b2db      	uxtb	r3, r3
 8002078:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800207a:	f107 030c 	add.w	r3, r7, #12
 800207e:	2104      	movs	r1, #4
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff ff79 	bl	8001f78 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8002086:	202b      	movs	r0, #43	; 0x2b
 8002088:	f7ff ff5c 	bl	8001f44 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 800208c:	79bb      	ldrb	r3, [r7, #6]
 800208e:	331a      	adds	r3, #26
 8002090:	b2db      	uxtb	r3, r3
 8002092:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8002094:	793b      	ldrb	r3, [r7, #4]
 8002096:	331a      	adds	r3, #26
 8002098:	b2db      	uxtb	r3, r3
 800209a:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800209c:	f107 030c 	add.w	r3, r7, #12
 80020a0:	2104      	movs	r1, #4
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7ff ff68 	bl	8001f78 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80020a8:	202c      	movs	r0, #44	; 0x2c
 80020aa:	f7ff ff4b 	bl	8001f44 <ST7735_WriteCommand>
}
 80020ae:	bf00      	nop
 80020b0:	3714      	adds	r7, #20
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd90      	pop	{r4, r7, pc}
	...

080020b8 <ST7735_Init>:

void ST7735_Init() {
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
    ST7735_Select();
 80020bc:	f7ff ff16 	bl	8001eec <ST7735_Select>
    ST7735_Reset();
 80020c0:	f7ff ff2c 	bl	8001f1c <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 80020c4:	4806      	ldr	r0, [pc, #24]	; (80020e0 <ST7735_Init+0x28>)
 80020c6:	f7ff ff71 	bl	8001fac <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 80020ca:	4806      	ldr	r0, [pc, #24]	; (80020e4 <ST7735_Init+0x2c>)
 80020cc:	f7ff ff6e 	bl	8001fac <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 80020d0:	4805      	ldr	r0, [pc, #20]	; (80020e8 <ST7735_Init+0x30>)
 80020d2:	f7ff ff6b 	bl	8001fac <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 80020d6:	f7ff ff15 	bl	8001f04 <ST7735_Unselect>
}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	08013860 	.word	0x08013860
 80020e4:	0801389c 	.word	0x0801389c
 80020e8:	080138ac 	.word	0x080138ac

080020ec <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80020ec:	b082      	sub	sp, #8
 80020ee:	b590      	push	{r4, r7, lr}
 80020f0:	b089      	sub	sp, #36	; 0x24
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	637b      	str	r3, [r7, #52]	; 0x34
 80020f6:	4603      	mov	r3, r0
 80020f8:	80fb      	strh	r3, [r7, #6]
 80020fa:	460b      	mov	r3, r1
 80020fc:	80bb      	strh	r3, [r7, #4]
 80020fe:	4613      	mov	r3, r2
 8002100:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	b2d8      	uxtb	r0, r3
 8002106:	88bb      	ldrh	r3, [r7, #4]
 8002108:	b2d9      	uxtb	r1, r3
 800210a:	88fb      	ldrh	r3, [r7, #6]
 800210c:	b2da      	uxtb	r2, r3
 800210e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002112:	4413      	add	r3, r2
 8002114:	b2db      	uxtb	r3, r3
 8002116:	3b01      	subs	r3, #1
 8002118:	b2dc      	uxtb	r4, r3
 800211a:	88bb      	ldrh	r3, [r7, #4]
 800211c:	b2da      	uxtb	r2, r3
 800211e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002122:	4413      	add	r3, r2
 8002124:	b2db      	uxtb	r3, r3
 8002126:	3b01      	subs	r3, #1
 8002128:	b2db      	uxtb	r3, r3
 800212a:	4622      	mov	r2, r4
 800212c:	f7ff ff87 	bl	800203e <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8002130:	2300      	movs	r3, #0
 8002132:	61fb      	str	r3, [r7, #28]
 8002134:	e043      	b.n	80021be <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 8002136:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002138:	78fb      	ldrb	r3, [r7, #3]
 800213a:	3b20      	subs	r3, #32
 800213c:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8002140:	fb01 f303 	mul.w	r3, r1, r3
 8002144:	4619      	mov	r1, r3
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	440b      	add	r3, r1
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	4413      	add	r3, r2
 800214e:	881b      	ldrh	r3, [r3, #0]
 8002150:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8002152:	2300      	movs	r3, #0
 8002154:	61bb      	str	r3, [r7, #24]
 8002156:	e029      	b.n	80021ac <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d00e      	beq.n	8002186 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8002168:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800216a:	0a1b      	lsrs	r3, r3, #8
 800216c:	b29b      	uxth	r3, r3
 800216e:	b2db      	uxtb	r3, r3
 8002170:	743b      	strb	r3, [r7, #16]
 8002172:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002174:	b2db      	uxtb	r3, r3
 8002176:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8002178:	f107 0310 	add.w	r3, r7, #16
 800217c:	2102      	movs	r1, #2
 800217e:	4618      	mov	r0, r3
 8002180:	f7ff fefa 	bl	8001f78 <ST7735_WriteData>
 8002184:	e00f      	b.n	80021a6 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8002186:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800218a:	0a1b      	lsrs	r3, r3, #8
 800218c:	b29b      	uxth	r3, r3
 800218e:	b2db      	uxtb	r3, r3
 8002190:	733b      	strb	r3, [r7, #12]
 8002192:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002196:	b2db      	uxtb	r3, r3
 8002198:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 800219a:	f107 030c 	add.w	r3, r7, #12
 800219e:	2102      	movs	r1, #2
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7ff fee9 	bl	8001f78 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	3301      	adds	r3, #1
 80021aa:	61bb      	str	r3, [r7, #24]
 80021ac:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80021b0:	461a      	mov	r2, r3
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d3cf      	bcc.n	8002158 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	3301      	adds	r3, #1
 80021bc:	61fb      	str	r3, [r7, #28]
 80021be:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80021c2:	461a      	mov	r2, r3
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d3b5      	bcc.n	8002136 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 80021ca:	bf00      	nop
 80021cc:	bf00      	nop
 80021ce:	3724      	adds	r7, #36	; 0x24
 80021d0:	46bd      	mov	sp, r7
 80021d2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80021d6:	b002      	add	sp, #8
 80021d8:	4770      	bx	lr

080021da <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80021da:	b082      	sub	sp, #8
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af04      	add	r7, sp, #16
 80021e2:	603a      	str	r2, [r7, #0]
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	4603      	mov	r3, r0
 80021e8:	80fb      	strh	r3, [r7, #6]
 80021ea:	460b      	mov	r3, r1
 80021ec:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 80021ee:	f7ff fe7d 	bl	8001eec <ST7735_Select>

    while(*str) {
 80021f2:	e02d      	b.n	8002250 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 80021f4:	88fb      	ldrh	r3, [r7, #6]
 80021f6:	7d3a      	ldrb	r2, [r7, #20]
 80021f8:	4413      	add	r3, r2
 80021fa:	2b9f      	cmp	r3, #159	; 0x9f
 80021fc:	dd13      	ble.n	8002226 <ST7735_WriteString+0x4c>
            x = 0;
 80021fe:	2300      	movs	r3, #0
 8002200:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8002202:	7d7b      	ldrb	r3, [r7, #21]
 8002204:	b29a      	uxth	r2, r3
 8002206:	88bb      	ldrh	r3, [r7, #4]
 8002208:	4413      	add	r3, r2
 800220a:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 800220c:	88bb      	ldrh	r3, [r7, #4]
 800220e:	7d7a      	ldrb	r2, [r7, #21]
 8002210:	4413      	add	r3, r2
 8002212:	2b4f      	cmp	r3, #79	; 0x4f
 8002214:	dc21      	bgt.n	800225a <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	2b20      	cmp	r3, #32
 800221c:	d103      	bne.n	8002226 <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	3301      	adds	r3, #1
 8002222:	603b      	str	r3, [r7, #0]
                continue;
 8002224:	e014      	b.n	8002250 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	781a      	ldrb	r2, [r3, #0]
 800222a:	88b9      	ldrh	r1, [r7, #4]
 800222c:	88f8      	ldrh	r0, [r7, #6]
 800222e:	8c3b      	ldrh	r3, [r7, #32]
 8002230:	9302      	str	r3, [sp, #8]
 8002232:	8bbb      	ldrh	r3, [r7, #28]
 8002234:	9301      	str	r3, [sp, #4]
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	f7ff ff56 	bl	80020ec <ST7735_WriteChar>
        x += font.width;
 8002240:	7d3b      	ldrb	r3, [r7, #20]
 8002242:	b29a      	uxth	r2, r3
 8002244:	88fb      	ldrh	r3, [r7, #6]
 8002246:	4413      	add	r3, r2
 8002248:	80fb      	strh	r3, [r7, #6]
        str++;
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	3301      	adds	r3, #1
 800224e:	603b      	str	r3, [r7, #0]
    while(*str) {
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1cd      	bne.n	80021f4 <ST7735_WriteString+0x1a>
 8002258:	e000      	b.n	800225c <ST7735_WriteString+0x82>
                break;
 800225a:	bf00      	nop
    }

    ST7735_Unselect();
 800225c:	f7ff fe52 	bl	8001f04 <ST7735_Unselect>
}
 8002260:	bf00      	nop
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800226a:	b002      	add	sp, #8
 800226c:	4770      	bx	lr
	...

08002270 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8002270:	b590      	push	{r4, r7, lr}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	4604      	mov	r4, r0
 8002278:	4608      	mov	r0, r1
 800227a:	4611      	mov	r1, r2
 800227c:	461a      	mov	r2, r3
 800227e:	4623      	mov	r3, r4
 8002280:	80fb      	strh	r3, [r7, #6]
 8002282:	4603      	mov	r3, r0
 8002284:	80bb      	strh	r3, [r7, #4]
 8002286:	460b      	mov	r3, r1
 8002288:	807b      	strh	r3, [r7, #2]
 800228a:	4613      	mov	r3, r2
 800228c:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800228e:	88fb      	ldrh	r3, [r7, #6]
 8002290:	2b9f      	cmp	r3, #159	; 0x9f
 8002292:	d857      	bhi.n	8002344 <ST7735_FillRectangle+0xd4>
 8002294:	88bb      	ldrh	r3, [r7, #4]
 8002296:	2b4f      	cmp	r3, #79	; 0x4f
 8002298:	d854      	bhi.n	8002344 <ST7735_FillRectangle+0xd4>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 800229a:	88fa      	ldrh	r2, [r7, #6]
 800229c:	887b      	ldrh	r3, [r7, #2]
 800229e:	4413      	add	r3, r2
 80022a0:	2ba0      	cmp	r3, #160	; 0xa0
 80022a2:	dd03      	ble.n	80022ac <ST7735_FillRectangle+0x3c>
 80022a4:	88fb      	ldrh	r3, [r7, #6]
 80022a6:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 80022aa:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 80022ac:	88ba      	ldrh	r2, [r7, #4]
 80022ae:	883b      	ldrh	r3, [r7, #0]
 80022b0:	4413      	add	r3, r2
 80022b2:	2b50      	cmp	r3, #80	; 0x50
 80022b4:	dd03      	ble.n	80022be <ST7735_FillRectangle+0x4e>
 80022b6:	88bb      	ldrh	r3, [r7, #4]
 80022b8:	f1c3 0350 	rsb	r3, r3, #80	; 0x50
 80022bc:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 80022be:	f7ff fe15 	bl	8001eec <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80022c2:	88fb      	ldrh	r3, [r7, #6]
 80022c4:	b2d8      	uxtb	r0, r3
 80022c6:	88bb      	ldrh	r3, [r7, #4]
 80022c8:	b2d9      	uxtb	r1, r3
 80022ca:	88fb      	ldrh	r3, [r7, #6]
 80022cc:	b2da      	uxtb	r2, r3
 80022ce:	887b      	ldrh	r3, [r7, #2]
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	4413      	add	r3, r2
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	3b01      	subs	r3, #1
 80022d8:	b2dc      	uxtb	r4, r3
 80022da:	88bb      	ldrh	r3, [r7, #4]
 80022dc:	b2da      	uxtb	r2, r3
 80022de:	883b      	ldrh	r3, [r7, #0]
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	4413      	add	r3, r2
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	3b01      	subs	r3, #1
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	4622      	mov	r2, r4
 80022ec:	f7ff fea7 	bl	800203e <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80022f0:	8c3b      	ldrh	r3, [r7, #32]
 80022f2:	0a1b      	lsrs	r3, r3, #8
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	733b      	strb	r3, [r7, #12]
 80022fa:	8c3b      	ldrh	r3, [r7, #32]
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8002300:	2201      	movs	r2, #1
 8002302:	2104      	movs	r1, #4
 8002304:	4811      	ldr	r0, [pc, #68]	; (800234c <ST7735_FillRectangle+0xdc>)
 8002306:	f001 fe33 	bl	8003f70 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 800230a:	883b      	ldrh	r3, [r7, #0]
 800230c:	80bb      	strh	r3, [r7, #4]
 800230e:	e013      	b.n	8002338 <ST7735_FillRectangle+0xc8>
        for(x = w; x > 0; x--) {
 8002310:	887b      	ldrh	r3, [r7, #2]
 8002312:	80fb      	strh	r3, [r7, #6]
 8002314:	e00a      	b.n	800232c <ST7735_FillRectangle+0xbc>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8002316:	f107 010c 	add.w	r1, r7, #12
 800231a:	f04f 33ff 	mov.w	r3, #4294967295
 800231e:	2202      	movs	r2, #2
 8002320:	480b      	ldr	r0, [pc, #44]	; (8002350 <ST7735_FillRectangle+0xe0>)
 8002322:	f004 fe9d 	bl	8007060 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8002326:	88fb      	ldrh	r3, [r7, #6]
 8002328:	3b01      	subs	r3, #1
 800232a:	80fb      	strh	r3, [r7, #6]
 800232c:	88fb      	ldrh	r3, [r7, #6]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f1      	bne.n	8002316 <ST7735_FillRectangle+0xa6>
    for(y = h; y > 0; y--) {
 8002332:	88bb      	ldrh	r3, [r7, #4]
 8002334:	3b01      	subs	r3, #1
 8002336:	80bb      	strh	r3, [r7, #4]
 8002338:	88bb      	ldrh	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1e8      	bne.n	8002310 <ST7735_FillRectangle+0xa0>
        }
    }

    ST7735_Unselect();
 800233e:	f7ff fde1 	bl	8001f04 <ST7735_Unselect>
 8002342:	e000      	b.n	8002346 <ST7735_FillRectangle+0xd6>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8002344:	bf00      	nop
}
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	bd90      	pop	{r4, r7, pc}
 800234c:	40020000 	.word	0x40020000
 8002350:	20001328 	.word	0x20001328

08002354 <ST7735_FillRectangleFast>:

void ST7735_FillRectangleFast(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8002354:	b590      	push	{r4, r7, lr}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	4604      	mov	r4, r0
 800235c:	4608      	mov	r0, r1
 800235e:	4611      	mov	r1, r2
 8002360:	461a      	mov	r2, r3
 8002362:	4623      	mov	r3, r4
 8002364:	80fb      	strh	r3, [r7, #6]
 8002366:	4603      	mov	r3, r0
 8002368:	80bb      	strh	r3, [r7, #4]
 800236a:	460b      	mov	r3, r1
 800236c:	807b      	strh	r3, [r7, #2]
 800236e:	4613      	mov	r3, r2
 8002370:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8002372:	88fb      	ldrh	r3, [r7, #6]
 8002374:	2b9f      	cmp	r3, #159	; 0x9f
 8002376:	d869      	bhi.n	800244c <ST7735_FillRectangleFast+0xf8>
 8002378:	88bb      	ldrh	r3, [r7, #4]
 800237a:	2b4f      	cmp	r3, #79	; 0x4f
 800237c:	d866      	bhi.n	800244c <ST7735_FillRectangleFast+0xf8>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 800237e:	88fa      	ldrh	r2, [r7, #6]
 8002380:	887b      	ldrh	r3, [r7, #2]
 8002382:	4413      	add	r3, r2
 8002384:	2ba0      	cmp	r3, #160	; 0xa0
 8002386:	dd03      	ble.n	8002390 <ST7735_FillRectangleFast+0x3c>
 8002388:	88fb      	ldrh	r3, [r7, #6]
 800238a:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800238e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8002390:	88ba      	ldrh	r2, [r7, #4]
 8002392:	883b      	ldrh	r3, [r7, #0]
 8002394:	4413      	add	r3, r2
 8002396:	2b50      	cmp	r3, #80	; 0x50
 8002398:	dd03      	ble.n	80023a2 <ST7735_FillRectangleFast+0x4e>
 800239a:	88bb      	ldrh	r3, [r7, #4]
 800239c:	f1c3 0350 	rsb	r3, r3, #80	; 0x50
 80023a0:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 80023a2:	f7ff fda3 	bl	8001eec <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80023a6:	88fb      	ldrh	r3, [r7, #6]
 80023a8:	b2d8      	uxtb	r0, r3
 80023aa:	88bb      	ldrh	r3, [r7, #4]
 80023ac:	b2d9      	uxtb	r1, r3
 80023ae:	88fb      	ldrh	r3, [r7, #6]
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	887b      	ldrh	r3, [r7, #2]
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	4413      	add	r3, r2
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	3b01      	subs	r3, #1
 80023bc:	b2dc      	uxtb	r4, r3
 80023be:	88bb      	ldrh	r3, [r7, #4]
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	883b      	ldrh	r3, [r7, #0]
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	4413      	add	r3, r2
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	3b01      	subs	r3, #1
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	4622      	mov	r2, r4
 80023d0:	f7ff fe35 	bl	800203e <ST7735_SetAddressWindow>

    // Prepare whole line in a single buffer
    uint8_t pixel[] = { color >> 8, color & 0xFF };
 80023d4:	8c3b      	ldrh	r3, [r7, #32]
 80023d6:	0a1b      	lsrs	r3, r3, #8
 80023d8:	b29b      	uxth	r3, r3
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	723b      	strb	r3, [r7, #8]
 80023de:	8c3b      	ldrh	r3, [r7, #32]
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	727b      	strb	r3, [r7, #9]
    uint8_t *line = malloc(w * sizeof(pixel));
 80023e4:	887b      	ldrh	r3, [r7, #2]
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	4618      	mov	r0, r3
 80023ea:	f00e faab 	bl	8010944 <malloc>
 80023ee:	4603      	mov	r3, r0
 80023f0:	60fb      	str	r3, [r7, #12]
    for(x = 0; x < w; ++x)
 80023f2:	2300      	movs	r3, #0
 80023f4:	80fb      	strh	r3, [r7, #6]
 80023f6:	e008      	b.n	800240a <ST7735_FillRectangleFast+0xb6>
    	memcpy(line + x * sizeof(pixel), pixel, sizeof(pixel));
 80023f8:	88fb      	ldrh	r3, [r7, #6]
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	4413      	add	r3, r2
 8002400:	893a      	ldrh	r2, [r7, #8]
 8002402:	801a      	strh	r2, [r3, #0]
    for(x = 0; x < w; ++x)
 8002404:	88fb      	ldrh	r3, [r7, #6]
 8002406:	3301      	adds	r3, #1
 8002408:	80fb      	strh	r3, [r7, #6]
 800240a:	88fa      	ldrh	r2, [r7, #6]
 800240c:	887b      	ldrh	r3, [r7, #2]
 800240e:	429a      	cmp	r2, r3
 8002410:	d3f2      	bcc.n	80023f8 <ST7735_FillRectangleFast+0xa4>

    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8002412:	2201      	movs	r2, #1
 8002414:	2104      	movs	r1, #4
 8002416:	480f      	ldr	r0, [pc, #60]	; (8002454 <ST7735_FillRectangleFast+0x100>)
 8002418:	f001 fdaa 	bl	8003f70 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 800241c:	883b      	ldrh	r3, [r7, #0]
 800241e:	80bb      	strh	r3, [r7, #4]
 8002420:	e00b      	b.n	800243a <ST7735_FillRectangleFast+0xe6>
        HAL_SPI_Transmit(&ST7735_SPI_PORT, line, w * sizeof(pixel), HAL_MAX_DELAY);
 8002422:	887b      	ldrh	r3, [r7, #2]
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	b29a      	uxth	r2, r3
 8002428:	f04f 33ff 	mov.w	r3, #4294967295
 800242c:	68f9      	ldr	r1, [r7, #12]
 800242e:	480a      	ldr	r0, [pc, #40]	; (8002458 <ST7735_FillRectangleFast+0x104>)
 8002430:	f004 fe16 	bl	8007060 <HAL_SPI_Transmit>
    for(y = h; y > 0; y--)
 8002434:	88bb      	ldrh	r3, [r7, #4]
 8002436:	3b01      	subs	r3, #1
 8002438:	80bb      	strh	r3, [r7, #4]
 800243a:	88bb      	ldrh	r3, [r7, #4]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d1f0      	bne.n	8002422 <ST7735_FillRectangleFast+0xce>

    free(line);
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f00e fa87 	bl	8010954 <free>
    ST7735_Unselect();
 8002446:	f7ff fd5d 	bl	8001f04 <ST7735_Unselect>
 800244a:	e000      	b.n	800244e <ST7735_FillRectangleFast+0xfa>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800244c:	bf00      	nop
}
 800244e:	3714      	adds	r7, #20
 8002450:	46bd      	mov	sp, r7
 8002452:	bd90      	pop	{r4, r7, pc}
 8002454:	40020000 	.word	0x40020000
 8002458:	20001328 	.word	0x20001328

0800245c <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color) {
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af02      	add	r7, sp, #8
 8002462:	4603      	mov	r3, r0
 8002464:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8002466:	88fb      	ldrh	r3, [r7, #6]
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	2350      	movs	r3, #80	; 0x50
 800246c:	22a0      	movs	r2, #160	; 0xa0
 800246e:	2100      	movs	r1, #0
 8002470:	2000      	movs	r0, #0
 8002472:	f7ff fefd 	bl	8002270 <ST7735_FillRectangle>
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <ST7735_FillScreenFast>:

void ST7735_FillScreenFast(uint16_t color) {
 800247e:	b580      	push	{r7, lr}
 8002480:	b084      	sub	sp, #16
 8002482:	af02      	add	r7, sp, #8
 8002484:	4603      	mov	r3, r0
 8002486:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangleFast(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8002488:	88fb      	ldrh	r3, [r7, #6]
 800248a:	9300      	str	r3, [sp, #0]
 800248c:	2350      	movs	r3, #80	; 0x50
 800248e:	22a0      	movs	r2, #160	; 0xa0
 8002490:	2100      	movs	r1, #0
 8002492:	2000      	movs	r0, #0
 8002494:	f7ff ff5e 	bl	8002354 <ST7735_FillRectangleFast>
}
 8002498:	bf00      	nop
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	607b      	str	r3, [r7, #4]
 80024aa:	4b12      	ldr	r3, [pc, #72]	; (80024f4 <HAL_MspInit+0x54>)
 80024ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ae:	4a11      	ldr	r2, [pc, #68]	; (80024f4 <HAL_MspInit+0x54>)
 80024b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024b4:	6453      	str	r3, [r2, #68]	; 0x44
 80024b6:	4b0f      	ldr	r3, [pc, #60]	; (80024f4 <HAL_MspInit+0x54>)
 80024b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024be:	607b      	str	r3, [r7, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	603b      	str	r3, [r7, #0]
 80024c6:	4b0b      	ldr	r3, [pc, #44]	; (80024f4 <HAL_MspInit+0x54>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ca:	4a0a      	ldr	r2, [pc, #40]	; (80024f4 <HAL_MspInit+0x54>)
 80024cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024d0:	6413      	str	r3, [r2, #64]	; 0x40
 80024d2:	4b08      	ldr	r3, [pc, #32]	; (80024f4 <HAL_MspInit+0x54>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024da:	603b      	str	r3, [r7, #0]
 80024dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80024de:	2200      	movs	r2, #0
 80024e0:	210f      	movs	r1, #15
 80024e2:	f06f 0001 	mvn.w	r0, #1
 80024e6:	f000 fd59 	bl	8002f9c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ea:	bf00      	nop
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	40023800 	.word	0x40023800

080024f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b08c      	sub	sp, #48	; 0x30
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002500:	2300      	movs	r3, #0
 8002502:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002504:	2300      	movs	r3, #0
 8002506:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
 8002508:	2200      	movs	r2, #0
 800250a:	6879      	ldr	r1, [r7, #4]
 800250c:	2032      	movs	r0, #50	; 0x32
 800250e:	f000 fd45 	bl	8002f9c <HAL_NVIC_SetPriority>

  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002512:	2032      	movs	r0, #50	; 0x32
 8002514:	f000 fd6e 	bl	8002ff4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002518:	2300      	movs	r3, #0
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	4b1e      	ldr	r3, [pc, #120]	; (8002598 <HAL_InitTick+0xa0>)
 800251e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002520:	4a1d      	ldr	r2, [pc, #116]	; (8002598 <HAL_InitTick+0xa0>)
 8002522:	f043 0308 	orr.w	r3, r3, #8
 8002526:	6413      	str	r3, [r2, #64]	; 0x40
 8002528:	4b1b      	ldr	r3, [pc, #108]	; (8002598 <HAL_InitTick+0xa0>)
 800252a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252c:	f003 0308 	and.w	r3, r3, #8
 8002530:	60fb      	str	r3, [r7, #12]
 8002532:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002534:	f107 0210 	add.w	r2, r7, #16
 8002538:	f107 0314 	add.w	r3, r7, #20
 800253c:	4611      	mov	r1, r2
 800253e:	4618      	mov	r0, r3
 8002540:	f003 fdc0 	bl	80060c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM5 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002544:	f003 fd96 	bl	8006074 <HAL_RCC_GetPCLK1Freq>
 8002548:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800254a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800254c:	4a13      	ldr	r2, [pc, #76]	; (800259c <HAL_InitTick+0xa4>)
 800254e:	fba2 2303 	umull	r2, r3, r2, r3
 8002552:	0c9b      	lsrs	r3, r3, #18
 8002554:	3b01      	subs	r3, #1
 8002556:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8002558:	4b11      	ldr	r3, [pc, #68]	; (80025a0 <HAL_InitTick+0xa8>)
 800255a:	4a12      	ldr	r2, [pc, #72]	; (80025a4 <HAL_InitTick+0xac>)
 800255c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 800255e:	4b10      	ldr	r3, [pc, #64]	; (80025a0 <HAL_InitTick+0xa8>)
 8002560:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002564:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8002566:	4a0e      	ldr	r2, [pc, #56]	; (80025a0 <HAL_InitTick+0xa8>)
 8002568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800256a:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 800256c:	4b0c      	ldr	r3, [pc, #48]	; (80025a0 <HAL_InitTick+0xa8>)
 800256e:	2200      	movs	r2, #0
 8002570:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002572:	4b0b      	ldr	r3, [pc, #44]	; (80025a0 <HAL_InitTick+0xa8>)
 8002574:	2200      	movs	r2, #0
 8002576:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 8002578:	4809      	ldr	r0, [pc, #36]	; (80025a0 <HAL_InitTick+0xa8>)
 800257a:	f004 ff87 	bl	800748c <HAL_TIM_Base_Init>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d104      	bne.n	800258e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8002584:	4806      	ldr	r0, [pc, #24]	; (80025a0 <HAL_InitTick+0xa8>)
 8002586:	f005 f847 	bl	8007618 <HAL_TIM_Base_Start_IT>
 800258a:	4603      	mov	r3, r0
 800258c:	e000      	b.n	8002590 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
}
 8002590:	4618      	mov	r0, r3
 8002592:	3730      	adds	r7, #48	; 0x30
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40023800 	.word	0x40023800
 800259c:	431bde83 	.word	0x431bde83
 80025a0:	20001380 	.word	0x20001380
 80025a4:	40000c00 	.word	0x40000c00

080025a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025ac:	e7fe      	b.n	80025ac <NMI_Handler+0x4>

080025ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025b2:	e7fe      	b.n	80025b2 <HardFault_Handler+0x4>

080025b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025b8:	e7fe      	b.n	80025b8 <MemManage_Handler+0x4>

080025ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025ba:	b480      	push	{r7}
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025be:	e7fe      	b.n	80025be <BusFault_Handler+0x4>

080025c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025c4:	e7fe      	b.n	80025c4 <UsageFault_Handler+0x4>

080025c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025c6:	b480      	push	{r7}
 80025c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 80025d8:	2001      	movs	r0, #1
 80025da:	f001 fd23 	bl	8004024 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80025de:	bf00      	nop
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80025e8:	4808      	ldr	r0, [pc, #32]	; (800260c <TIM1_UP_TIM10_IRQHandler+0x28>)
 80025ea:	f005 fbcf 	bl	8007d8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  ulHighFrequencyTimerTicks++;
 80025ee:	4b08      	ldr	r3, [pc, #32]	; (8002610 <TIM1_UP_TIM10_IRQHandler+0x2c>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	3301      	adds	r3, #1
 80025f4:	4a06      	ldr	r2, [pc, #24]	; (8002610 <TIM1_UP_TIM10_IRQHandler+0x2c>)
 80025f6:	6013      	str	r3, [r2, #0]
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80025f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025fc:	4805      	ldr	r0, [pc, #20]	; (8002614 <TIM1_UP_TIM10_IRQHandler+0x30>)
 80025fe:	f001 fce9 	bl	8003fd4 <HAL_GPIO_TogglePin>
  HAL_TIM_Base_Start_IT(&htim1);
 8002602:	4802      	ldr	r0, [pc, #8]	; (800260c <TIM1_UP_TIM10_IRQHandler+0x28>)
 8002604:	f005 f808 	bl	8007618 <HAL_TIM_Base_Start_IT>

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002608:	bf00      	nop
 800260a:	bd80      	pop	{r7, pc}
 800260c:	200013d8 	.word	0x200013d8
 8002610:	20001304 	.word	0x20001304
 8002614:	40020800 	.word	0x40020800

08002618 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800261c:	4808      	ldr	r0, [pc, #32]	; (8002640 <TIM3_IRQHandler+0x28>)
 800261e:	f005 fbb5 	bl	8007d8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
	if(TIM3->SR & TIM_SR_TIF){
 8002622:	4b08      	ldr	r3, [pc, #32]	; (8002644 <TIM3_IRQHandler+0x2c>)
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800262a:	2b00      	cmp	r3, #0
 800262c:	d005      	beq.n	800263a <TIM3_IRQHandler+0x22>
		/* Here code to execute */


		/* Interrupt enabled */
		TIM3->SR &= ~TIM_SR_TIF;
 800262e:	4b05      	ldr	r3, [pc, #20]	; (8002644 <TIM3_IRQHandler+0x2c>)
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	4a04      	ldr	r2, [pc, #16]	; (8002644 <TIM3_IRQHandler+0x2c>)
 8002634:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002638:	6113      	str	r3, [r2, #16]
	}
  /* USER CODE END TIM3_IRQn 1 */
}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20001420 	.word	0x20001420
 8002644:	40000400 	.word	0x40000400

08002648 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 800264c:	4802      	ldr	r0, [pc, #8]	; (8002658 <DMA1_Stream7_IRQHandler+0x10>)
 800264e:	f000 ff8b 	bl	8003568 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	200014b0 	.word	0x200014b0

0800265c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002660:	4802      	ldr	r0, [pc, #8]	; (800266c <TIM5_IRQHandler+0x10>)
 8002662:	f005 fb93 	bl	8007d8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	20001380 	.word	0x20001380

08002670 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002674:	4802      	ldr	r0, [pc, #8]	; (8002680 <OTG_FS_IRQHandler+0x10>)
 8002676:	f001 fe48 	bl	800430a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	2001c820 	.word	0x2001c820

08002684 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	80fb      	strh	r3, [r7, #6]
	int8_t buttonNumber = -1;
 800268e:	23ff      	movs	r3, #255	; 0xff
 8002690:	73fb      	strb	r3, [r7, #15]

    if(GPIO_Pin == BTN_Pin) {
 8002692:	88fb      	ldrh	r3, [r7, #6]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d101      	bne.n	800269c <HAL_GPIO_EXTI_Callback+0x18>
		buttonNumber = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	73fb      	strb	r3, [r7, #15]
    }

	if(buttonNumber < 0) {
 800269c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	db11      	blt.n	80026c8 <HAL_GPIO_EXTI_Callback+0x44>
		return;
	}

	// debounce
    uint32_t tstamp = HAL_GetTick();
 80026a4:	f000 fb7c 	bl	8002da0 <HAL_GetTick>
 80026a8:	60b8      	str	r0, [r7, #8]
    if(tstamp - lastPressed < 100)
 80026aa:	4b0a      	ldr	r3, [pc, #40]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x50>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b63      	cmp	r3, #99	; 0x63
 80026b4:	d90a      	bls.n	80026cc <HAL_GPIO_EXTI_Callback+0x48>
        return;
    lastPressed = tstamp;
 80026b6:	4a07      	ldr	r2, [pc, #28]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x50>)
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	6013      	str	r3, [r2, #0]

    buttonPressed[buttonNumber] = 1;
 80026bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c0:	4a05      	ldr	r2, [pc, #20]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x54>)
 80026c2:	2101      	movs	r1, #1
 80026c4:	54d1      	strb	r1, [r2, r3]
 80026c6:	e002      	b.n	80026ce <HAL_GPIO_EXTI_Callback+0x4a>
		return;
 80026c8:	bf00      	nop
 80026ca:	e000      	b.n	80026ce <HAL_GPIO_EXTI_Callback+0x4a>
        return;
 80026cc:	bf00      	nop
}
 80026ce:	3710      	adds	r7, #16
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	200013d0 	.word	0x200013d0
 80026d8:	200013c8 	.word	0x200013c8

080026dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026e4:	4a14      	ldr	r2, [pc, #80]	; (8002738 <_sbrk+0x5c>)
 80026e6:	4b15      	ldr	r3, [pc, #84]	; (800273c <_sbrk+0x60>)
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026f0:	4b13      	ldr	r3, [pc, #76]	; (8002740 <_sbrk+0x64>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d102      	bne.n	80026fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026f8:	4b11      	ldr	r3, [pc, #68]	; (8002740 <_sbrk+0x64>)
 80026fa:	4a12      	ldr	r2, [pc, #72]	; (8002744 <_sbrk+0x68>)
 80026fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026fe:	4b10      	ldr	r3, [pc, #64]	; (8002740 <_sbrk+0x64>)
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4413      	add	r3, r2
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	429a      	cmp	r2, r3
 800270a:	d207      	bcs.n	800271c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800270c:	f00e f8f0 	bl	80108f0 <__errno>
 8002710:	4603      	mov	r3, r0
 8002712:	220c      	movs	r2, #12
 8002714:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002716:	f04f 33ff 	mov.w	r3, #4294967295
 800271a:	e009      	b.n	8002730 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800271c:	4b08      	ldr	r3, [pc, #32]	; (8002740 <_sbrk+0x64>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002722:	4b07      	ldr	r3, [pc, #28]	; (8002740 <_sbrk+0x64>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4413      	add	r3, r2
 800272a:	4a05      	ldr	r2, [pc, #20]	; (8002740 <_sbrk+0x64>)
 800272c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800272e:	68fb      	ldr	r3, [r7, #12]
}
 8002730:	4618      	mov	r0, r3
 8002732:	3718      	adds	r7, #24
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20020000 	.word	0x20020000
 800273c:	00000800 	.word	0x00000800
 8002740:	200013d4 	.word	0x200013d4
 8002744:	2001cf58 	.word	0x2001cf58

08002748 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800274c:	4b06      	ldr	r3, [pc, #24]	; (8002768 <SystemInit+0x20>)
 800274e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002752:	4a05      	ldr	r2, [pc, #20]	; (8002768 <SystemInit+0x20>)
 8002754:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002758:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800275c:	bf00      	nop
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	e000ed00 	.word	0xe000ed00

0800276c <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim4_ch3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002772:	f107 0308 	add.w	r3, r7, #8
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	605a      	str	r2, [r3, #4]
 800277c:	609a      	str	r2, [r3, #8]
 800277e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002780:	463b      	mov	r3, r7
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]
 8002786:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002788:	4b1e      	ldr	r3, [pc, #120]	; (8002804 <MX_TIM1_Init+0x98>)
 800278a:	4a1f      	ldr	r2, [pc, #124]	; (8002808 <MX_TIM1_Init+0x9c>)
 800278c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 479;
 800278e:	4b1d      	ldr	r3, [pc, #116]	; (8002804 <MX_TIM1_Init+0x98>)
 8002790:	f240 12df 	movw	r2, #479	; 0x1df
 8002794:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002796:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <MX_TIM1_Init+0x98>)
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 800279c:	4b19      	ldr	r3, [pc, #100]	; (8002804 <MX_TIM1_Init+0x98>)
 800279e:	2264      	movs	r2, #100	; 0x64
 80027a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027a2:	4b18      	ldr	r3, [pc, #96]	; (8002804 <MX_TIM1_Init+0x98>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 100;
 80027a8:	4b16      	ldr	r3, [pc, #88]	; (8002804 <MX_TIM1_Init+0x98>)
 80027aa:	2264      	movs	r2, #100	; 0x64
 80027ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ae:	4b15      	ldr	r3, [pc, #84]	; (8002804 <MX_TIM1_Init+0x98>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80027b4:	4813      	ldr	r0, [pc, #76]	; (8002804 <MX_TIM1_Init+0x98>)
 80027b6:	f004 fe69 	bl	800748c <HAL_TIM_Base_Init>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80027c0:	f7ff fa80 	bl	8001cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80027ca:	f107 0308 	add.w	r3, r7, #8
 80027ce:	4619      	mov	r1, r3
 80027d0:	480c      	ldr	r0, [pc, #48]	; (8002804 <MX_TIM1_Init+0x98>)
 80027d2:	f005 fd89 	bl	80082e8 <HAL_TIM_ConfigClockSource>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80027dc:	f7ff fa72 	bl	8001cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80027e0:	2320      	movs	r3, #32
 80027e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027e4:	2300      	movs	r3, #0
 80027e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027e8:	463b      	mov	r3, r7
 80027ea:	4619      	mov	r1, r3
 80027ec:	4805      	ldr	r0, [pc, #20]	; (8002804 <MX_TIM1_Init+0x98>)
 80027ee:	f006 fca3 	bl	8009138 <HAL_TIMEx_MasterConfigSynchronization>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80027f8:	f7ff fa64 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80027fc:	bf00      	nop
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	200013d8 	.word	0x200013d8
 8002808:	40010000 	.word	0x40010000

0800280c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08c      	sub	sp, #48	; 0x30
 8002810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002812:	f107 030c 	add.w	r3, r7, #12
 8002816:	2224      	movs	r2, #36	; 0x24
 8002818:	2100      	movs	r1, #0
 800281a:	4618      	mov	r0, r3
 800281c:	f00e f8b0 	bl	8010980 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002820:	1d3b      	adds	r3, r7, #4
 8002822:	2200      	movs	r2, #0
 8002824:	601a      	str	r2, [r3, #0]
 8002826:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002828:	4b20      	ldr	r3, [pc, #128]	; (80028ac <MX_TIM3_Init+0xa0>)
 800282a:	4a21      	ldr	r2, [pc, #132]	; (80028b0 <MX_TIM3_Init+0xa4>)
 800282c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800282e:	4b1f      	ldr	r3, [pc, #124]	; (80028ac <MX_TIM3_Init+0xa0>)
 8002830:	2200      	movs	r2, #0
 8002832:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002834:	4b1d      	ldr	r3, [pc, #116]	; (80028ac <MX_TIM3_Init+0xa0>)
 8002836:	2200      	movs	r2, #0
 8002838:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800283a:	4b1c      	ldr	r3, [pc, #112]	; (80028ac <MX_TIM3_Init+0xa0>)
 800283c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002840:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002842:	4b1a      	ldr	r3, [pc, #104]	; (80028ac <MX_TIM3_Init+0xa0>)
 8002844:	2200      	movs	r2, #0
 8002846:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002848:	4b18      	ldr	r3, [pc, #96]	; (80028ac <MX_TIM3_Init+0xa0>)
 800284a:	2200      	movs	r2, #0
 800284c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800284e:	2301      	movs	r3, #1
 8002850:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002852:	2300      	movs	r3, #0
 8002854:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002856:	2301      	movs	r3, #1
 8002858:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800285a:	2300      	movs	r3, #0
 800285c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 6;
 800285e:	2306      	movs	r3, #6
 8002860:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002862:	2300      	movs	r3, #0
 8002864:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002866:	2301      	movs	r3, #1
 8002868:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800286a:	2300      	movs	r3, #0
 800286c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 6;
 800286e:	2306      	movs	r3, #6
 8002870:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002872:	f107 030c 	add.w	r3, r7, #12
 8002876:	4619      	mov	r1, r3
 8002878:	480c      	ldr	r0, [pc, #48]	; (80028ac <MX_TIM3_Init+0xa0>)
 800287a:	f005 f82f 	bl	80078dc <HAL_TIM_Encoder_Init>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002884:	f7ff fa1e 	bl	8001cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002888:	2300      	movs	r3, #0
 800288a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800288c:	2300      	movs	r3, #0
 800288e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002890:	1d3b      	adds	r3, r7, #4
 8002892:	4619      	mov	r1, r3
 8002894:	4805      	ldr	r0, [pc, #20]	; (80028ac <MX_TIM3_Init+0xa0>)
 8002896:	f006 fc4f 	bl	8009138 <HAL_TIMEx_MasterConfigSynchronization>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80028a0:	f7ff fa10 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80028a4:	bf00      	nop
 80028a6:	3730      	adds	r7, #48	; 0x30
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	20001420 	.word	0x20001420
 80028b0:	40000400 	.word	0x40000400

080028b4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b08e      	sub	sp, #56	; 0x38
 80028b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028be:	2200      	movs	r2, #0
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	605a      	str	r2, [r3, #4]
 80028c4:	609a      	str	r2, [r3, #8]
 80028c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028c8:	f107 0320 	add.w	r3, r7, #32
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028d2:	1d3b      	adds	r3, r7, #4
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	605a      	str	r2, [r3, #4]
 80028da:	609a      	str	r2, [r3, #8]
 80028dc:	60da      	str	r2, [r3, #12]
 80028de:	611a      	str	r2, [r3, #16]
 80028e0:	615a      	str	r2, [r3, #20]
 80028e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80028e4:	4b2c      	ldr	r3, [pc, #176]	; (8002998 <MX_TIM4_Init+0xe4>)
 80028e6:	4a2d      	ldr	r2, [pc, #180]	; (800299c <MX_TIM4_Init+0xe8>)
 80028e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80028ea:	4b2b      	ldr	r3, [pc, #172]	; (8002998 <MX_TIM4_Init+0xe4>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f0:	4b29      	ldr	r3, [pc, #164]	; (8002998 <MX_TIM4_Init+0xe4>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60;
 80028f6:	4b28      	ldr	r3, [pc, #160]	; (8002998 <MX_TIM4_Init+0xe4>)
 80028f8:	223c      	movs	r2, #60	; 0x3c
 80028fa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80028fc:	4b26      	ldr	r3, [pc, #152]	; (8002998 <MX_TIM4_Init+0xe4>)
 80028fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002902:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002904:	4b24      	ldr	r3, [pc, #144]	; (8002998 <MX_TIM4_Init+0xe4>)
 8002906:	2200      	movs	r2, #0
 8002908:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800290a:	4823      	ldr	r0, [pc, #140]	; (8002998 <MX_TIM4_Init+0xe4>)
 800290c:	f004 fdbe 	bl	800748c <HAL_TIM_Base_Init>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002916:	f7ff f9d5 	bl	8001cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800291a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800291e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002920:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002924:	4619      	mov	r1, r3
 8002926:	481c      	ldr	r0, [pc, #112]	; (8002998 <MX_TIM4_Init+0xe4>)
 8002928:	f005 fcde 	bl	80082e8 <HAL_TIM_ConfigClockSource>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002932:	f7ff f9c7 	bl	8001cc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002936:	4818      	ldr	r0, [pc, #96]	; (8002998 <MX_TIM4_Init+0xe4>)
 8002938:	f004 ff00 	bl	800773c <HAL_TIM_PWM_Init>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002942:	f7ff f9bf 	bl	8001cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002946:	2300      	movs	r3, #0
 8002948:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800294a:	2300      	movs	r3, #0
 800294c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800294e:	f107 0320 	add.w	r3, r7, #32
 8002952:	4619      	mov	r1, r3
 8002954:	4810      	ldr	r0, [pc, #64]	; (8002998 <MX_TIM4_Init+0xe4>)
 8002956:	f006 fbef 	bl	8009138 <HAL_TIMEx_MasterConfigSynchronization>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002960:	f7ff f9b0 	bl	8001cc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002964:	2360      	movs	r3, #96	; 0x60
 8002966:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002968:	2300      	movs	r3, #0
 800296a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800296c:	2300      	movs	r3, #0
 800296e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002970:	2300      	movs	r3, #0
 8002972:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002974:	1d3b      	adds	r3, r7, #4
 8002976:	2208      	movs	r2, #8
 8002978:	4619      	mov	r1, r3
 800297a:	4807      	ldr	r0, [pc, #28]	; (8002998 <MX_TIM4_Init+0xe4>)
 800297c:	f005 fb0e 	bl	8007f9c <HAL_TIM_PWM_ConfigChannel>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002986:	f7ff f99d 	bl	8001cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800298a:	4803      	ldr	r0, [pc, #12]	; (8002998 <MX_TIM4_Init+0xe4>)
 800298c:	f000 f8ec 	bl	8002b68 <HAL_TIM_MspPostInit>

}
 8002990:	bf00      	nop
 8002992:	3738      	adds	r7, #56	; 0x38
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	20001468 	.word	0x20001468
 800299c:	40000800 	.word	0x40000800

080029a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a31      	ldr	r2, [pc, #196]	; (8002a74 <HAL_TIM_Base_MspInit+0xd4>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d116      	bne.n	80029e0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029b2:	2300      	movs	r3, #0
 80029b4:	60fb      	str	r3, [r7, #12]
 80029b6:	4b30      	ldr	r3, [pc, #192]	; (8002a78 <HAL_TIM_Base_MspInit+0xd8>)
 80029b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ba:	4a2f      	ldr	r2, [pc, #188]	; (8002a78 <HAL_TIM_Base_MspInit+0xd8>)
 80029bc:	f043 0301 	orr.w	r3, r3, #1
 80029c0:	6453      	str	r3, [r2, #68]	; 0x44
 80029c2:	4b2d      	ldr	r3, [pc, #180]	; (8002a78 <HAL_TIM_Base_MspInit+0xd8>)
 80029c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80029ce:	2200      	movs	r2, #0
 80029d0:	2105      	movs	r1, #5
 80029d2:	2019      	movs	r0, #25
 80029d4:	f000 fae2 	bl	8002f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80029d8:	2019      	movs	r0, #25
 80029da:	f000 fb0b 	bl	8002ff4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80029de:	e044      	b.n	8002a6a <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM4)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a25      	ldr	r2, [pc, #148]	; (8002a7c <HAL_TIM_Base_MspInit+0xdc>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d13f      	bne.n	8002a6a <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	60bb      	str	r3, [r7, #8]
 80029ee:	4b22      	ldr	r3, [pc, #136]	; (8002a78 <HAL_TIM_Base_MspInit+0xd8>)
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	4a21      	ldr	r2, [pc, #132]	; (8002a78 <HAL_TIM_Base_MspInit+0xd8>)
 80029f4:	f043 0304 	orr.w	r3, r3, #4
 80029f8:	6413      	str	r3, [r2, #64]	; 0x40
 80029fa:	4b1f      	ldr	r3, [pc, #124]	; (8002a78 <HAL_TIM_Base_MspInit+0xd8>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f003 0304 	and.w	r3, r3, #4
 8002a02:	60bb      	str	r3, [r7, #8]
 8002a04:	68bb      	ldr	r3, [r7, #8]
    hdma_tim4_ch3.Instance = DMA1_Stream7;
 8002a06:	4b1e      	ldr	r3, [pc, #120]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a08:	4a1e      	ldr	r2, [pc, #120]	; (8002a84 <HAL_TIM_Base_MspInit+0xe4>)
 8002a0a:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 8002a0c:	4b1c      	ldr	r3, [pc, #112]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a0e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002a12:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a14:	4b1a      	ldr	r3, [pc, #104]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a16:	2240      	movs	r2, #64	; 0x40
 8002a18:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a1a:	4b19      	ldr	r3, [pc, #100]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002a20:	4b17      	ldr	r3, [pc, #92]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a26:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a28:	4b15      	ldr	r3, [pc, #84]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a2a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a2e:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a30:	4b13      	ldr	r3, [pc, #76]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a36:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_CIRCULAR;
 8002a38:	4b11      	ldr	r3, [pc, #68]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a3e:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002a40:	4b0f      	ldr	r3, [pc, #60]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a42:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002a46:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a48:	4b0d      	ldr	r3, [pc, #52]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8002a4e:	480c      	ldr	r0, [pc, #48]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a50:	f000 fae8 	bl	8003024 <HAL_DMA_Init>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <HAL_TIM_Base_MspInit+0xbe>
      Error_Handler();
 8002a5a:	f7ff f933 	bl	8001cc4 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a07      	ldr	r2, [pc, #28]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a62:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a64:	4a06      	ldr	r2, [pc, #24]	; (8002a80 <HAL_TIM_Base_MspInit+0xe0>)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002a6a:	bf00      	nop
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	40010000 	.word	0x40010000
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40000800 	.word	0x40000800
 8002a80:	200014b0 	.word	0x200014b0
 8002a84:	400260b8 	.word	0x400260b8

08002a88 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b08a      	sub	sp, #40	; 0x28
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a90:	f107 0314 	add.w	r3, r7, #20
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	605a      	str	r2, [r3, #4]
 8002a9a:	609a      	str	r2, [r3, #8]
 8002a9c:	60da      	str	r2, [r3, #12]
 8002a9e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a2c      	ldr	r2, [pc, #176]	; (8002b58 <HAL_TIM_Encoder_MspInit+0xd0>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d151      	bne.n	8002b4e <HAL_TIM_Encoder_MspInit+0xc6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	613b      	str	r3, [r7, #16]
 8002aae:	4b2b      	ldr	r3, [pc, #172]	; (8002b5c <HAL_TIM_Encoder_MspInit+0xd4>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	4a2a      	ldr	r2, [pc, #168]	; (8002b5c <HAL_TIM_Encoder_MspInit+0xd4>)
 8002ab4:	f043 0302 	orr.w	r3, r3, #2
 8002ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8002aba:	4b28      	ldr	r3, [pc, #160]	; (8002b5c <HAL_TIM_Encoder_MspInit+0xd4>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	613b      	str	r3, [r7, #16]
 8002ac4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	4b24      	ldr	r3, [pc, #144]	; (8002b5c <HAL_TIM_Encoder_MspInit+0xd4>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	4a23      	ldr	r2, [pc, #140]	; (8002b5c <HAL_TIM_Encoder_MspInit+0xd4>)
 8002ad0:	f043 0301 	orr.w	r3, r3, #1
 8002ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ad6:	4b21      	ldr	r3, [pc, #132]	; (8002b5c <HAL_TIM_Encoder_MspInit+0xd4>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60bb      	str	r3, [r7, #8]
 8002ae6:	4b1d      	ldr	r3, [pc, #116]	; (8002b5c <HAL_TIM_Encoder_MspInit+0xd4>)
 8002ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aea:	4a1c      	ldr	r2, [pc, #112]	; (8002b5c <HAL_TIM_Encoder_MspInit+0xd4>)
 8002aec:	f043 0302 	orr.w	r3, r3, #2
 8002af0:	6313      	str	r3, [r2, #48]	; 0x30
 8002af2:	4b1a      	ldr	r3, [pc, #104]	; (8002b5c <HAL_TIM_Encoder_MspInit+0xd4>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	60bb      	str	r3, [r7, #8]
 8002afc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_CLK_Pin;
 8002afe:	2340      	movs	r3, #64	; 0x40
 8002b00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b02:	2302      	movs	r3, #2
 8002b04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b06:	2301      	movs	r3, #1
 8002b08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b0e:	2302      	movs	r3, #2
 8002b10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_CLK_GPIO_Port, &GPIO_InitStruct);
 8002b12:	f107 0314 	add.w	r3, r7, #20
 8002b16:	4619      	mov	r1, r3
 8002b18:	4811      	ldr	r0, [pc, #68]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xd8>)
 8002b1a:	f000 ff8f 	bl	8003a3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_DT_Pin;
 8002b1e:	2320      	movs	r3, #32
 8002b20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b22:	2302      	movs	r3, #2
 8002b24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b26:	2301      	movs	r3, #1
 8002b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_DT_GPIO_Port, &GPIO_InitStruct);
 8002b32:	f107 0314 	add.w	r3, r7, #20
 8002b36:	4619      	mov	r1, r3
 8002b38:	480a      	ldr	r0, [pc, #40]	; (8002b64 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002b3a:	f000 ff7f 	bl	8003a3c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002b3e:	2200      	movs	r2, #0
 8002b40:	2105      	movs	r1, #5
 8002b42:	201d      	movs	r0, #29
 8002b44:	f000 fa2a 	bl	8002f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b48:	201d      	movs	r0, #29
 8002b4a:	f000 fa53 	bl	8002ff4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002b4e:	bf00      	nop
 8002b50:	3728      	adds	r7, #40	; 0x28
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	40000400 	.word	0x40000400
 8002b5c:	40023800 	.word	0x40023800
 8002b60:	40020000 	.word	0x40020000
 8002b64:	40020400 	.word	0x40020400

08002b68 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b088      	sub	sp, #32
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b70:	f107 030c 	add.w	r3, r7, #12
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	605a      	str	r2, [r3, #4]
 8002b7a:	609a      	str	r2, [r3, #8]
 8002b7c:	60da      	str	r2, [r3, #12]
 8002b7e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a12      	ldr	r2, [pc, #72]	; (8002bd0 <HAL_TIM_MspPostInit+0x68>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d11e      	bne.n	8002bc8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	60bb      	str	r3, [r7, #8]
 8002b8e:	4b11      	ldr	r3, [pc, #68]	; (8002bd4 <HAL_TIM_MspPostInit+0x6c>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	4a10      	ldr	r2, [pc, #64]	; (8002bd4 <HAL_TIM_MspPostInit+0x6c>)
 8002b94:	f043 0302 	orr.w	r3, r3, #2
 8002b98:	6313      	str	r3, [r2, #48]	; 0x30
 8002b9a:	4b0e      	ldr	r3, [pc, #56]	; (8002bd4 <HAL_TIM_MspPostInit+0x6c>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	60bb      	str	r3, [r7, #8]
 8002ba4:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ba6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002baa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bac:	2302      	movs	r3, #2
 8002bae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002bb8:	2302      	movs	r3, #2
 8002bba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bbc:	f107 030c 	add.w	r3, r7, #12
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4805      	ldr	r0, [pc, #20]	; (8002bd8 <HAL_TIM_MspPostInit+0x70>)
 8002bc4:	f000 ff3a 	bl	8003a3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002bc8:	bf00      	nop
 8002bca:	3720      	adds	r7, #32
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40000800 	.word	0x40000800
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40020400 	.word	0x40020400

08002bdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c14 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002be0:	480d      	ldr	r0, [pc, #52]	; (8002c18 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002be2:	490e      	ldr	r1, [pc, #56]	; (8002c1c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002be4:	4a0e      	ldr	r2, [pc, #56]	; (8002c20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002be6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002be8:	e002      	b.n	8002bf0 <LoopCopyDataInit>

08002bea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bee:	3304      	adds	r3, #4

08002bf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bf4:	d3f9      	bcc.n	8002bea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bf6:	4a0b      	ldr	r2, [pc, #44]	; (8002c24 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002bf8:	4c0b      	ldr	r4, [pc, #44]	; (8002c28 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002bfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bfc:	e001      	b.n	8002c02 <LoopFillZerobss>

08002bfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c00:	3204      	adds	r2, #4

08002c02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c04:	d3fb      	bcc.n	8002bfe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c06:	f7ff fd9f 	bl	8002748 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c0a:	f00d fe77 	bl	80108fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c0e:	f7fe ffa9 	bl	8001b64 <main>
  bx  lr    
 8002c12:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c1c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002c20:	0801399c 	.word	0x0801399c
  ldr r2, =_sbss
 8002c24:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002c28:	2001cf58 	.word	0x2001cf58

08002c2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c2c:	e7fe      	b.n	8002c2c <ADC_IRQHandler>

08002c2e <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b084      	sub	sp, #16
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d104      	bne.n	8002c46 <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002c3c:	b672      	cpsid	i
}
 8002c3e:	bf00      	nop
 8002c40:	f7ff f840 	bl	8001cc4 <Error_Handler>
 8002c44:	e7fe      	b.n	8002c44 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	7a1b      	ldrb	r3, [r3, #8]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d904      	bls.n	8002c58 <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002c4e:	b672      	cpsid	i
}
 8002c50:	bf00      	nop
 8002c52:	f7ff f837 	bl	8001cc4 <Error_Handler>
 8002c56:	e7fe      	b.n	8002c56 <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	7a1b      	ldrb	r3, [r3, #8]
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	b2d1      	uxtb	r1, r2
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	7211      	strb	r1, [r2, #8]
 8002c64:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002c66:	f3ef 8211 	mrs	r2, BASEPRI
 8002c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c6e:	f383 8811 	msr	BASEPRI, r3
 8002c72:	f3bf 8f6f 	isb	sy
 8002c76:	f3bf 8f4f 	dsb	sy
 8002c7a:	60fa      	str	r2, [r7, #12]
 8002c7c:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002c7e:	68fa      	ldr	r2, [r7, #12]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8002c86:	bf00      	nop
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b084      	sub	sp, #16
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d104      	bne.n	8002ca6 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002c9c:	b672      	cpsid	i
}
 8002c9e:	bf00      	nop
 8002ca0:	f7ff f810 	bl	8001cc4 <Error_Handler>
 8002ca4:	e7fe      	b.n	8002ca4 <stm32_lock_release+0x16>
  lock->nesting_level--;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	7a1b      	ldrb	r3, [r3, #8]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	7a1b      	ldrb	r3, [r3, #8]
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d904      	bls.n	8002cc4 <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 8002cba:	b672      	cpsid	i
}
 8002cbc:	bf00      	nop
 8002cbe:	f7ff f801 	bl	8001cc4 <Error_Handler>
 8002cc2:	e7fe      	b.n	8002cc2 <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	7a1b      	ldrb	r3, [r3, #8]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cd0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002cd8:	bf00      	nop
}
 8002cda:	bf00      	nop
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b082      	sub	sp, #8
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d104      	bne.n	8002cfa <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002cf0:	b672      	cpsid	i
}
 8002cf2:	bf00      	nop
 8002cf4:	f7fe ffe6 	bl	8001cc4 <Error_Handler>
 8002cf8:	e7fe      	b.n	8002cf8 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff ff96 	bl	8002c2e <stm32_lock_acquire>
}
 8002d02:	bf00      	nop
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d104      	bne.n	8002d22 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002d18:	b672      	cpsid	i
}
 8002d1a:	bf00      	nop
 8002d1c:	f7fe ffd2 	bl	8001cc4 <Error_Handler>
 8002d20:	e7fe      	b.n	8002d20 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff ffb2 	bl	8002c8e <stm32_lock_release>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
	...

08002d34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d38:	4b0e      	ldr	r3, [pc, #56]	; (8002d74 <HAL_Init+0x40>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a0d      	ldr	r2, [pc, #52]	; (8002d74 <HAL_Init+0x40>)
 8002d3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d44:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <HAL_Init+0x40>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a0a      	ldr	r2, [pc, #40]	; (8002d74 <HAL_Init+0x40>)
 8002d4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d50:	4b08      	ldr	r3, [pc, #32]	; (8002d74 <HAL_Init+0x40>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a07      	ldr	r2, [pc, #28]	; (8002d74 <HAL_Init+0x40>)
 8002d56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d5c:	2003      	movs	r0, #3
 8002d5e:	f000 f8fd 	bl	8002f5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d62:	200f      	movs	r0, #15
 8002d64:	f7ff fbc8 	bl	80024f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d68:	f7ff fb9a 	bl	80024a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40023c00 	.word	0x40023c00

08002d78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	; (8002d98 <HAL_IncTick+0x20>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	461a      	mov	r2, r3
 8002d82:	4b06      	ldr	r3, [pc, #24]	; (8002d9c <HAL_IncTick+0x24>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4413      	add	r3, r2
 8002d88:	4a04      	ldr	r2, [pc, #16]	; (8002d9c <HAL_IncTick+0x24>)
 8002d8a:	6013      	str	r3, [r2, #0]
}
 8002d8c:	bf00      	nop
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	20000094 	.word	0x20000094
 8002d9c:	2000151c 	.word	0x2000151c

08002da0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return uwTick;
 8002da4:	4b03      	ldr	r3, [pc, #12]	; (8002db4 <HAL_GetTick+0x14>)
 8002da6:	681b      	ldr	r3, [r3, #0]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	2000151c 	.word	0x2000151c

08002db8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dc0:	f7ff ffee 	bl	8002da0 <HAL_GetTick>
 8002dc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd0:	d005      	beq.n	8002dde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dd2:	4b0a      	ldr	r3, [pc, #40]	; (8002dfc <HAL_Delay+0x44>)
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	4413      	add	r3, r2
 8002ddc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002dde:	bf00      	nop
 8002de0:	f7ff ffde 	bl	8002da0 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d8f7      	bhi.n	8002de0 <HAL_Delay+0x28>
  {
  }
}
 8002df0:	bf00      	nop
 8002df2:	bf00      	nop
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	20000094 	.word	0x20000094

08002e00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e10:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <__NVIC_SetPriorityGrouping+0x44>)
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e32:	4a04      	ldr	r2, [pc, #16]	; (8002e44 <__NVIC_SetPriorityGrouping+0x44>)
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	60d3      	str	r3, [r2, #12]
}
 8002e38:	bf00      	nop
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	e000ed00 	.word	0xe000ed00

08002e48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e4c:	4b04      	ldr	r3, [pc, #16]	; (8002e60 <__NVIC_GetPriorityGrouping+0x18>)
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	0a1b      	lsrs	r3, r3, #8
 8002e52:	f003 0307 	and.w	r3, r3, #7
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr
 8002e60:	e000ed00 	.word	0xe000ed00

08002e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	db0b      	blt.n	8002e8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e76:	79fb      	ldrb	r3, [r7, #7]
 8002e78:	f003 021f 	and.w	r2, r3, #31
 8002e7c:	4907      	ldr	r1, [pc, #28]	; (8002e9c <__NVIC_EnableIRQ+0x38>)
 8002e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	2001      	movs	r0, #1
 8002e86:	fa00 f202 	lsl.w	r2, r0, r2
 8002e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	e000e100 	.word	0xe000e100

08002ea0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	6039      	str	r1, [r7, #0]
 8002eaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	db0a      	blt.n	8002eca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	490c      	ldr	r1, [pc, #48]	; (8002eec <__NVIC_SetPriority+0x4c>)
 8002eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ebe:	0112      	lsls	r2, r2, #4
 8002ec0:	b2d2      	uxtb	r2, r2
 8002ec2:	440b      	add	r3, r1
 8002ec4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ec8:	e00a      	b.n	8002ee0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	b2da      	uxtb	r2, r3
 8002ece:	4908      	ldr	r1, [pc, #32]	; (8002ef0 <__NVIC_SetPriority+0x50>)
 8002ed0:	79fb      	ldrb	r3, [r7, #7]
 8002ed2:	f003 030f 	and.w	r3, r3, #15
 8002ed6:	3b04      	subs	r3, #4
 8002ed8:	0112      	lsls	r2, r2, #4
 8002eda:	b2d2      	uxtb	r2, r2
 8002edc:	440b      	add	r3, r1
 8002ede:	761a      	strb	r2, [r3, #24]
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	e000e100 	.word	0xe000e100
 8002ef0:	e000ed00 	.word	0xe000ed00

08002ef4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b089      	sub	sp, #36	; 0x24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	f1c3 0307 	rsb	r3, r3, #7
 8002f0e:	2b04      	cmp	r3, #4
 8002f10:	bf28      	it	cs
 8002f12:	2304      	movcs	r3, #4
 8002f14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	2b06      	cmp	r3, #6
 8002f1c:	d902      	bls.n	8002f24 <NVIC_EncodePriority+0x30>
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	3b03      	subs	r3, #3
 8002f22:	e000      	b.n	8002f26 <NVIC_EncodePriority+0x32>
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f28:	f04f 32ff 	mov.w	r2, #4294967295
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43da      	mvns	r2, r3
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	401a      	ands	r2, r3
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	fa01 f303 	lsl.w	r3, r1, r3
 8002f46:	43d9      	mvns	r1, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f4c:	4313      	orrs	r3, r2
         );
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3724      	adds	r7, #36	; 0x24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
	...

08002f5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b07      	cmp	r3, #7
 8002f68:	d00f      	beq.n	8002f8a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2b06      	cmp	r3, #6
 8002f6e:	d00c      	beq.n	8002f8a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b05      	cmp	r3, #5
 8002f74:	d009      	beq.n	8002f8a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2b04      	cmp	r3, #4
 8002f7a:	d006      	beq.n	8002f8a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b03      	cmp	r3, #3
 8002f80:	d003      	beq.n	8002f8a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002f82:	2190      	movs	r1, #144	; 0x90
 8002f84:	4804      	ldr	r0, [pc, #16]	; (8002f98 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002f86:	f7fe fea2 	bl	8001cce <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7ff ff38 	bl	8002e00 <__NVIC_SetPriorityGrouping>
}
 8002f90:	bf00      	nop
 8002f92:	3708      	adds	r7, #8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	08011454 	.word	0x08011454

08002f9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	607a      	str	r2, [r7, #4]
 8002fa8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b0f      	cmp	r3, #15
 8002fb2:	d903      	bls.n	8002fbc <HAL_NVIC_SetPriority+0x20>
 8002fb4:	21a8      	movs	r1, #168	; 0xa8
 8002fb6:	480e      	ldr	r0, [pc, #56]	; (8002ff0 <HAL_NVIC_SetPriority+0x54>)
 8002fb8:	f7fe fe89 	bl	8001cce <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	2b0f      	cmp	r3, #15
 8002fc0:	d903      	bls.n	8002fca <HAL_NVIC_SetPriority+0x2e>
 8002fc2:	21a9      	movs	r1, #169	; 0xa9
 8002fc4:	480a      	ldr	r0, [pc, #40]	; (8002ff0 <HAL_NVIC_SetPriority+0x54>)
 8002fc6:	f7fe fe82 	bl	8001cce <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fca:	f7ff ff3d 	bl	8002e48 <__NVIC_GetPriorityGrouping>
 8002fce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	68b9      	ldr	r1, [r7, #8]
 8002fd4:	6978      	ldr	r0, [r7, #20]
 8002fd6:	f7ff ff8d 	bl	8002ef4 <NVIC_EncodePriority>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fe0:	4611      	mov	r1, r2
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7ff ff5c 	bl	8002ea0 <__NVIC_SetPriority>
}
 8002fe8:	bf00      	nop
 8002fea:	3718      	adds	r7, #24
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	08011454 	.word	0x08011454

08002ff4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003002:	2b00      	cmp	r3, #0
 8003004:	da03      	bge.n	800300e <HAL_NVIC_EnableIRQ+0x1a>
 8003006:	21bc      	movs	r1, #188	; 0xbc
 8003008:	4805      	ldr	r0, [pc, #20]	; (8003020 <HAL_NVIC_EnableIRQ+0x2c>)
 800300a:	f7fe fe60 	bl	8001cce <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800300e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003012:	4618      	mov	r0, r3
 8003014:	f7ff ff26 	bl	8002e64 <__NVIC_EnableIRQ>
}
 8003018:	bf00      	nop
 800301a:	3708      	adds	r7, #8
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	08011454 	.word	0x08011454

08003024 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800302c:	2300      	movs	r3, #0
 800302e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003030:	f7ff feb6 	bl	8002da0 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e203      	b.n	8003448 <HAL_DMA_Init+0x424>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a8b      	ldr	r2, [pc, #556]	; (8003274 <HAL_DMA_Init+0x250>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d04e      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a8a      	ldr	r2, [pc, #552]	; (8003278 <HAL_DMA_Init+0x254>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d049      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a88      	ldr	r2, [pc, #544]	; (800327c <HAL_DMA_Init+0x258>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d044      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a87      	ldr	r2, [pc, #540]	; (8003280 <HAL_DMA_Init+0x25c>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d03f      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a85      	ldr	r2, [pc, #532]	; (8003284 <HAL_DMA_Init+0x260>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d03a      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a84      	ldr	r2, [pc, #528]	; (8003288 <HAL_DMA_Init+0x264>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d035      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a82      	ldr	r2, [pc, #520]	; (800328c <HAL_DMA_Init+0x268>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d030      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a81      	ldr	r2, [pc, #516]	; (8003290 <HAL_DMA_Init+0x26c>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d02b      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a7f      	ldr	r2, [pc, #508]	; (8003294 <HAL_DMA_Init+0x270>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d026      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a7e      	ldr	r2, [pc, #504]	; (8003298 <HAL_DMA_Init+0x274>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d021      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a7c      	ldr	r2, [pc, #496]	; (800329c <HAL_DMA_Init+0x278>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d01c      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a7b      	ldr	r2, [pc, #492]	; (80032a0 <HAL_DMA_Init+0x27c>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d017      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a79      	ldr	r2, [pc, #484]	; (80032a4 <HAL_DMA_Init+0x280>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d012      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a78      	ldr	r2, [pc, #480]	; (80032a8 <HAL_DMA_Init+0x284>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d00d      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a76      	ldr	r2, [pc, #472]	; (80032ac <HAL_DMA_Init+0x288>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d008      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a75      	ldr	r2, [pc, #468]	; (80032b0 <HAL_DMA_Init+0x28c>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d003      	beq.n	80030e8 <HAL_DMA_Init+0xc4>
 80030e0:	21b7      	movs	r1, #183	; 0xb7
 80030e2:	4874      	ldr	r0, [pc, #464]	; (80032b4 <HAL_DMA_Init+0x290>)
 80030e4:	f7fe fdf3 	bl	8001cce <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d026      	beq.n	800313e <HAL_DMA_Init+0x11a>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80030f8:	d021      	beq.n	800313e <HAL_DMA_Init+0x11a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003102:	d01c      	beq.n	800313e <HAL_DMA_Init+0x11a>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800310c:	d017      	beq.n	800313e <HAL_DMA_Init+0x11a>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003116:	d012      	beq.n	800313e <HAL_DMA_Init+0x11a>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8003120:	d00d      	beq.n	800313e <HAL_DMA_Init+0x11a>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800312a:	d008      	beq.n	800313e <HAL_DMA_Init+0x11a>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8003134:	d003      	beq.n	800313e <HAL_DMA_Init+0x11a>
 8003136:	21b8      	movs	r1, #184	; 0xb8
 8003138:	485e      	ldr	r0, [pc, #376]	; (80032b4 <HAL_DMA_Init+0x290>)
 800313a:	f7fe fdc8 	bl	8001cce <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00b      	beq.n	800315e <HAL_DMA_Init+0x13a>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	2b40      	cmp	r3, #64	; 0x40
 800314c:	d007      	beq.n	800315e <HAL_DMA_Init+0x13a>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	2b80      	cmp	r3, #128	; 0x80
 8003154:	d003      	beq.n	800315e <HAL_DMA_Init+0x13a>
 8003156:	21b9      	movs	r1, #185	; 0xb9
 8003158:	4856      	ldr	r0, [pc, #344]	; (80032b4 <HAL_DMA_Init+0x290>)
 800315a:	f7fe fdb8 	bl	8001cce <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003166:	d007      	beq.n	8003178 <HAL_DMA_Init+0x154>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d003      	beq.n	8003178 <HAL_DMA_Init+0x154>
 8003170:	21ba      	movs	r1, #186	; 0xba
 8003172:	4850      	ldr	r0, [pc, #320]	; (80032b4 <HAL_DMA_Init+0x290>)
 8003174:	f7fe fdab 	bl	8001cce <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003180:	d007      	beq.n	8003192 <HAL_DMA_Init+0x16e>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d003      	beq.n	8003192 <HAL_DMA_Init+0x16e>
 800318a:	21bb      	movs	r1, #187	; 0xbb
 800318c:	4849      	ldr	r0, [pc, #292]	; (80032b4 <HAL_DMA_Init+0x290>)
 800318e:	f7fe fd9e 	bl	8001cce <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00d      	beq.n	80031b6 <HAL_DMA_Init+0x192>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031a2:	d008      	beq.n	80031b6 <HAL_DMA_Init+0x192>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031ac:	d003      	beq.n	80031b6 <HAL_DMA_Init+0x192>
 80031ae:	21bc      	movs	r1, #188	; 0xbc
 80031b0:	4840      	ldr	r0, [pc, #256]	; (80032b4 <HAL_DMA_Init+0x290>)
 80031b2:	f7fe fd8c 	bl	8001cce <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00d      	beq.n	80031da <HAL_DMA_Init+0x1b6>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031c6:	d008      	beq.n	80031da <HAL_DMA_Init+0x1b6>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031d0:	d003      	beq.n	80031da <HAL_DMA_Init+0x1b6>
 80031d2:	21bd      	movs	r1, #189	; 0xbd
 80031d4:	4837      	ldr	r0, [pc, #220]	; (80032b4 <HAL_DMA_Init+0x290>)
 80031d6:	f7fe fd7a 	bl	8001cce <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	69db      	ldr	r3, [r3, #28]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00c      	beq.n	80031fc <HAL_DMA_Init+0x1d8>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031ea:	d007      	beq.n	80031fc <HAL_DMA_Init+0x1d8>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	69db      	ldr	r3, [r3, #28]
 80031f0:	2b20      	cmp	r3, #32
 80031f2:	d003      	beq.n	80031fc <HAL_DMA_Init+0x1d8>
 80031f4:	21be      	movs	r1, #190	; 0xbe
 80031f6:	482f      	ldr	r0, [pc, #188]	; (80032b4 <HAL_DMA_Init+0x290>)
 80031f8:	f7fe fd69 	bl	8001cce <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a1b      	ldr	r3, [r3, #32]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d012      	beq.n	800322a <HAL_DMA_Init+0x206>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a1b      	ldr	r3, [r3, #32]
 8003208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800320c:	d00d      	beq.n	800322a <HAL_DMA_Init+0x206>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a1b      	ldr	r3, [r3, #32]
 8003212:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003216:	d008      	beq.n	800322a <HAL_DMA_Init+0x206>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003220:	d003      	beq.n	800322a <HAL_DMA_Init+0x206>
 8003222:	21bf      	movs	r1, #191	; 0xbf
 8003224:	4823      	ldr	r0, [pc, #140]	; (80032b4 <HAL_DMA_Init+0x290>)
 8003226:	f7fe fd52 	bl	8001cce <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322e:	2b00      	cmp	r3, #0
 8003230:	d007      	beq.n	8003242 <HAL_DMA_Init+0x21e>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003236:	2b04      	cmp	r3, #4
 8003238:	d003      	beq.n	8003242 <HAL_DMA_Init+0x21e>
 800323a:	21c0      	movs	r1, #192	; 0xc0
 800323c:	481d      	ldr	r0, [pc, #116]	; (80032b4 <HAL_DMA_Init+0x290>)
 800323e:	f7fe fd46 	bl	8001cce <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003246:	2b00      	cmp	r3, #0
 8003248:	d064      	beq.n	8003314 <HAL_DMA_Init+0x2f0>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324e:	2b00      	cmp	r3, #0
 8003250:	d032      	beq.n	80032b8 <HAL_DMA_Init+0x294>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003256:	2b01      	cmp	r3, #1
 8003258:	d02e      	beq.n	80032b8 <HAL_DMA_Init+0x294>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800325e:	2b02      	cmp	r3, #2
 8003260:	d02a      	beq.n	80032b8 <HAL_DMA_Init+0x294>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003266:	2b03      	cmp	r3, #3
 8003268:	d026      	beq.n	80032b8 <HAL_DMA_Init+0x294>
 800326a:	21c5      	movs	r1, #197	; 0xc5
 800326c:	4811      	ldr	r0, [pc, #68]	; (80032b4 <HAL_DMA_Init+0x290>)
 800326e:	f7fe fd2e 	bl	8001cce <assert_failed>
 8003272:	e021      	b.n	80032b8 <HAL_DMA_Init+0x294>
 8003274:	40026010 	.word	0x40026010
 8003278:	40026028 	.word	0x40026028
 800327c:	40026040 	.word	0x40026040
 8003280:	40026058 	.word	0x40026058
 8003284:	40026070 	.word	0x40026070
 8003288:	40026088 	.word	0x40026088
 800328c:	400260a0 	.word	0x400260a0
 8003290:	400260b8 	.word	0x400260b8
 8003294:	40026410 	.word	0x40026410
 8003298:	40026428 	.word	0x40026428
 800329c:	40026440 	.word	0x40026440
 80032a0:	40026458 	.word	0x40026458
 80032a4:	40026470 	.word	0x40026470
 80032a8:	40026488 	.word	0x40026488
 80032ac:	400264a0 	.word	0x400264a0
 80032b0:	400264b8 	.word	0x400264b8
 80032b4:	08011490 	.word	0x08011490
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d012      	beq.n	80032e6 <HAL_DMA_Init+0x2c2>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80032c8:	d00d      	beq.n	80032e6 <HAL_DMA_Init+0x2c2>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ce:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032d2:	d008      	beq.n	80032e6 <HAL_DMA_Init+0x2c2>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032dc:	d003      	beq.n	80032e6 <HAL_DMA_Init+0x2c2>
 80032de:	21c6      	movs	r1, #198	; 0xc6
 80032e0:	485b      	ldr	r0, [pc, #364]	; (8003450 <HAL_DMA_Init+0x42c>)
 80032e2:	f7fe fcf4 	bl	8001cce <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d012      	beq.n	8003314 <HAL_DMA_Init+0x2f0>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032f6:	d00d      	beq.n	8003314 <HAL_DMA_Init+0x2f0>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003300:	d008      	beq.n	8003314 <HAL_DMA_Init+0x2f0>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003306:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800330a:	d003      	beq.n	8003314 <HAL_DMA_Init+0x2f0>
 800330c:	21c7      	movs	r1, #199	; 0xc7
 800330e:	4850      	ldr	r0, [pc, #320]	; (8003450 <HAL_DMA_Init+0x42c>)
 8003310:	f7fe fcdd 	bl	8001cce <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2202      	movs	r2, #2
 8003318:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f022 0201 	bic.w	r2, r2, #1
 8003332:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003334:	e00f      	b.n	8003356 <HAL_DMA_Init+0x332>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003336:	f7ff fd33 	bl	8002da0 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	2b05      	cmp	r3, #5
 8003342:	d908      	bls.n	8003356 <HAL_DMA_Init+0x332>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2220      	movs	r2, #32
 8003348:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2203      	movs	r2, #3
 800334e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e078      	b.n	8003448 <HAL_DMA_Init+0x424>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0301 	and.w	r3, r3, #1
 8003360:	2b00      	cmp	r3, #0
 8003362:	d1e8      	bne.n	8003336 <HAL_DMA_Init+0x312>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	4b39      	ldr	r3, [pc, #228]	; (8003454 <HAL_DMA_Init+0x430>)
 8003370:	4013      	ands	r3, r2
 8003372:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003382:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800338e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800339a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a1b      	ldr	r3, [r3, #32]
 80033a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ac:	2b04      	cmp	r3, #4
 80033ae:	d107      	bne.n	80033c0 <HAL_DMA_Init+0x39c>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b8:	4313      	orrs	r3, r2
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	4313      	orrs	r3, r2
 80033be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	f023 0307 	bic.w	r3, r3, #7
 80033d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033dc:	697a      	ldr	r2, [r7, #20]
 80033de:	4313      	orrs	r3, r2
 80033e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d117      	bne.n	800341a <HAL_DMA_Init+0x3f6>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00e      	beq.n	800341a <HAL_DMA_Init+0x3f6>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f000 faa1 	bl	8003944 <DMA_CheckFifoParam>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d008      	beq.n	800341a <HAL_DMA_Init+0x3f6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2240      	movs	r2, #64	; 0x40
 800340c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003416:	2301      	movs	r3, #1
 8003418:	e016      	b.n	8003448 <HAL_DMA_Init+0x424>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	697a      	ldr	r2, [r7, #20]
 8003420:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 fa58 	bl	80038d8 <DMA_CalcBaseAndBitshift>
 8003428:	4603      	mov	r3, r0
 800342a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003430:	223f      	movs	r2, #63	; 0x3f
 8003432:	409a      	lsls	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2201      	movs	r2, #1
 8003442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	3718      	adds	r7, #24
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	08011490 	.word	0x08011490
 8003454:	f010803f 	.word	0xf010803f

08003458 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
 8003464:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003466:	2300      	movs	r3, #0
 8003468:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800346e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_DMA_Start_IT+0x26>
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800347c:	d304      	bcc.n	8003488 <HAL_DMA_Start_IT+0x30>
 800347e:	f240 11cb 	movw	r1, #459	; 0x1cb
 8003482:	4827      	ldr	r0, [pc, #156]	; (8003520 <HAL_DMA_Start_IT+0xc8>)
 8003484:	f7fe fc23 	bl	8001cce <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800348e:	2b01      	cmp	r3, #1
 8003490:	d101      	bne.n	8003496 <HAL_DMA_Start_IT+0x3e>
 8003492:	2302      	movs	r3, #2
 8003494:	e040      	b.n	8003518 <HAL_DMA_Start_IT+0xc0>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d12f      	bne.n	800350a <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2202      	movs	r2, #2
 80034ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	68b9      	ldr	r1, [r7, #8]
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f000 f9dc 	bl	800387c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034c8:	223f      	movs	r2, #63	; 0x3f
 80034ca:	409a      	lsls	r2, r3
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f042 0216 	orr.w	r2, r2, #22
 80034de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d007      	beq.n	80034f8 <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f042 0208 	orr.w	r2, r2, #8
 80034f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f042 0201 	orr.w	r2, r2, #1
 8003506:	601a      	str	r2, [r3, #0]
 8003508:	e005      	b.n	8003516 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003512:	2302      	movs	r3, #2
 8003514:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003516:	7dfb      	ldrb	r3, [r7, #23]
}
 8003518:	4618      	mov	r0, r3
 800351a:	3718      	adds	r7, #24
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	08011490 	.word	0x08011490

08003524 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003532:	b2db      	uxtb	r3, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d004      	beq.n	8003542 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2280      	movs	r2, #128	; 0x80
 800353c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e00c      	b.n	800355c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2205      	movs	r2, #5
 8003546:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 0201 	bic.w	r2, r2, #1
 8003558:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b086      	sub	sp, #24
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003570:	2300      	movs	r3, #0
 8003572:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003574:	4b8e      	ldr	r3, [pc, #568]	; (80037b0 <HAL_DMA_IRQHandler+0x248>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a8e      	ldr	r2, [pc, #568]	; (80037b4 <HAL_DMA_IRQHandler+0x24c>)
 800357a:	fba2 2303 	umull	r2, r3, r2, r3
 800357e:	0a9b      	lsrs	r3, r3, #10
 8003580:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003586:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003592:	2208      	movs	r2, #8
 8003594:	409a      	lsls	r2, r3
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	4013      	ands	r3, r2
 800359a:	2b00      	cmp	r3, #0
 800359c:	d01a      	beq.n	80035d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d013      	beq.n	80035d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f022 0204 	bic.w	r2, r2, #4
 80035ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035c0:	2208      	movs	r2, #8
 80035c2:	409a      	lsls	r2, r3
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035cc:	f043 0201 	orr.w	r2, r3, #1
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d8:	2201      	movs	r2, #1
 80035da:	409a      	lsls	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	4013      	ands	r3, r2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d012      	beq.n	800360a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00b      	beq.n	800360a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035f6:	2201      	movs	r2, #1
 80035f8:	409a      	lsls	r2, r3
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003602:	f043 0202 	orr.w	r2, r3, #2
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800360e:	2204      	movs	r2, #4
 8003610:	409a      	lsls	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	4013      	ands	r3, r2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d012      	beq.n	8003640 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0302 	and.w	r3, r3, #2
 8003624:	2b00      	cmp	r3, #0
 8003626:	d00b      	beq.n	8003640 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800362c:	2204      	movs	r2, #4
 800362e:	409a      	lsls	r2, r3
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003638:	f043 0204 	orr.w	r2, r3, #4
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003644:	2210      	movs	r2, #16
 8003646:	409a      	lsls	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	4013      	ands	r3, r2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d043      	beq.n	80036d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0308 	and.w	r3, r3, #8
 800365a:	2b00      	cmp	r3, #0
 800365c:	d03c      	beq.n	80036d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003662:	2210      	movs	r2, #16
 8003664:	409a      	lsls	r2, r3
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d018      	beq.n	80036aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d108      	bne.n	8003698 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368a:	2b00      	cmp	r3, #0
 800368c:	d024      	beq.n	80036d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	4798      	blx	r3
 8003696:	e01f      	b.n	80036d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800369c:	2b00      	cmp	r3, #0
 800369e:	d01b      	beq.n	80036d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	4798      	blx	r3
 80036a8:	e016      	b.n	80036d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d107      	bne.n	80036c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 0208 	bic.w	r2, r2, #8
 80036c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d003      	beq.n	80036d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036dc:	2220      	movs	r2, #32
 80036de:	409a      	lsls	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	4013      	ands	r3, r2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 808f 	beq.w	8003808 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0310 	and.w	r3, r3, #16
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	f000 8087 	beq.w	8003808 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036fe:	2220      	movs	r2, #32
 8003700:	409a      	lsls	r2, r3
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b05      	cmp	r3, #5
 8003710:	d136      	bne.n	8003780 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0216 	bic.w	r2, r2, #22
 8003720:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	695a      	ldr	r2, [r3, #20]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003730:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003736:	2b00      	cmp	r3, #0
 8003738:	d103      	bne.n	8003742 <HAL_DMA_IRQHandler+0x1da>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800373e:	2b00      	cmp	r3, #0
 8003740:	d007      	beq.n	8003752 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 0208 	bic.w	r2, r2, #8
 8003750:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003756:	223f      	movs	r2, #63	; 0x3f
 8003758:	409a      	lsls	r2, r3
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2201      	movs	r2, #1
 8003762:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003772:	2b00      	cmp	r3, #0
 8003774:	d07e      	beq.n	8003874 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	4798      	blx	r3
        }
        return;
 800377e:	e079      	b.n	8003874 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d01d      	beq.n	80037ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d10d      	bne.n	80037b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d031      	beq.n	8003808 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	4798      	blx	r3
 80037ac:	e02c      	b.n	8003808 <HAL_DMA_IRQHandler+0x2a0>
 80037ae:	bf00      	nop
 80037b0:	2000008c 	.word	0x2000008c
 80037b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d023      	beq.n	8003808 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	4798      	blx	r3
 80037c8:	e01e      	b.n	8003808 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d10f      	bne.n	80037f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f022 0210 	bic.w	r2, r2, #16
 80037e6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d003      	beq.n	8003808 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800380c:	2b00      	cmp	r3, #0
 800380e:	d032      	beq.n	8003876 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b00      	cmp	r3, #0
 800381a:	d022      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2205      	movs	r2, #5
 8003820:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f022 0201 	bic.w	r2, r2, #1
 8003832:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	3301      	adds	r3, #1
 8003838:	60bb      	str	r3, [r7, #8]
 800383a:	697a      	ldr	r2, [r7, #20]
 800383c:	429a      	cmp	r2, r3
 800383e:	d307      	bcc.n	8003850 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f2      	bne.n	8003834 <HAL_DMA_IRQHandler+0x2cc>
 800384e:	e000      	b.n	8003852 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003850:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2201      	movs	r2, #1
 8003856:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003866:	2b00      	cmp	r3, #0
 8003868:	d005      	beq.n	8003876 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	4798      	blx	r3
 8003872:	e000      	b.n	8003876 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003874:	bf00      	nop
    }
  }
}
 8003876:	3718      	adds	r7, #24
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800387c:	b480      	push	{r7}
 800387e:	b085      	sub	sp, #20
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
 8003888:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003898:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	683a      	ldr	r2, [r7, #0]
 80038a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	2b40      	cmp	r3, #64	; 0x40
 80038a8:	d108      	bne.n	80038bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80038ba:	e007      	b.n	80038cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68ba      	ldr	r2, [r7, #8]
 80038c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	60da      	str	r2, [r3, #12]
}
 80038cc:	bf00      	nop
 80038ce:	3714      	adds	r7, #20
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	3b10      	subs	r3, #16
 80038e8:	4a14      	ldr	r2, [pc, #80]	; (800393c <DMA_CalcBaseAndBitshift+0x64>)
 80038ea:	fba2 2303 	umull	r2, r3, r2, r3
 80038ee:	091b      	lsrs	r3, r3, #4
 80038f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80038f2:	4a13      	ldr	r2, [pc, #76]	; (8003940 <DMA_CalcBaseAndBitshift+0x68>)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	4413      	add	r3, r2
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	461a      	mov	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2b03      	cmp	r3, #3
 8003904:	d909      	bls.n	800391a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800390e:	f023 0303 	bic.w	r3, r3, #3
 8003912:	1d1a      	adds	r2, r3, #4
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	659a      	str	r2, [r3, #88]	; 0x58
 8003918:	e007      	b.n	800392a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003922:	f023 0303 	bic.w	r3, r3, #3
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800392e:	4618      	mov	r0, r3
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	aaaaaaab 	.word	0xaaaaaaab
 8003940:	080138f0 	.word	0x080138f0

08003944 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003944:	b480      	push	{r7}
 8003946:	b085      	sub	sp, #20
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800394c:	2300      	movs	r3, #0
 800394e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003954:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d11f      	bne.n	800399e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	2b03      	cmp	r3, #3
 8003962:	d856      	bhi.n	8003a12 <DMA_CheckFifoParam+0xce>
 8003964:	a201      	add	r2, pc, #4	; (adr r2, 800396c <DMA_CheckFifoParam+0x28>)
 8003966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800396a:	bf00      	nop
 800396c:	0800397d 	.word	0x0800397d
 8003970:	0800398f 	.word	0x0800398f
 8003974:	0800397d 	.word	0x0800397d
 8003978:	08003a13 	.word	0x08003a13
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003980:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d046      	beq.n	8003a16 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800398c:	e043      	b.n	8003a16 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003992:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003996:	d140      	bne.n	8003a1a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800399c:	e03d      	b.n	8003a1a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039a6:	d121      	bne.n	80039ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2b03      	cmp	r3, #3
 80039ac:	d837      	bhi.n	8003a1e <DMA_CheckFifoParam+0xda>
 80039ae:	a201      	add	r2, pc, #4	; (adr r2, 80039b4 <DMA_CheckFifoParam+0x70>)
 80039b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b4:	080039c5 	.word	0x080039c5
 80039b8:	080039cb 	.word	0x080039cb
 80039bc:	080039c5 	.word	0x080039c5
 80039c0:	080039dd 	.word	0x080039dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	73fb      	strb	r3, [r7, #15]
      break;
 80039c8:	e030      	b.n	8003a2c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d025      	beq.n	8003a22 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039da:	e022      	b.n	8003a22 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80039e4:	d11f      	bne.n	8003a26 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80039ea:	e01c      	b.n	8003a26 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d903      	bls.n	80039fa <DMA_CheckFifoParam+0xb6>
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	2b03      	cmp	r3, #3
 80039f6:	d003      	beq.n	8003a00 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80039f8:	e018      	b.n	8003a2c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	73fb      	strb	r3, [r7, #15]
      break;
 80039fe:	e015      	b.n	8003a2c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00e      	beq.n	8003a2a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a10:	e00b      	b.n	8003a2a <DMA_CheckFifoParam+0xe6>
      break;
 8003a12:	bf00      	nop
 8003a14:	e00a      	b.n	8003a2c <DMA_CheckFifoParam+0xe8>
      break;
 8003a16:	bf00      	nop
 8003a18:	e008      	b.n	8003a2c <DMA_CheckFifoParam+0xe8>
      break;
 8003a1a:	bf00      	nop
 8003a1c:	e006      	b.n	8003a2c <DMA_CheckFifoParam+0xe8>
      break;
 8003a1e:	bf00      	nop
 8003a20:	e004      	b.n	8003a2c <DMA_CheckFifoParam+0xe8>
      break;
 8003a22:	bf00      	nop
 8003a24:	e002      	b.n	8003a2c <DMA_CheckFifoParam+0xe8>
      break;   
 8003a26:	bf00      	nop
 8003a28:	e000      	b.n	8003a2c <DMA_CheckFifoParam+0xe8>
      break;
 8003a2a:	bf00      	nop
    }
  } 
  
  return status; 
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3714      	adds	r7, #20
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop

08003a3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b088      	sub	sp, #32
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a46:	2300      	movs	r3, #0
 8003a48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a33      	ldr	r2, [pc, #204]	; (8003b24 <HAL_GPIO_Init+0xe8>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d017      	beq.n	8003a8a <HAL_GPIO_Init+0x4e>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a32      	ldr	r2, [pc, #200]	; (8003b28 <HAL_GPIO_Init+0xec>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d013      	beq.n	8003a8a <HAL_GPIO_Init+0x4e>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a31      	ldr	r2, [pc, #196]	; (8003b2c <HAL_GPIO_Init+0xf0>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d00f      	beq.n	8003a8a <HAL_GPIO_Init+0x4e>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a30      	ldr	r2, [pc, #192]	; (8003b30 <HAL_GPIO_Init+0xf4>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d00b      	beq.n	8003a8a <HAL_GPIO_Init+0x4e>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a2f      	ldr	r2, [pc, #188]	; (8003b34 <HAL_GPIO_Init+0xf8>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d007      	beq.n	8003a8a <HAL_GPIO_Init+0x4e>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a2e      	ldr	r2, [pc, #184]	; (8003b38 <HAL_GPIO_Init+0xfc>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d003      	beq.n	8003a8a <HAL_GPIO_Init+0x4e>
 8003a82:	21ac      	movs	r1, #172	; 0xac
 8003a84:	482d      	ldr	r0, [pc, #180]	; (8003b3c <HAL_GPIO_Init+0x100>)
 8003a86:	f7fe f922 	bl	8001cce <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d005      	beq.n	8003aa0 <HAL_GPIO_Init+0x64>
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	0c1b      	lsrs	r3, r3, #16
 8003a9a:	041b      	lsls	r3, r3, #16
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d003      	beq.n	8003aa8 <HAL_GPIO_Init+0x6c>
 8003aa0:	21ad      	movs	r1, #173	; 0xad
 8003aa2:	4826      	ldr	r0, [pc, #152]	; (8003b3c <HAL_GPIO_Init+0x100>)
 8003aa4:	f7fe f913 	bl	8001cce <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d035      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d031      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2b11      	cmp	r3, #17
 8003abe:	d02d      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d029      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	2b12      	cmp	r3, #18
 8003ace:	d025      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8003ad8:	d020      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8003ae2:	d01b      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8003aec:	d016      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8003af6:	d011      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8003b00:	d00c      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8003b0a:	d007      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	2b03      	cmp	r3, #3
 8003b12:	d003      	beq.n	8003b1c <HAL_GPIO_Init+0xe0>
 8003b14:	21ae      	movs	r1, #174	; 0xae
 8003b16:	4809      	ldr	r0, [pc, #36]	; (8003b3c <HAL_GPIO_Init+0x100>)
 8003b18:	f7fe f8d9 	bl	8001cce <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	61fb      	str	r3, [r7, #28]
 8003b20:	e20c      	b.n	8003f3c <HAL_GPIO_Init+0x500>
 8003b22:	bf00      	nop
 8003b24:	40020000 	.word	0x40020000
 8003b28:	40020400 	.word	0x40020400
 8003b2c:	40020800 	.word	0x40020800
 8003b30:	40020c00 	.word	0x40020c00
 8003b34:	40021000 	.word	0x40021000
 8003b38:	40021c00 	.word	0x40021c00
 8003b3c:	080114c8 	.word	0x080114c8
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b40:	2201      	movs	r2, #1
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	697a      	ldr	r2, [r7, #20]
 8003b50:	4013      	ands	r3, r2
 8003b52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	f040 81ec 	bne.w	8003f36 <HAL_GPIO_Init+0x4fa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f003 0303 	and.w	r3, r3, #3
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d005      	beq.n	8003b76 <HAL_GPIO_Init+0x13a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d144      	bne.n	8003c00 <HAL_GPIO_Init+0x1c4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00f      	beq.n	8003b9e <HAL_GPIO_Init+0x162>
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d00b      	beq.n	8003b9e <HAL_GPIO_Init+0x162>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d007      	beq.n	8003b9e <HAL_GPIO_Init+0x162>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	2b03      	cmp	r3, #3
 8003b94:	d003      	beq.n	8003b9e <HAL_GPIO_Init+0x162>
 8003b96:	21c0      	movs	r1, #192	; 0xc0
 8003b98:	4884      	ldr	r0, [pc, #528]	; (8003dac <HAL_GPIO_Init+0x370>)
 8003b9a:	f7fe f898 	bl	8001cce <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	2203      	movs	r2, #3
 8003baa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bae:	43db      	mvns	r3, r3
 8003bb0:	69ba      	ldr	r2, [r7, #24]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	68da      	ldr	r2, [r3, #12]
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc2:	69ba      	ldr	r2, [r7, #24]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bdc:	43db      	mvns	r3, r3
 8003bde:	69ba      	ldr	r2, [r7, #24]
 8003be0:	4013      	ands	r3, r2
 8003be2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	091b      	lsrs	r3, r3, #4
 8003bea:	f003 0201 	and.w	r2, r3, #1
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f003 0303 	and.w	r3, r3, #3
 8003c08:	2b03      	cmp	r3, #3
 8003c0a:	d027      	beq.n	8003c5c <HAL_GPIO_Init+0x220>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00b      	beq.n	8003c2c <HAL_GPIO_Init+0x1f0>
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d007      	beq.n	8003c2c <HAL_GPIO_Init+0x1f0>
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d003      	beq.n	8003c2c <HAL_GPIO_Init+0x1f0>
 8003c24:	21d1      	movs	r1, #209	; 0xd1
 8003c26:	4861      	ldr	r0, [pc, #388]	; (8003dac <HAL_GPIO_Init+0x370>)
 8003c28:	f7fe f851 	bl	8001cce <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	2203      	movs	r2, #3
 8003c38:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3c:	43db      	mvns	r3, r3
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	4013      	ands	r3, r2
 8003c42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	689a      	ldr	r2, [r3, #8]
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	005b      	lsls	r3, r3, #1
 8003c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	69ba      	ldr	r2, [r7, #24]
 8003c5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f003 0303 	and.w	r3, r3, #3
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	f040 80a3 	bne.w	8003db0 <HAL_GPIO_Init+0x374>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d077      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	2b09      	cmp	r3, #9
 8003c78:	d073      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	691b      	ldr	r3, [r3, #16]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d06f      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d06b      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d067      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d063      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d05f      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d05b      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d057      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d053      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d04f      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	2b04      	cmp	r3, #4
 8003cc8:	d04b      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	2b04      	cmp	r3, #4
 8003cd0:	d047      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	2b04      	cmp	r3, #4
 8003cd8:	d043      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	2b05      	cmp	r3, #5
 8003ce0:	d03f      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	2b05      	cmp	r3, #5
 8003ce8:	d03b      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	2b05      	cmp	r3, #5
 8003cf0:	d037      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	691b      	ldr	r3, [r3, #16]
 8003cf6:	2b06      	cmp	r3, #6
 8003cf8:	d033      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	2b06      	cmp	r3, #6
 8003d00:	d02f      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	2b05      	cmp	r3, #5
 8003d08:	d02b      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	2b06      	cmp	r3, #6
 8003d10:	d027      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	691b      	ldr	r3, [r3, #16]
 8003d16:	2b07      	cmp	r3, #7
 8003d18:	d023      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	2b07      	cmp	r3, #7
 8003d20:	d01f      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	2b07      	cmp	r3, #7
 8003d28:	d01b      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	691b      	ldr	r3, [r3, #16]
 8003d2e:	2b08      	cmp	r3, #8
 8003d30:	d017      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	2b0a      	cmp	r3, #10
 8003d38:	d013      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	2b09      	cmp	r3, #9
 8003d40:	d00f      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	2b09      	cmp	r3, #9
 8003d48:	d00b      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	2b0c      	cmp	r3, #12
 8003d50:	d007      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	2b0f      	cmp	r3, #15
 8003d58:	d003      	beq.n	8003d62 <HAL_GPIO_Init+0x326>
 8003d5a:	21de      	movs	r1, #222	; 0xde
 8003d5c:	4813      	ldr	r0, [pc, #76]	; (8003dac <HAL_GPIO_Init+0x370>)
 8003d5e:	f7fd ffb6 	bl	8001cce <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	08da      	lsrs	r2, r3, #3
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	3208      	adds	r2, #8
 8003d6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	f003 0307 	and.w	r3, r3, #7
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	220f      	movs	r2, #15
 8003d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7e:	43db      	mvns	r3, r3
 8003d80:	69ba      	ldr	r2, [r7, #24]
 8003d82:	4013      	ands	r3, r2
 8003d84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	691a      	ldr	r2, [r3, #16]
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	f003 0307 	and.w	r3, r3, #7
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	69ba      	ldr	r2, [r7, #24]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	08da      	lsrs	r2, r3, #3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	3208      	adds	r2, #8
 8003da4:	69b9      	ldr	r1, [r7, #24]
 8003da6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003daa:	e001      	b.n	8003db0 <HAL_GPIO_Init+0x374>
 8003dac:	080114c8 	.word	0x080114c8
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	2203      	movs	r2, #3
 8003dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc0:	43db      	mvns	r3, r3
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f003 0203 	and.w	r2, r3, #3
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	69ba      	ldr	r2, [r7, #24]
 8003de2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 80a2 	beq.w	8003f36 <HAL_GPIO_Init+0x4fa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003df2:	2300      	movs	r3, #0
 8003df4:	60fb      	str	r3, [r7, #12]
 8003df6:	4b56      	ldr	r3, [pc, #344]	; (8003f50 <HAL_GPIO_Init+0x514>)
 8003df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dfa:	4a55      	ldr	r2, [pc, #340]	; (8003f50 <HAL_GPIO_Init+0x514>)
 8003dfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e00:	6453      	str	r3, [r2, #68]	; 0x44
 8003e02:	4b53      	ldr	r3, [pc, #332]	; (8003f50 <HAL_GPIO_Init+0x514>)
 8003e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e0a:	60fb      	str	r3, [r7, #12]
 8003e0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e0e:	4a51      	ldr	r2, [pc, #324]	; (8003f54 <HAL_GPIO_Init+0x518>)
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	089b      	lsrs	r3, r3, #2
 8003e14:	3302      	adds	r3, #2
 8003e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	f003 0303 	and.w	r3, r3, #3
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	220f      	movs	r2, #15
 8003e26:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2a:	43db      	mvns	r3, r3
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a48      	ldr	r2, [pc, #288]	; (8003f58 <HAL_GPIO_Init+0x51c>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d019      	beq.n	8003e6e <HAL_GPIO_Init+0x432>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a47      	ldr	r2, [pc, #284]	; (8003f5c <HAL_GPIO_Init+0x520>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d013      	beq.n	8003e6a <HAL_GPIO_Init+0x42e>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a46      	ldr	r2, [pc, #280]	; (8003f60 <HAL_GPIO_Init+0x524>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d00d      	beq.n	8003e66 <HAL_GPIO_Init+0x42a>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a45      	ldr	r2, [pc, #276]	; (8003f64 <HAL_GPIO_Init+0x528>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d007      	beq.n	8003e62 <HAL_GPIO_Init+0x426>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a44      	ldr	r2, [pc, #272]	; (8003f68 <HAL_GPIO_Init+0x52c>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d101      	bne.n	8003e5e <HAL_GPIO_Init+0x422>
 8003e5a:	2304      	movs	r3, #4
 8003e5c:	e008      	b.n	8003e70 <HAL_GPIO_Init+0x434>
 8003e5e:	2307      	movs	r3, #7
 8003e60:	e006      	b.n	8003e70 <HAL_GPIO_Init+0x434>
 8003e62:	2303      	movs	r3, #3
 8003e64:	e004      	b.n	8003e70 <HAL_GPIO_Init+0x434>
 8003e66:	2302      	movs	r3, #2
 8003e68:	e002      	b.n	8003e70 <HAL_GPIO_Init+0x434>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <HAL_GPIO_Init+0x434>
 8003e6e:	2300      	movs	r3, #0
 8003e70:	69fa      	ldr	r2, [r7, #28]
 8003e72:	f002 0203 	and.w	r2, r2, #3
 8003e76:	0092      	lsls	r2, r2, #2
 8003e78:	4093      	lsls	r3, r2
 8003e7a:	69ba      	ldr	r2, [r7, #24]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e80:	4934      	ldr	r1, [pc, #208]	; (8003f54 <HAL_GPIO_Init+0x518>)
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	089b      	lsrs	r3, r3, #2
 8003e86:	3302      	adds	r3, #2
 8003e88:	69ba      	ldr	r2, [r7, #24]
 8003e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e8e:	4b37      	ldr	r3, [pc, #220]	; (8003f6c <HAL_GPIO_Init+0x530>)
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	43db      	mvns	r3, r3
 8003e98:	69ba      	ldr	r2, [r7, #24]
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d003      	beq.n	8003eb2 <HAL_GPIO_Init+0x476>
        {
          temp |= iocurrent;
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003eb2:	4a2e      	ldr	r2, [pc, #184]	; (8003f6c <HAL_GPIO_Init+0x530>)
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003eb8:	4b2c      	ldr	r3, [pc, #176]	; (8003f6c <HAL_GPIO_Init+0x530>)
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d003      	beq.n	8003edc <HAL_GPIO_Init+0x4a0>
        {
          temp |= iocurrent;
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003edc:	4a23      	ldr	r2, [pc, #140]	; (8003f6c <HAL_GPIO_Init+0x530>)
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ee2:	4b22      	ldr	r3, [pc, #136]	; (8003f6c <HAL_GPIO_Init+0x530>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	43db      	mvns	r3, r3
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <HAL_GPIO_Init+0x4ca>
        {
          temp |= iocurrent;
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f06:	4a19      	ldr	r2, [pc, #100]	; (8003f6c <HAL_GPIO_Init+0x530>)
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f0c:	4b17      	ldr	r3, [pc, #92]	; (8003f6c <HAL_GPIO_Init+0x530>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	43db      	mvns	r3, r3
 8003f16:	69ba      	ldr	r2, [r7, #24]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d003      	beq.n	8003f30 <HAL_GPIO_Init+0x4f4>
        {
          temp |= iocurrent;
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f30:	4a0e      	ldr	r2, [pc, #56]	; (8003f6c <HAL_GPIO_Init+0x530>)
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	3301      	adds	r3, #1
 8003f3a:	61fb      	str	r3, [r7, #28]
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	2b0f      	cmp	r3, #15
 8003f40:	f67f adfe 	bls.w	8003b40 <HAL_GPIO_Init+0x104>
      }
    }
  }
}
 8003f44:	bf00      	nop
 8003f46:	bf00      	nop
 8003f48:	3720      	adds	r7, #32
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	40023800 	.word	0x40023800
 8003f54:	40013800 	.word	0x40013800
 8003f58:	40020000 	.word	0x40020000
 8003f5c:	40020400 	.word	0x40020400
 8003f60:	40020800 	.word	0x40020800
 8003f64:	40020c00 	.word	0x40020c00
 8003f68:	40021000 	.word	0x40021000
 8003f6c:	40013c00 	.word	0x40013c00

08003f70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	460b      	mov	r3, r1
 8003f7a:	807b      	strh	r3, [r7, #2]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003f80:	887b      	ldrh	r3, [r7, #2]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d004      	beq.n	8003f90 <HAL_GPIO_WritePin+0x20>
 8003f86:	887b      	ldrh	r3, [r7, #2]
 8003f88:	0c1b      	lsrs	r3, r3, #16
 8003f8a:	041b      	lsls	r3, r3, #16
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d004      	beq.n	8003f9a <HAL_GPIO_WritePin+0x2a>
 8003f90:	f240 119d 	movw	r1, #413	; 0x19d
 8003f94:	480e      	ldr	r0, [pc, #56]	; (8003fd0 <HAL_GPIO_WritePin+0x60>)
 8003f96:	f7fd fe9a 	bl	8001cce <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003f9a:	787b      	ldrb	r3, [r7, #1]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d007      	beq.n	8003fb0 <HAL_GPIO_WritePin+0x40>
 8003fa0:	787b      	ldrb	r3, [r7, #1]
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d004      	beq.n	8003fb0 <HAL_GPIO_WritePin+0x40>
 8003fa6:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8003faa:	4809      	ldr	r0, [pc, #36]	; (8003fd0 <HAL_GPIO_WritePin+0x60>)
 8003fac:	f7fd fe8f 	bl	8001cce <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8003fb0:	787b      	ldrb	r3, [r7, #1]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d003      	beq.n	8003fbe <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fb6:	887a      	ldrh	r2, [r7, #2]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fbc:	e003      	b.n	8003fc6 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fbe:	887b      	ldrh	r3, [r7, #2]
 8003fc0:	041a      	lsls	r2, r3, #16
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	619a      	str	r2, [r3, #24]
}
 8003fc6:	bf00      	nop
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	080114c8 	.word	0x080114c8

08003fd4 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	460b      	mov	r3, r1
 8003fde:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003fe0:	887b      	ldrh	r3, [r7, #2]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d004      	beq.n	8003ff0 <HAL_GPIO_TogglePin+0x1c>
 8003fe6:	887b      	ldrh	r3, [r7, #2]
 8003fe8:	0c1b      	lsrs	r3, r3, #16
 8003fea:	041b      	lsls	r3, r3, #16
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d004      	beq.n	8003ffa <HAL_GPIO_TogglePin+0x26>
 8003ff0:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 8003ff4:	480a      	ldr	r0, [pc, #40]	; (8004020 <HAL_GPIO_TogglePin+0x4c>)
 8003ff6:	f7fd fe6a 	bl	8001cce <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004000:	887a      	ldrh	r2, [r7, #2]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	4013      	ands	r3, r2
 8004006:	041a      	lsls	r2, r3, #16
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	43d9      	mvns	r1, r3
 800400c:	887b      	ldrh	r3, [r7, #2]
 800400e:	400b      	ands	r3, r1
 8004010:	431a      	orrs	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	619a      	str	r2, [r3, #24]
}
 8004016:	bf00      	nop
 8004018:	3710      	adds	r7, #16
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	080114c8 	.word	0x080114c8

08004024 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	4603      	mov	r3, r0
 800402c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800402e:	4b08      	ldr	r3, [pc, #32]	; (8004050 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004030:	695a      	ldr	r2, [r3, #20]
 8004032:	88fb      	ldrh	r3, [r7, #6]
 8004034:	4013      	ands	r3, r2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d006      	beq.n	8004048 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800403a:	4a05      	ldr	r2, [pc, #20]	; (8004050 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800403c:	88fb      	ldrh	r3, [r7, #6]
 800403e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004040:	88fb      	ldrh	r3, [r7, #6]
 8004042:	4618      	mov	r0, r3
 8004044:	f7fe fb1e 	bl	8002684 <HAL_GPIO_EXTI_Callback>
  }
}
 8004048:	bf00      	nop
 800404a:	3708      	adds	r7, #8
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	40013c00 	.word	0x40013c00

08004054 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004054:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004056:	b08f      	sub	sp, #60	; 0x3c
 8004058:	af0a      	add	r7, sp, #40	; 0x28
 800405a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e118      	b.n	8004298 <HAL_PCD_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800406e:	d003      	beq.n	8004078 <HAL_PCD_Init+0x24>
 8004070:	2187      	movs	r1, #135	; 0x87
 8004072:	488b      	ldr	r0, [pc, #556]	; (80042a0 <HAL_PCD_Init+0x24c>)
 8004074:	f7fd fe2b 	bl	8001cce <assert_failed>

  USBx = hpcd->Instance;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d106      	bne.n	8004098 <HAL_PCD_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f00c f922 	bl	80102dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2203      	movs	r2, #3
 800409c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d102      	bne.n	80040b2 <HAL_PCD_Init+0x5e>
  {
    hpcd->Init.dma_enable = 0U;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f005 fa25 	bl	8009506 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	603b      	str	r3, [r7, #0]
 80040c2:	687e      	ldr	r6, [r7, #4]
 80040c4:	466d      	mov	r5, sp
 80040c6:	f106 0410 	add.w	r4, r6, #16
 80040ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040d2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80040d6:	e885 0003 	stmia.w	r5, {r0, r1}
 80040da:	1d33      	adds	r3, r6, #4
 80040dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040de:	6838      	ldr	r0, [r7, #0]
 80040e0:	f005 f8fc 	bl	80092dc <USB_CoreInit>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d005      	beq.n	80040f6 <HAL_PCD_Init+0xa2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2202      	movs	r2, #2
 80040ee:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e0d0      	b.n	8004298 <HAL_PCD_Init+0x244>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2100      	movs	r1, #0
 80040fc:	4618      	mov	r0, r3
 80040fe:	f005 fa13 	bl	8009528 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004102:	2300      	movs	r3, #0
 8004104:	73fb      	strb	r3, [r7, #15]
 8004106:	e04a      	b.n	800419e <HAL_PCD_Init+0x14a>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004108:	7bfa      	ldrb	r2, [r7, #15]
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	4613      	mov	r3, r2
 800410e:	00db      	lsls	r3, r3, #3
 8004110:	4413      	add	r3, r2
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	440b      	add	r3, r1
 8004116:	333d      	adds	r3, #61	; 0x3d
 8004118:	2201      	movs	r2, #1
 800411a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800411c:	7bfa      	ldrb	r2, [r7, #15]
 800411e:	6879      	ldr	r1, [r7, #4]
 8004120:	4613      	mov	r3, r2
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	4413      	add	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	440b      	add	r3, r1
 800412a:	333c      	adds	r3, #60	; 0x3c
 800412c:	7bfa      	ldrb	r2, [r7, #15]
 800412e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004130:	7bfa      	ldrb	r2, [r7, #15]
 8004132:	7bfb      	ldrb	r3, [r7, #15]
 8004134:	b298      	uxth	r0, r3
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	4613      	mov	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	4413      	add	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	3344      	adds	r3, #68	; 0x44
 8004144:	4602      	mov	r2, r0
 8004146:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004148:	7bfa      	ldrb	r2, [r7, #15]
 800414a:	6879      	ldr	r1, [r7, #4]
 800414c:	4613      	mov	r3, r2
 800414e:	00db      	lsls	r3, r3, #3
 8004150:	4413      	add	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	440b      	add	r3, r1
 8004156:	3340      	adds	r3, #64	; 0x40
 8004158:	2200      	movs	r2, #0
 800415a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800415c:	7bfa      	ldrb	r2, [r7, #15]
 800415e:	6879      	ldr	r1, [r7, #4]
 8004160:	4613      	mov	r3, r2
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	4413      	add	r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	440b      	add	r3, r1
 800416a:	3348      	adds	r3, #72	; 0x48
 800416c:	2200      	movs	r2, #0
 800416e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004170:	7bfa      	ldrb	r2, [r7, #15]
 8004172:	6879      	ldr	r1, [r7, #4]
 8004174:	4613      	mov	r3, r2
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	4413      	add	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	440b      	add	r3, r1
 800417e:	334c      	adds	r3, #76	; 0x4c
 8004180:	2200      	movs	r2, #0
 8004182:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004184:	7bfa      	ldrb	r2, [r7, #15]
 8004186:	6879      	ldr	r1, [r7, #4]
 8004188:	4613      	mov	r3, r2
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	4413      	add	r3, r2
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	440b      	add	r3, r1
 8004192:	3354      	adds	r3, #84	; 0x54
 8004194:	2200      	movs	r2, #0
 8004196:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004198:	7bfb      	ldrb	r3, [r7, #15]
 800419a:	3301      	adds	r3, #1
 800419c:	73fb      	strb	r3, [r7, #15]
 800419e:	7bfa      	ldrb	r2, [r7, #15]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d3af      	bcc.n	8004108 <HAL_PCD_Init+0xb4>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041a8:	2300      	movs	r3, #0
 80041aa:	73fb      	strb	r3, [r7, #15]
 80041ac:	e044      	b.n	8004238 <HAL_PCD_Init+0x1e4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80041ae:	7bfa      	ldrb	r2, [r7, #15]
 80041b0:	6879      	ldr	r1, [r7, #4]
 80041b2:	4613      	mov	r3, r2
 80041b4:	00db      	lsls	r3, r3, #3
 80041b6:	4413      	add	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	440b      	add	r3, r1
 80041bc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80041c0:	2200      	movs	r2, #0
 80041c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80041c4:	7bfa      	ldrb	r2, [r7, #15]
 80041c6:	6879      	ldr	r1, [r7, #4]
 80041c8:	4613      	mov	r3, r2
 80041ca:	00db      	lsls	r3, r3, #3
 80041cc:	4413      	add	r3, r2
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	440b      	add	r3, r1
 80041d2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80041d6:	7bfa      	ldrb	r2, [r7, #15]
 80041d8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80041da:	7bfa      	ldrb	r2, [r7, #15]
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	4613      	mov	r3, r2
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	4413      	add	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	440b      	add	r3, r1
 80041e8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80041ec:	2200      	movs	r2, #0
 80041ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80041f0:	7bfa      	ldrb	r2, [r7, #15]
 80041f2:	6879      	ldr	r1, [r7, #4]
 80041f4:	4613      	mov	r3, r2
 80041f6:	00db      	lsls	r3, r3, #3
 80041f8:	4413      	add	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	440b      	add	r3, r1
 80041fe:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004202:	2200      	movs	r2, #0
 8004204:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004206:	7bfa      	ldrb	r2, [r7, #15]
 8004208:	6879      	ldr	r1, [r7, #4]
 800420a:	4613      	mov	r3, r2
 800420c:	00db      	lsls	r3, r3, #3
 800420e:	4413      	add	r3, r2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	440b      	add	r3, r1
 8004214:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004218:	2200      	movs	r2, #0
 800421a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800421c:	7bfa      	ldrb	r2, [r7, #15]
 800421e:	6879      	ldr	r1, [r7, #4]
 8004220:	4613      	mov	r3, r2
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	4413      	add	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	440b      	add	r3, r1
 800422a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800422e:	2200      	movs	r2, #0
 8004230:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004232:	7bfb      	ldrb	r3, [r7, #15]
 8004234:	3301      	adds	r3, #1
 8004236:	73fb      	strb	r3, [r7, #15]
 8004238:	7bfa      	ldrb	r2, [r7, #15]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	429a      	cmp	r2, r3
 8004240:	d3b5      	bcc.n	80041ae <HAL_PCD_Init+0x15a>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	603b      	str	r3, [r7, #0]
 8004248:	687e      	ldr	r6, [r7, #4]
 800424a:	466d      	mov	r5, sp
 800424c:	f106 0410 	add.w	r4, r6, #16
 8004250:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004252:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004254:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004256:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004258:	e894 0003 	ldmia.w	r4, {r0, r1}
 800425c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004260:	1d33      	adds	r3, r6, #4
 8004262:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004264:	6838      	ldr	r0, [r7, #0]
 8004266:	f005 f9ab 	bl	80095c0 <USB_DevInit>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d005      	beq.n	800427c <HAL_PCD_Init+0x228>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2202      	movs	r2, #2
 8004274:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e00d      	b.n	8004298 <HAL_PCD_Init+0x244>
  }

  hpcd->USB_Address = 0U;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4618      	mov	r0, r3
 8004292:	f006 fafa 	bl	800a88a <USB_DevDisconnect>

  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	3714      	adds	r7, #20
 800429c:	46bd      	mov	sp, r7
 800429e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042a0:	08011504 	.word	0x08011504

080042a4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d101      	bne.n	80042c0 <HAL_PCD_Start+0x1c>
 80042bc:	2302      	movs	r3, #2
 80042be:	e020      	b.n	8004302 <HAL_PCD_Start+0x5e>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d109      	bne.n	80042e4 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d005      	beq.n	80042e4 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042dc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f005 f8fb 	bl	80094e4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f006 faa8 	bl	800a848 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004300:	2300      	movs	r3, #0
}
 8004302:	4618      	mov	r0, r3
 8004304:	3710      	adds	r7, #16
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800430a:	b590      	push	{r4, r7, lr}
 800430c:	b08d      	sub	sp, #52	; 0x34
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004318:	6a3b      	ldr	r3, [r7, #32]
 800431a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4618      	mov	r0, r3
 8004322:	f006 fb66 	bl	800a9f2 <USB_GetMode>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	f040 848a 	bne.w	8004c42 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4618      	mov	r0, r3
 8004334:	f006 faca 	bl	800a8cc <USB_ReadInterrupts>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	f000 8480 	beq.w	8004c40 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	0a1b      	lsrs	r3, r3, #8
 800434a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4618      	mov	r0, r3
 800435a:	f006 fab7 	bl	800a8cc <USB_ReadInterrupts>
 800435e:	4603      	mov	r3, r0
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b02      	cmp	r3, #2
 8004366:	d107      	bne.n	8004378 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	695a      	ldr	r2, [r3, #20]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f002 0202 	and.w	r2, r2, #2
 8004376:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4618      	mov	r0, r3
 800437e:	f006 faa5 	bl	800a8cc <USB_ReadInterrupts>
 8004382:	4603      	mov	r3, r0
 8004384:	f003 0310 	and.w	r3, r3, #16
 8004388:	2b10      	cmp	r3, #16
 800438a:	d161      	bne.n	8004450 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	699a      	ldr	r2, [r3, #24]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f022 0210 	bic.w	r2, r2, #16
 800439a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800439c:	6a3b      	ldr	r3, [r7, #32]
 800439e:	6a1b      	ldr	r3, [r3, #32]
 80043a0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	f003 020f 	and.w	r2, r3, #15
 80043a8:	4613      	mov	r3, r2
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	4413      	add	r3, r2
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	4413      	add	r3, r2
 80043b8:	3304      	adds	r3, #4
 80043ba:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	0c5b      	lsrs	r3, r3, #17
 80043c0:	f003 030f 	and.w	r3, r3, #15
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d124      	bne.n	8004412 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80043ce:	4013      	ands	r3, r2
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d035      	beq.n	8004440 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	091b      	lsrs	r3, r3, #4
 80043dc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80043de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	461a      	mov	r2, r3
 80043e6:	6a38      	ldr	r0, [r7, #32]
 80043e8:	f006 f8dc 	bl	800a5a4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	691a      	ldr	r2, [r3, #16]
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	091b      	lsrs	r3, r3, #4
 80043f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043f8:	441a      	add	r2, r3
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	6a1a      	ldr	r2, [r3, #32]
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	091b      	lsrs	r3, r3, #4
 8004406:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800440a:	441a      	add	r2, r3
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	621a      	str	r2, [r3, #32]
 8004410:	e016      	b.n	8004440 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	0c5b      	lsrs	r3, r3, #17
 8004416:	f003 030f 	and.w	r3, r3, #15
 800441a:	2b06      	cmp	r3, #6
 800441c:	d110      	bne.n	8004440 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004424:	2208      	movs	r2, #8
 8004426:	4619      	mov	r1, r3
 8004428:	6a38      	ldr	r0, [r7, #32]
 800442a:	f006 f8bb 	bl	800a5a4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	6a1a      	ldr	r2, [r3, #32]
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	091b      	lsrs	r3, r3, #4
 8004436:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800443a:	441a      	add	r2, r3
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	699a      	ldr	r2, [r3, #24]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f042 0210 	orr.w	r2, r2, #16
 800444e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4618      	mov	r0, r3
 8004456:	f006 fa39 	bl	800a8cc <USB_ReadInterrupts>
 800445a:	4603      	mov	r3, r0
 800445c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004460:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004464:	f040 80a7 	bne.w	80045b6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004468:	2300      	movs	r3, #0
 800446a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4618      	mov	r0, r3
 8004472:	f006 fa3e 	bl	800a8f2 <USB_ReadDevAllOutEpInterrupt>
 8004476:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004478:	e099      	b.n	80045ae <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800447a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800447c:	f003 0301 	and.w	r3, r3, #1
 8004480:	2b00      	cmp	r3, #0
 8004482:	f000 808e 	beq.w	80045a2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800448c:	b2d2      	uxtb	r2, r2
 800448e:	4611      	mov	r1, r2
 8004490:	4618      	mov	r0, r3
 8004492:	f006 fa62 	bl	800a95a <USB_ReadDevOutEPInterrupt>
 8004496:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00c      	beq.n	80044bc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80044a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a4:	015a      	lsls	r2, r3, #5
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	4413      	add	r3, r2
 80044aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044ae:	461a      	mov	r2, r3
 80044b0:	2301      	movs	r3, #1
 80044b2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80044b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 fec2 	bl	8005240 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	f003 0308 	and.w	r3, r3, #8
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00c      	beq.n	80044e0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80044c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c8:	015a      	lsls	r2, r3, #5
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	4413      	add	r3, r2
 80044ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044d2:	461a      	mov	r2, r3
 80044d4:	2308      	movs	r3, #8
 80044d6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80044d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 ff98 	bl	8005410 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	f003 0310 	and.w	r3, r3, #16
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d008      	beq.n	80044fc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80044ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ec:	015a      	lsls	r2, r3, #5
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	4413      	add	r3, r2
 80044f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044f6:	461a      	mov	r2, r3
 80044f8:	2310      	movs	r3, #16
 80044fa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b00      	cmp	r3, #0
 8004504:	d030      	beq.n	8004568 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800450e:	2b80      	cmp	r3, #128	; 0x80
 8004510:	d109      	bne.n	8004526 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	69fa      	ldr	r2, [r7, #28]
 800451c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004520:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004524:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004526:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004528:	4613      	mov	r3, r2
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	4413      	add	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	4413      	add	r3, r2
 8004538:	3304      	adds	r3, #4
 800453a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	78db      	ldrb	r3, [r3, #3]
 8004540:	2b01      	cmp	r3, #1
 8004542:	d108      	bne.n	8004556 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	2200      	movs	r2, #0
 8004548:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800454a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454c:	b2db      	uxtb	r3, r3
 800454e:	4619      	mov	r1, r3
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f00b ffbf 	bl	80104d4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004558:	015a      	lsls	r2, r3, #5
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	4413      	add	r3, r2
 800455e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004562:	461a      	mov	r2, r3
 8004564:	2302      	movs	r3, #2
 8004566:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	f003 0320 	and.w	r3, r3, #32
 800456e:	2b00      	cmp	r3, #0
 8004570:	d008      	beq.n	8004584 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004574:	015a      	lsls	r2, r3, #5
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	4413      	add	r3, r2
 800457a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800457e:	461a      	mov	r2, r3
 8004580:	2320      	movs	r3, #32
 8004582:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d009      	beq.n	80045a2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800458e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004590:	015a      	lsls	r2, r3, #5
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	4413      	add	r3, r2
 8004596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800459a:	461a      	mov	r2, r3
 800459c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80045a0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	3301      	adds	r3, #1
 80045a6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80045a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045aa:	085b      	lsrs	r3, r3, #1
 80045ac:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80045ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	f47f af62 	bne.w	800447a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f006 f986 	bl	800a8cc <USB_ReadInterrupts>
 80045c0:	4603      	mov	r3, r0
 80045c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80045ca:	f040 80db 	bne.w	8004784 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4618      	mov	r0, r3
 80045d4:	f006 f9a7 	bl	800a926 <USB_ReadDevAllInEpInterrupt>
 80045d8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80045da:	2300      	movs	r3, #0
 80045dc:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80045de:	e0cd      	b.n	800477c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80045e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	f000 80c2 	beq.w	8004770 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045f2:	b2d2      	uxtb	r2, r2
 80045f4:	4611      	mov	r1, r2
 80045f6:	4618      	mov	r0, r3
 80045f8:	f006 f9cd 	bl	800a996 <USB_ReadDevInEPInterrupt>
 80045fc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	2b00      	cmp	r3, #0
 8004606:	d057      	beq.n	80046b8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460a:	f003 030f 	and.w	r3, r3, #15
 800460e:	2201      	movs	r2, #1
 8004610:	fa02 f303 	lsl.w	r3, r2, r3
 8004614:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800461c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	43db      	mvns	r3, r3
 8004622:	69f9      	ldr	r1, [r7, #28]
 8004624:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004628:	4013      	ands	r3, r2
 800462a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800462c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462e:	015a      	lsls	r2, r3, #5
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	4413      	add	r3, r2
 8004634:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004638:	461a      	mov	r2, r3
 800463a:	2301      	movs	r3, #1
 800463c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d132      	bne.n	80046ac <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004646:	6879      	ldr	r1, [r7, #4]
 8004648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800464a:	4613      	mov	r3, r2
 800464c:	00db      	lsls	r3, r3, #3
 800464e:	4413      	add	r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	440b      	add	r3, r1
 8004654:	334c      	adds	r3, #76	; 0x4c
 8004656:	6819      	ldr	r1, [r3, #0]
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800465c:	4613      	mov	r3, r2
 800465e:	00db      	lsls	r3, r3, #3
 8004660:	4413      	add	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	4403      	add	r3, r0
 8004666:	3348      	adds	r3, #72	; 0x48
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4419      	add	r1, r3
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004670:	4613      	mov	r3, r2
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	4413      	add	r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	4403      	add	r3, r0
 800467a:	334c      	adds	r3, #76	; 0x4c
 800467c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800467e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004680:	2b00      	cmp	r3, #0
 8004682:	d113      	bne.n	80046ac <HAL_PCD_IRQHandler+0x3a2>
 8004684:	6879      	ldr	r1, [r7, #4]
 8004686:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004688:	4613      	mov	r3, r2
 800468a:	00db      	lsls	r3, r3, #3
 800468c:	4413      	add	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	440b      	add	r3, r1
 8004692:	3354      	adds	r3, #84	; 0x54
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d108      	bne.n	80046ac <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6818      	ldr	r0, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80046a4:	461a      	mov	r2, r3
 80046a6:	2101      	movs	r1, #1
 80046a8:	f006 f9d4 	bl	800aa54 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80046ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	4619      	mov	r1, r3
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f00b fe93 	bl	80103de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	f003 0308 	and.w	r3, r3, #8
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d008      	beq.n	80046d4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80046c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c4:	015a      	lsls	r2, r3, #5
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046ce:	461a      	mov	r2, r3
 80046d0:	2308      	movs	r3, #8
 80046d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	f003 0310 	and.w	r3, r3, #16
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d008      	beq.n	80046f0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80046de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e0:	015a      	lsls	r2, r3, #5
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	4413      	add	r3, r2
 80046e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046ea:	461a      	mov	r2, r3
 80046ec:	2310      	movs	r3, #16
 80046ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d008      	beq.n	800470c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80046fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fc:	015a      	lsls	r2, r3, #5
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	4413      	add	r3, r2
 8004702:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004706:	461a      	mov	r2, r3
 8004708:	2340      	movs	r3, #64	; 0x40
 800470a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d023      	beq.n	800475e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004716:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004718:	6a38      	ldr	r0, [r7, #32]
 800471a:	f005 f8b5 	bl	8009888 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800471e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004720:	4613      	mov	r3, r2
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	4413      	add	r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	3338      	adds	r3, #56	; 0x38
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	4413      	add	r3, r2
 800472e:	3304      	adds	r3, #4
 8004730:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	78db      	ldrb	r3, [r3, #3]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d108      	bne.n	800474c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	2200      	movs	r2, #0
 800473e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004742:	b2db      	uxtb	r3, r3
 8004744:	4619      	mov	r1, r3
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f00b fed6 	bl	80104f8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800474c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474e:	015a      	lsls	r2, r3, #5
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	4413      	add	r3, r2
 8004754:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004758:	461a      	mov	r2, r3
 800475a:	2302      	movs	r3, #2
 800475c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004764:	2b00      	cmp	r3, #0
 8004766:	d003      	beq.n	8004770 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004768:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 fcdb 	bl	8005126 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004772:	3301      	adds	r3, #1
 8004774:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004778:	085b      	lsrs	r3, r3, #1
 800477a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800477c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800477e:	2b00      	cmp	r3, #0
 8004780:	f47f af2e 	bne.w	80045e0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4618      	mov	r0, r3
 800478a:	f006 f89f 	bl	800a8cc <USB_ReadInterrupts>
 800478e:	4603      	mov	r3, r0
 8004790:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004794:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004798:	d122      	bne.n	80047e0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	69fa      	ldr	r2, [r7, #28]
 80047a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047a8:	f023 0301 	bic.w	r3, r3, #1
 80047ac:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d108      	bne.n	80047ca <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80047c0:	2100      	movs	r1, #0
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 fec2 	bl	800554c <HAL_PCDEx_LPM_Callback>
 80047c8:	e002      	b.n	80047d0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f00b fe74 	bl	80104b8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	695a      	ldr	r2, [r3, #20]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80047de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4618      	mov	r0, r3
 80047e6:	f006 f871 	bl	800a8cc <USB_ReadInterrupts>
 80047ea:	4603      	mov	r3, r0
 80047ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047f4:	d112      	bne.n	800481c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	2b01      	cmp	r3, #1
 8004804:	d102      	bne.n	800480c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f00b fe30 	bl	801046c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	695a      	ldr	r2, [r3, #20]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800481a:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4618      	mov	r0, r3
 8004822:	f006 f853 	bl	800a8cc <USB_ReadInterrupts>
 8004826:	4603      	mov	r3, r0
 8004828:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800482c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004830:	f040 80b7 	bne.w	80049a2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	69fa      	ldr	r2, [r7, #28]
 800483e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004842:	f023 0301 	bic.w	r3, r3, #1
 8004846:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2110      	movs	r1, #16
 800484e:	4618      	mov	r0, r3
 8004850:	f005 f81a 	bl	8009888 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004854:	2300      	movs	r3, #0
 8004856:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004858:	e046      	b.n	80048e8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800485a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800485c:	015a      	lsls	r2, r3, #5
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	4413      	add	r3, r2
 8004862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004866:	461a      	mov	r2, r3
 8004868:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800486c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800486e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004870:	015a      	lsls	r2, r3, #5
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	4413      	add	r3, r2
 8004876:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800487e:	0151      	lsls	r1, r2, #5
 8004880:	69fa      	ldr	r2, [r7, #28]
 8004882:	440a      	add	r2, r1
 8004884:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004888:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800488c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800488e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004890:	015a      	lsls	r2, r3, #5
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	4413      	add	r3, r2
 8004896:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800489a:	461a      	mov	r2, r3
 800489c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80048a0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80048a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048a4:	015a      	lsls	r2, r3, #5
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	4413      	add	r3, r2
 80048aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048b2:	0151      	lsls	r1, r2, #5
 80048b4:	69fa      	ldr	r2, [r7, #28]
 80048b6:	440a      	add	r2, r1
 80048b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80048c0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80048c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048c4:	015a      	lsls	r2, r3, #5
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	4413      	add	r3, r2
 80048ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048d2:	0151      	lsls	r1, r2, #5
 80048d4:	69fa      	ldr	r2, [r7, #28]
 80048d6:	440a      	add	r2, r1
 80048d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80048e0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e4:	3301      	adds	r3, #1
 80048e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d3b3      	bcc.n	800485a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048f8:	69db      	ldr	r3, [r3, #28]
 80048fa:	69fa      	ldr	r2, [r7, #28]
 80048fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004900:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004904:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490a:	2b00      	cmp	r3, #0
 800490c:	d016      	beq.n	800493c <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004914:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004918:	69fa      	ldr	r2, [r7, #28]
 800491a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800491e:	f043 030b 	orr.w	r3, r3, #11
 8004922:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800492c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800492e:	69fa      	ldr	r2, [r7, #28]
 8004930:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004934:	f043 030b 	orr.w	r3, r3, #11
 8004938:	6453      	str	r3, [r2, #68]	; 0x44
 800493a:	e015      	b.n	8004968 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004942:	695b      	ldr	r3, [r3, #20]
 8004944:	69fa      	ldr	r2, [r7, #28]
 8004946:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800494a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800494e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004952:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	69fa      	ldr	r2, [r7, #28]
 800495e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004962:	f043 030b 	orr.w	r3, r3, #11
 8004966:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	69fa      	ldr	r2, [r7, #28]
 8004972:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004976:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800497a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6818      	ldr	r0, [r3, #0]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800498c:	461a      	mov	r2, r3
 800498e:	f006 f861 	bl	800aa54 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	695a      	ldr	r2, [r3, #20]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80049a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4618      	mov	r0, r3
 80049a8:	f005 ff90 	bl	800a8cc <USB_ReadInterrupts>
 80049ac:	4603      	mov	r3, r0
 80049ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049b6:	d124      	bne.n	8004a02 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4618      	mov	r0, r3
 80049be:	f006 f826 	bl	800aa0e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4618      	mov	r0, r3
 80049c8:	f004 ffdb 	bl	8009982 <USB_GetDevSpeed>
 80049cc:	4603      	mov	r3, r0
 80049ce:	461a      	mov	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681c      	ldr	r4, [r3, #0]
 80049d8:	f001 fb40 	bl	800605c <HAL_RCC_GetHCLKFreq>
 80049dc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	461a      	mov	r2, r3
 80049e6:	4620      	mov	r0, r4
 80049e8:	f004 fcda 	bl	80093a0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f00b fd1e 	bl	801042e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	695a      	ldr	r2, [r3, #20]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004a00:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f005 ff60 	bl	800a8cc <USB_ReadInterrupts>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	f003 0308 	and.w	r3, r3, #8
 8004a12:	2b08      	cmp	r3, #8
 8004a14:	d10a      	bne.n	8004a2c <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f00b fcfb 	bl	8010412 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	695a      	ldr	r2, [r3, #20]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f002 0208 	and.w	r2, r2, #8
 8004a2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4618      	mov	r0, r3
 8004a32:	f005 ff4b 	bl	800a8cc <USB_ReadInterrupts>
 8004a36:	4603      	mov	r3, r0
 8004a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a3c:	2b80      	cmp	r3, #128	; 0x80
 8004a3e:	d122      	bne.n	8004a86 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004a40:	6a3b      	ldr	r3, [r7, #32]
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a48:	6a3b      	ldr	r3, [r7, #32]
 8004a4a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	627b      	str	r3, [r7, #36]	; 0x24
 8004a50:	e014      	b.n	8004a7c <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004a52:	6879      	ldr	r1, [r7, #4]
 8004a54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a56:	4613      	mov	r3, r2
 8004a58:	00db      	lsls	r3, r3, #3
 8004a5a:	4413      	add	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	440b      	add	r3, r1
 8004a60:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d105      	bne.n	8004a76 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	4619      	mov	r1, r3
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 fb27 	bl	80050c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a78:	3301      	adds	r3, #1
 8004a7a:	627b      	str	r3, [r7, #36]	; 0x24
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d3e5      	bcc.n	8004a52 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f005 ff1e 	bl	800a8cc <USB_ReadInterrupts>
 8004a90:	4603      	mov	r3, r0
 8004a92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a9a:	d13b      	bne.n	8004b14 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	627b      	str	r3, [r7, #36]	; 0x24
 8004aa0:	e02b      	b.n	8004afa <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa4:	015a      	lsls	r2, r3, #5
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ab2:	6879      	ldr	r1, [r7, #4]
 8004ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	00db      	lsls	r3, r3, #3
 8004aba:	4413      	add	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	440b      	add	r3, r1
 8004ac0:	3340      	adds	r3, #64	; 0x40
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d115      	bne.n	8004af4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004ac8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	da12      	bge.n	8004af4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	00db      	lsls	r3, r3, #3
 8004ad6:	4413      	add	r3, r2
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	440b      	add	r3, r1
 8004adc:	333f      	adds	r3, #63	; 0x3f
 8004ade:	2201      	movs	r2, #1
 8004ae0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	4619      	mov	r1, r3
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 fae8 	bl	80050c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af6:	3301      	adds	r3, #1
 8004af8:	627b      	str	r3, [r7, #36]	; 0x24
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d3ce      	bcc.n	8004aa2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	695a      	ldr	r2, [r3, #20]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004b12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f005 fed7 	bl	800a8cc <USB_ReadInterrupts>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b24:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b28:	d155      	bne.n	8004bd6 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004b2e:	e045      	b.n	8004bbc <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b32:	015a      	lsls	r2, r3, #5
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	4413      	add	r3, r2
 8004b38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b40:	6879      	ldr	r1, [r7, #4]
 8004b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b44:	4613      	mov	r3, r2
 8004b46:	00db      	lsls	r3, r3, #3
 8004b48:	4413      	add	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d12e      	bne.n	8004bb6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004b58:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	da2b      	bge.n	8004bb6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004b6a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d121      	bne.n	8004bb6 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004b72:	6879      	ldr	r1, [r7, #4]
 8004b74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b76:	4613      	mov	r3, r2
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	4413      	add	r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	440b      	add	r3, r1
 8004b80:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004b84:	2201      	movs	r2, #1
 8004b86:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004b88:	6a3b      	ldr	r3, [r7, #32]
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004b94:	6a3b      	ldr	r3, [r7, #32]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d10a      	bne.n	8004bb6 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	69fa      	ldr	r2, [r7, #28]
 8004baa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004bb2:	6053      	str	r3, [r2, #4]
            break;
 8004bb4:	e007      	b.n	8004bc6 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb8:	3301      	adds	r3, #1
 8004bba:	627b      	str	r3, [r7, #36]	; 0x24
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d3b4      	bcc.n	8004b30 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	695a      	ldr	r2, [r3, #20]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004bd4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f005 fe76 	bl	800a8cc <USB_ReadInterrupts>
 8004be0:	4603      	mov	r3, r0
 8004be2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004be6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bea:	d10a      	bne.n	8004c02 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f00b fc95 	bl	801051c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	695a      	ldr	r2, [r3, #20]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004c00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4618      	mov	r0, r3
 8004c08:	f005 fe60 	bl	800a8cc <USB_ReadInterrupts>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	f003 0304 	and.w	r3, r3, #4
 8004c12:	2b04      	cmp	r3, #4
 8004c14:	d115      	bne.n	8004c42 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d002      	beq.n	8004c2e <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f00b fc85 	bl	8010538 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	6859      	ldr	r1, [r3, #4]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	69ba      	ldr	r2, [r7, #24]
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	605a      	str	r2, [r3, #4]
 8004c3e:	e000      	b.n	8004c42 <HAL_PCD_IRQHandler+0x938>
      return;
 8004c40:	bf00      	nop
    }
  }
}
 8004c42:	3734      	adds	r7, #52	; 0x34
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd90      	pop	{r4, r7, pc}

08004c48 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	460b      	mov	r3, r1
 8004c52:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d101      	bne.n	8004c62 <HAL_PCD_SetAddress+0x1a>
 8004c5e:	2302      	movs	r3, #2
 8004c60:	e013      	b.n	8004c8a <HAL_PCD_SetAddress+0x42>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2201      	movs	r2, #1
 8004c66:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	78fa      	ldrb	r2, [r7, #3]
 8004c6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	78fa      	ldrb	r2, [r7, #3]
 8004c78:	4611      	mov	r1, r2
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f005 fdbe 	bl	800a7fc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3708      	adds	r7, #8
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b084      	sub	sp, #16
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
 8004c9a:	4608      	mov	r0, r1
 8004c9c:	4611      	mov	r1, r2
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	70fb      	strb	r3, [r7, #3]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	803b      	strh	r3, [r7, #0]
 8004ca8:	4613      	mov	r3, r2
 8004caa:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004cac:	2300      	movs	r3, #0
 8004cae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004cb0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	da0f      	bge.n	8004cd8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cb8:	78fb      	ldrb	r3, [r7, #3]
 8004cba:	f003 020f 	and.w	r2, r3, #15
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	00db      	lsls	r3, r3, #3
 8004cc2:	4413      	add	r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	3338      	adds	r3, #56	; 0x38
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	4413      	add	r3, r2
 8004ccc:	3304      	adds	r3, #4
 8004cce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	705a      	strb	r2, [r3, #1]
 8004cd6:	e00f      	b.n	8004cf8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cd8:	78fb      	ldrb	r3, [r7, #3]
 8004cda:	f003 020f 	and.w	r2, r3, #15
 8004cde:	4613      	mov	r3, r2
 8004ce0:	00db      	lsls	r3, r3, #3
 8004ce2:	4413      	add	r3, r2
 8004ce4:	009b      	lsls	r3, r3, #2
 8004ce6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	4413      	add	r3, r2
 8004cee:	3304      	adds	r3, #4
 8004cf0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004cf8:	78fb      	ldrb	r3, [r7, #3]
 8004cfa:	f003 030f 	and.w	r3, r3, #15
 8004cfe:	b2da      	uxtb	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004d04:	883a      	ldrh	r2, [r7, #0]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	78ba      	ldrb	r2, [r7, #2]
 8004d0e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	785b      	ldrb	r3, [r3, #1]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d004      	beq.n	8004d22 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004d22:	78bb      	ldrb	r3, [r7, #2]
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d102      	bne.n	8004d2e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d101      	bne.n	8004d3c <HAL_PCD_EP_Open+0xaa>
 8004d38:	2302      	movs	r3, #2
 8004d3a:	e00e      	b.n	8004d5a <HAL_PCD_EP_Open+0xc8>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68f9      	ldr	r1, [r7, #12]
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f004 fe3e 	bl	80099cc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004d58:	7afb      	ldrb	r3, [r7, #11]
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3710      	adds	r7, #16
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b084      	sub	sp, #16
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	da0f      	bge.n	8004d96 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d76:	78fb      	ldrb	r3, [r7, #3]
 8004d78:	f003 020f 	and.w	r2, r3, #15
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	00db      	lsls	r3, r3, #3
 8004d80:	4413      	add	r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	3338      	adds	r3, #56	; 0x38
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	4413      	add	r3, r2
 8004d8a:	3304      	adds	r3, #4
 8004d8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2201      	movs	r2, #1
 8004d92:	705a      	strb	r2, [r3, #1]
 8004d94:	e00f      	b.n	8004db6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d96:	78fb      	ldrb	r3, [r7, #3]
 8004d98:	f003 020f 	and.w	r2, r3, #15
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	00db      	lsls	r3, r3, #3
 8004da0:	4413      	add	r3, r2
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	4413      	add	r3, r2
 8004dac:	3304      	adds	r3, #4
 8004dae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004db6:	78fb      	ldrb	r3, [r7, #3]
 8004db8:	f003 030f 	and.w	r3, r3, #15
 8004dbc:	b2da      	uxtb	r2, r3
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d101      	bne.n	8004dd0 <HAL_PCD_EP_Close+0x6e>
 8004dcc:	2302      	movs	r3, #2
 8004dce:	e00e      	b.n	8004dee <HAL_PCD_EP_Close+0x8c>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68f9      	ldr	r1, [r7, #12]
 8004dde:	4618      	mov	r0, r3
 8004de0:	f004 fe7c 	bl	8009adc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3710      	adds	r7, #16
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}

08004df6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004df6:	b580      	push	{r7, lr}
 8004df8:	b086      	sub	sp, #24
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	60f8      	str	r0, [r7, #12]
 8004dfe:	607a      	str	r2, [r7, #4]
 8004e00:	603b      	str	r3, [r7, #0]
 8004e02:	460b      	mov	r3, r1
 8004e04:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e06:	7afb      	ldrb	r3, [r7, #11]
 8004e08:	f003 020f 	and.w	r2, r3, #15
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	00db      	lsls	r3, r3, #3
 8004e10:	4413      	add	r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004e18:	68fa      	ldr	r2, [r7, #12]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	3304      	adds	r3, #4
 8004e1e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	683a      	ldr	r2, [r7, #0]
 8004e2a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	2200      	movs	r2, #0
 8004e36:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e38:	7afb      	ldrb	r3, [r7, #11]
 8004e3a:	f003 030f 	and.w	r3, r3, #15
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	691b      	ldr	r3, [r3, #16]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d102      	bne.n	8004e52 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004e52:	7afb      	ldrb	r3, [r7, #11]
 8004e54:	f003 030f 	and.w	r3, r3, #15
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d109      	bne.n	8004e70 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6818      	ldr	r0, [r3, #0]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	461a      	mov	r2, r3
 8004e68:	6979      	ldr	r1, [r7, #20]
 8004e6a:	f005 f95b 	bl	800a124 <USB_EP0StartXfer>
 8004e6e:	e008      	b.n	8004e82 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6818      	ldr	r0, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	6979      	ldr	r1, [r7, #20]
 8004e7e:	f004 ff09 	bl	8009c94 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3718      	adds	r7, #24
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	460b      	mov	r3, r1
 8004e96:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004e98:	78fb      	ldrb	r3, [r7, #3]
 8004e9a:	f003 020f 	and.w	r2, r3, #15
 8004e9e:	6879      	ldr	r1, [r7, #4]
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	00db      	lsls	r3, r3, #3
 8004ea4:	4413      	add	r3, r2
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	440b      	add	r3, r1
 8004eaa:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004eae:	681b      	ldr	r3, [r3, #0]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b086      	sub	sp, #24
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	607a      	str	r2, [r7, #4]
 8004ec6:	603b      	str	r3, [r7, #0]
 8004ec8:	460b      	mov	r3, r1
 8004eca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ecc:	7afb      	ldrb	r3, [r7, #11]
 8004ece:	f003 020f 	and.w	r2, r3, #15
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	00db      	lsls	r3, r3, #3
 8004ed6:	4413      	add	r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	3338      	adds	r3, #56	; 0x38
 8004edc:	68fa      	ldr	r2, [r7, #12]
 8004ede:	4413      	add	r3, r2
 8004ee0:	3304      	adds	r3, #4
 8004ee2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004efc:	7afb      	ldrb	r3, [r7, #11]
 8004efe:	f003 030f 	and.w	r3, r3, #15
 8004f02:	b2da      	uxtb	r2, r3
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d102      	bne.n	8004f16 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004f16:	7afb      	ldrb	r3, [r7, #11]
 8004f18:	f003 030f 	and.w	r3, r3, #15
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d109      	bne.n	8004f34 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6818      	ldr	r0, [r3, #0]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	6979      	ldr	r1, [r7, #20]
 8004f2e:	f005 f8f9 	bl	800a124 <USB_EP0StartXfer>
 8004f32:	e008      	b.n	8004f46 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6818      	ldr	r0, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	461a      	mov	r2, r3
 8004f40:	6979      	ldr	r1, [r7, #20]
 8004f42:	f004 fea7 	bl	8009c94 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3718      	adds	r7, #24
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	460b      	mov	r3, r1
 8004f5a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004f5c:	78fb      	ldrb	r3, [r7, #3]
 8004f5e:	f003 020f 	and.w	r2, r3, #15
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d901      	bls.n	8004f6e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e050      	b.n	8005010 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	da0f      	bge.n	8004f96 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f76:	78fb      	ldrb	r3, [r7, #3]
 8004f78:	f003 020f 	and.w	r2, r3, #15
 8004f7c:	4613      	mov	r3, r2
 8004f7e:	00db      	lsls	r3, r3, #3
 8004f80:	4413      	add	r3, r2
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	3338      	adds	r3, #56	; 0x38
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	4413      	add	r3, r2
 8004f8a:	3304      	adds	r3, #4
 8004f8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2201      	movs	r2, #1
 8004f92:	705a      	strb	r2, [r3, #1]
 8004f94:	e00d      	b.n	8004fb2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004f96:	78fa      	ldrb	r2, [r7, #3]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	00db      	lsls	r3, r3, #3
 8004f9c:	4413      	add	r3, r2
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	3304      	adds	r3, #4
 8004faa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fb8:	78fb      	ldrb	r3, [r7, #3]
 8004fba:	f003 030f 	and.w	r3, r3, #15
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d101      	bne.n	8004fd2 <HAL_PCD_EP_SetStall+0x82>
 8004fce:	2302      	movs	r3, #2
 8004fd0:	e01e      	b.n	8005010 <HAL_PCD_EP_SetStall+0xc0>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68f9      	ldr	r1, [r7, #12]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f005 fb37 	bl	800a654 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004fe6:	78fb      	ldrb	r3, [r7, #3]
 8004fe8:	f003 030f 	and.w	r3, r3, #15
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10a      	bne.n	8005006 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6818      	ldr	r0, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	691b      	ldr	r3, [r3, #16]
 8004ff8:	b2d9      	uxtb	r1, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005000:	461a      	mov	r2, r3
 8005002:	f005 fd27 	bl	800aa54 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3710      	adds	r7, #16
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	460b      	mov	r3, r1
 8005022:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005024:	78fb      	ldrb	r3, [r7, #3]
 8005026:	f003 020f 	and.w	r2, r3, #15
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	429a      	cmp	r2, r3
 8005030:	d901      	bls.n	8005036 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e042      	b.n	80050bc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005036:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800503a:	2b00      	cmp	r3, #0
 800503c:	da0f      	bge.n	800505e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800503e:	78fb      	ldrb	r3, [r7, #3]
 8005040:	f003 020f 	and.w	r2, r3, #15
 8005044:	4613      	mov	r3, r2
 8005046:	00db      	lsls	r3, r3, #3
 8005048:	4413      	add	r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	3338      	adds	r3, #56	; 0x38
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	4413      	add	r3, r2
 8005052:	3304      	adds	r3, #4
 8005054:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2201      	movs	r2, #1
 800505a:	705a      	strb	r2, [r3, #1]
 800505c:	e00f      	b.n	800507e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800505e:	78fb      	ldrb	r3, [r7, #3]
 8005060:	f003 020f 	and.w	r2, r3, #15
 8005064:	4613      	mov	r3, r2
 8005066:	00db      	lsls	r3, r3, #3
 8005068:	4413      	add	r3, r2
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	4413      	add	r3, r2
 8005074:	3304      	adds	r3, #4
 8005076:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2200      	movs	r2, #0
 800507c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005084:	78fb      	ldrb	r3, [r7, #3]
 8005086:	f003 030f 	and.w	r3, r3, #15
 800508a:	b2da      	uxtb	r2, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005096:	2b01      	cmp	r3, #1
 8005098:	d101      	bne.n	800509e <HAL_PCD_EP_ClrStall+0x86>
 800509a:	2302      	movs	r3, #2
 800509c:	e00e      	b.n	80050bc <HAL_PCD_EP_ClrStall+0xa4>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2201      	movs	r2, #1
 80050a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	68f9      	ldr	r1, [r7, #12]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f005 fb3f 	bl	800a730 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80050ba:	2300      	movs	r3, #0
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b084      	sub	sp, #16
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	460b      	mov	r3, r1
 80050ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80050d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	da0c      	bge.n	80050f2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050d8:	78fb      	ldrb	r3, [r7, #3]
 80050da:	f003 020f 	and.w	r2, r3, #15
 80050de:	4613      	mov	r3, r2
 80050e0:	00db      	lsls	r3, r3, #3
 80050e2:	4413      	add	r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	3338      	adds	r3, #56	; 0x38
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	4413      	add	r3, r2
 80050ec:	3304      	adds	r3, #4
 80050ee:	60fb      	str	r3, [r7, #12]
 80050f0:	e00c      	b.n	800510c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050f2:	78fb      	ldrb	r3, [r7, #3]
 80050f4:	f003 020f 	and.w	r2, r3, #15
 80050f8:	4613      	mov	r3, r2
 80050fa:	00db      	lsls	r3, r3, #3
 80050fc:	4413      	add	r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	4413      	add	r3, r2
 8005108:	3304      	adds	r3, #4
 800510a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68f9      	ldr	r1, [r7, #12]
 8005112:	4618      	mov	r0, r3
 8005114:	f005 f95e 	bl	800a3d4 <USB_EPStopXfer>
 8005118:	4603      	mov	r3, r0
 800511a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800511c:	7afb      	ldrb	r3, [r7, #11]
}
 800511e:	4618      	mov	r0, r3
 8005120:	3710      	adds	r7, #16
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005126:	b580      	push	{r7, lr}
 8005128:	b08a      	sub	sp, #40	; 0x28
 800512a:	af02      	add	r7, sp, #8
 800512c:	6078      	str	r0, [r7, #4]
 800512e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800513a:	683a      	ldr	r2, [r7, #0]
 800513c:	4613      	mov	r3, r2
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	4413      	add	r3, r2
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	3338      	adds	r3, #56	; 0x38
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	4413      	add	r3, r2
 800514a:	3304      	adds	r3, #4
 800514c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6a1a      	ldr	r2, [r3, #32]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	429a      	cmp	r2, r3
 8005158:	d901      	bls.n	800515e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e06c      	b.n	8005238 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	699a      	ldr	r2, [r3, #24]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	69fa      	ldr	r2, [r7, #28]
 8005170:	429a      	cmp	r2, r3
 8005172:	d902      	bls.n	800517a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	3303      	adds	r3, #3
 800517e:	089b      	lsrs	r3, r3, #2
 8005180:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005182:	e02b      	b.n	80051dc <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	699a      	ldr	r2, [r3, #24]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	69fa      	ldr	r2, [r7, #28]
 8005196:	429a      	cmp	r2, r3
 8005198:	d902      	bls.n	80051a0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	3303      	adds	r3, #3
 80051a4:	089b      	lsrs	r3, r3, #2
 80051a6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6919      	ldr	r1, [r3, #16]
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	b2da      	uxtb	r2, r3
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	9300      	str	r3, [sp, #0]
 80051bc:	4603      	mov	r3, r0
 80051be:	6978      	ldr	r0, [r7, #20]
 80051c0:	f005 f9b2 	bl	800a528 <USB_WritePacket>

    ep->xfer_buff  += len;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	691a      	ldr	r2, [r3, #16]
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	441a      	add	r2, r3
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6a1a      	ldr	r2, [r3, #32]
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	441a      	add	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	015a      	lsls	r2, r3, #5
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	4413      	add	r3, r2
 80051e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	69ba      	ldr	r2, [r7, #24]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d809      	bhi.n	8005206 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6a1a      	ldr	r2, [r3, #32]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d203      	bcs.n	8005206 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	699b      	ldr	r3, [r3, #24]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d1be      	bne.n	8005184 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	699a      	ldr	r2, [r3, #24]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	429a      	cmp	r2, r3
 8005210:	d811      	bhi.n	8005236 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	f003 030f 	and.w	r3, r3, #15
 8005218:	2201      	movs	r2, #1
 800521a:	fa02 f303 	lsl.w	r3, r2, r3
 800521e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005226:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	43db      	mvns	r3, r3
 800522c:	6939      	ldr	r1, [r7, #16]
 800522e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005232:	4013      	ands	r3, r2
 8005234:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3720      	adds	r7, #32
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	333c      	adds	r3, #60	; 0x3c
 8005258:	3304      	adds	r3, #4
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	015a      	lsls	r2, r3, #5
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	4413      	add	r3, r2
 8005266:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d17b      	bne.n	800536e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	f003 0308 	and.w	r3, r3, #8
 800527c:	2b00      	cmp	r3, #0
 800527e:	d015      	beq.n	80052ac <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	4a61      	ldr	r2, [pc, #388]	; (8005408 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005284:	4293      	cmp	r3, r2
 8005286:	f240 80b9 	bls.w	80053fc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005290:	2b00      	cmp	r3, #0
 8005292:	f000 80b3 	beq.w	80053fc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	015a      	lsls	r2, r3, #5
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	4413      	add	r3, r2
 800529e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052a2:	461a      	mov	r2, r3
 80052a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052a8:	6093      	str	r3, [r2, #8]
 80052aa:	e0a7      	b.n	80053fc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	f003 0320 	and.w	r3, r3, #32
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d009      	beq.n	80052ca <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	015a      	lsls	r2, r3, #5
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	4413      	add	r3, r2
 80052be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052c2:	461a      	mov	r2, r3
 80052c4:	2320      	movs	r3, #32
 80052c6:	6093      	str	r3, [r2, #8]
 80052c8:	e098      	b.n	80053fc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f040 8093 	bne.w	80053fc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	4a4b      	ldr	r2, [pc, #300]	; (8005408 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d90f      	bls.n	80052fe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	015a      	lsls	r2, r3, #5
 80052ec:	69bb      	ldr	r3, [r7, #24]
 80052ee:	4413      	add	r3, r2
 80052f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052f4:	461a      	mov	r2, r3
 80052f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052fa:	6093      	str	r3, [r2, #8]
 80052fc:	e07e      	b.n	80053fc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80052fe:	683a      	ldr	r2, [r7, #0]
 8005300:	4613      	mov	r3, r2
 8005302:	00db      	lsls	r3, r3, #3
 8005304:	4413      	add	r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	4413      	add	r3, r2
 8005310:	3304      	adds	r3, #4
 8005312:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	69da      	ldr	r2, [r3, #28]
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	0159      	lsls	r1, r3, #5
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	440b      	add	r3, r1
 8005320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800532a:	1ad2      	subs	r2, r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d114      	bne.n	8005360 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d109      	bne.n	8005352 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6818      	ldr	r0, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005348:	461a      	mov	r2, r3
 800534a:	2101      	movs	r1, #1
 800534c:	f005 fb82 	bl	800aa54 <USB_EP0_OutStart>
 8005350:	e006      	b.n	8005360 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	691a      	ldr	r2, [r3, #16]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	441a      	add	r2, r3
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	b2db      	uxtb	r3, r3
 8005364:	4619      	mov	r1, r3
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f00b f81e 	bl	80103a8 <HAL_PCD_DataOutStageCallback>
 800536c:	e046      	b.n	80053fc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	4a26      	ldr	r2, [pc, #152]	; (800540c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d124      	bne.n	80053c0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800537c:	2b00      	cmp	r3, #0
 800537e:	d00a      	beq.n	8005396 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	015a      	lsls	r2, r3, #5
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	4413      	add	r3, r2
 8005388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800538c:	461a      	mov	r2, r3
 800538e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005392:	6093      	str	r3, [r2, #8]
 8005394:	e032      	b.n	80053fc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	f003 0320 	and.w	r3, r3, #32
 800539c:	2b00      	cmp	r3, #0
 800539e:	d008      	beq.n	80053b2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	015a      	lsls	r2, r3, #5
 80053a4:	69bb      	ldr	r3, [r7, #24]
 80053a6:	4413      	add	r3, r2
 80053a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ac:	461a      	mov	r2, r3
 80053ae:	2320      	movs	r3, #32
 80053b0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	b2db      	uxtb	r3, r3
 80053b6:	4619      	mov	r1, r3
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f00a fff5 	bl	80103a8 <HAL_PCD_DataOutStageCallback>
 80053be:	e01d      	b.n	80053fc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d114      	bne.n	80053f0 <PCD_EP_OutXfrComplete_int+0x1b0>
 80053c6:	6879      	ldr	r1, [r7, #4]
 80053c8:	683a      	ldr	r2, [r7, #0]
 80053ca:	4613      	mov	r3, r2
 80053cc:	00db      	lsls	r3, r3, #3
 80053ce:	4413      	add	r3, r2
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	440b      	add	r3, r1
 80053d4:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d108      	bne.n	80053f0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6818      	ldr	r0, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80053e8:	461a      	mov	r2, r3
 80053ea:	2100      	movs	r1, #0
 80053ec:	f005 fb32 	bl	800aa54 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	4619      	mov	r1, r3
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f00a ffd6 	bl	80103a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3720      	adds	r7, #32
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	4f54300a 	.word	0x4f54300a
 800540c:	4f54310a 	.word	0x4f54310a

08005410 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b086      	sub	sp, #24
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	333c      	adds	r3, #60	; 0x3c
 8005428:	3304      	adds	r3, #4
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	015a      	lsls	r2, r3, #5
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	4413      	add	r3, r2
 8005436:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4a15      	ldr	r2, [pc, #84]	; (8005498 <PCD_EP_OutSetupPacket_int+0x88>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d90e      	bls.n	8005464 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800544c:	2b00      	cmp	r3, #0
 800544e:	d009      	beq.n	8005464 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	015a      	lsls	r2, r3, #5
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	4413      	add	r3, r2
 8005458:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800545c:	461a      	mov	r2, r3
 800545e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005462:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f00a ff8d 	bl	8010384 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	4a0a      	ldr	r2, [pc, #40]	; (8005498 <PCD_EP_OutSetupPacket_int+0x88>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d90c      	bls.n	800548c <PCD_EP_OutSetupPacket_int+0x7c>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d108      	bne.n	800548c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6818      	ldr	r0, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005484:	461a      	mov	r2, r3
 8005486:	2101      	movs	r1, #1
 8005488:	f005 fae4 	bl	800aa54 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	3718      	adds	r7, #24
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	4f54300a 	.word	0x4f54300a

0800549c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	460b      	mov	r3, r1
 80054a6:	70fb      	strb	r3, [r7, #3]
 80054a8:	4613      	mov	r3, r2
 80054aa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80054b4:	78fb      	ldrb	r3, [r7, #3]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d107      	bne.n	80054ca <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80054ba:	883b      	ldrh	r3, [r7, #0]
 80054bc:	0419      	lsls	r1, r3, #16
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	430a      	orrs	r2, r1
 80054c6:	629a      	str	r2, [r3, #40]	; 0x28
 80054c8:	e028      	b.n	800551c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054d0:	0c1b      	lsrs	r3, r3, #16
 80054d2:	68ba      	ldr	r2, [r7, #8]
 80054d4:	4413      	add	r3, r2
 80054d6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80054d8:	2300      	movs	r3, #0
 80054da:	73fb      	strb	r3, [r7, #15]
 80054dc:	e00d      	b.n	80054fa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	7bfb      	ldrb	r3, [r7, #15]
 80054e4:	3340      	adds	r3, #64	; 0x40
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	4413      	add	r3, r2
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	0c1b      	lsrs	r3, r3, #16
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	4413      	add	r3, r2
 80054f2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80054f4:	7bfb      	ldrb	r3, [r7, #15]
 80054f6:	3301      	adds	r3, #1
 80054f8:	73fb      	strb	r3, [r7, #15]
 80054fa:	7bfa      	ldrb	r2, [r7, #15]
 80054fc:	78fb      	ldrb	r3, [r7, #3]
 80054fe:	3b01      	subs	r3, #1
 8005500:	429a      	cmp	r2, r3
 8005502:	d3ec      	bcc.n	80054de <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005504:	883b      	ldrh	r3, [r7, #0]
 8005506:	0418      	lsls	r0, r3, #16
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6819      	ldr	r1, [r3, #0]
 800550c:	78fb      	ldrb	r3, [r7, #3]
 800550e:	3b01      	subs	r3, #1
 8005510:	68ba      	ldr	r2, [r7, #8]
 8005512:	4302      	orrs	r2, r0
 8005514:	3340      	adds	r3, #64	; 0x40
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	440b      	add	r3, r1
 800551a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3714      	adds	r7, #20
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr

0800552a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800552a:	b480      	push	{r7}
 800552c:	b083      	sub	sp, #12
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
 8005532:	460b      	mov	r3, r1
 8005534:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	887a      	ldrh	r2, [r7, #2]
 800553c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	460b      	mov	r3, r1
 8005556:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b086      	sub	sp, #24
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d101      	bne.n	8005576 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e314      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2b0f      	cmp	r3, #15
 800557c:	d903      	bls.n	8005586 <HAL_RCC_OscConfig+0x22>
 800557e:	21e6      	movs	r1, #230	; 0xe6
 8005580:	4897      	ldr	r0, [pc, #604]	; (80057e0 <HAL_RCC_OscConfig+0x27c>)
 8005582:	f7fc fba4 	bl	8001cce <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 0301 	and.w	r3, r3, #1
 800558e:	2b00      	cmp	r3, #0
 8005590:	f000 8088 	beq.w	80056a4 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00d      	beq.n	80055b8 <HAL_RCC_OscConfig+0x54>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055a4:	d008      	beq.n	80055b8 <HAL_RCC_OscConfig+0x54>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055ae:	d003      	beq.n	80055b8 <HAL_RCC_OscConfig+0x54>
 80055b0:	21eb      	movs	r1, #235	; 0xeb
 80055b2:	488b      	ldr	r0, [pc, #556]	; (80057e0 <HAL_RCC_OscConfig+0x27c>)
 80055b4:	f7fc fb8b 	bl	8001cce <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80055b8:	4b8a      	ldr	r3, [pc, #552]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f003 030c 	and.w	r3, r3, #12
 80055c0:	2b04      	cmp	r3, #4
 80055c2:	d00c      	beq.n	80055de <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055c4:	4b87      	ldr	r3, [pc, #540]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80055cc:	2b08      	cmp	r3, #8
 80055ce:	d112      	bne.n	80055f6 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055d0:	4b84      	ldr	r3, [pc, #528]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055dc:	d10b      	bne.n	80055f6 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055de:	4b81      	ldr	r3, [pc, #516]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d05b      	beq.n	80056a2 <HAL_RCC_OscConfig+0x13e>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d157      	bne.n	80056a2 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e2d4      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055fe:	d106      	bne.n	800560e <HAL_RCC_OscConfig+0xaa>
 8005600:	4b78      	ldr	r3, [pc, #480]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a77      	ldr	r2, [pc, #476]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005606:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800560a:	6013      	str	r3, [r2, #0]
 800560c:	e01d      	b.n	800564a <HAL_RCC_OscConfig+0xe6>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005616:	d10c      	bne.n	8005632 <HAL_RCC_OscConfig+0xce>
 8005618:	4b72      	ldr	r3, [pc, #456]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a71      	ldr	r2, [pc, #452]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 800561e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005622:	6013      	str	r3, [r2, #0]
 8005624:	4b6f      	ldr	r3, [pc, #444]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a6e      	ldr	r2, [pc, #440]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 800562a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800562e:	6013      	str	r3, [r2, #0]
 8005630:	e00b      	b.n	800564a <HAL_RCC_OscConfig+0xe6>
 8005632:	4b6c      	ldr	r3, [pc, #432]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a6b      	ldr	r2, [pc, #428]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005638:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800563c:	6013      	str	r3, [r2, #0]
 800563e:	4b69      	ldr	r3, [pc, #420]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a68      	ldr	r2, [pc, #416]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005644:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005648:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d013      	beq.n	800567a <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005652:	f7fd fba5 	bl	8002da0 <HAL_GetTick>
 8005656:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005658:	e008      	b.n	800566c <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800565a:	f7fd fba1 	bl	8002da0 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	2b64      	cmp	r3, #100	; 0x64
 8005666:	d901      	bls.n	800566c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e299      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800566c:	4b5d      	ldr	r3, [pc, #372]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d0f0      	beq.n	800565a <HAL_RCC_OscConfig+0xf6>
 8005678:	e014      	b.n	80056a4 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800567a:	f7fd fb91 	bl	8002da0 <HAL_GetTick>
 800567e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005680:	e008      	b.n	8005694 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005682:	f7fd fb8d 	bl	8002da0 <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b64      	cmp	r3, #100	; 0x64
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e285      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005694:	4b53      	ldr	r3, [pc, #332]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1f0      	bne.n	8005682 <HAL_RCC_OscConfig+0x11e>
 80056a0:	e000      	b.n	80056a4 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056a2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0302 	and.w	r3, r3, #2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d079      	beq.n	80057a4 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d008      	beq.n	80056ca <HAL_RCC_OscConfig+0x166>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d004      	beq.n	80056ca <HAL_RCC_OscConfig+0x166>
 80056c0:	f240 111d 	movw	r1, #285	; 0x11d
 80056c4:	4846      	ldr	r0, [pc, #280]	; (80057e0 <HAL_RCC_OscConfig+0x27c>)
 80056c6:	f7fc fb02 	bl	8001cce <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	2b1f      	cmp	r3, #31
 80056d0:	d904      	bls.n	80056dc <HAL_RCC_OscConfig+0x178>
 80056d2:	f44f 718f 	mov.w	r1, #286	; 0x11e
 80056d6:	4842      	ldr	r0, [pc, #264]	; (80057e0 <HAL_RCC_OscConfig+0x27c>)
 80056d8:	f7fc faf9 	bl	8001cce <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80056dc:	4b41      	ldr	r3, [pc, #260]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	f003 030c 	and.w	r3, r3, #12
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00b      	beq.n	8005700 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056e8:	4b3e      	ldr	r3, [pc, #248]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80056f0:	2b08      	cmp	r3, #8
 80056f2:	d11c      	bne.n	800572e <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056f4:	4b3b      	ldr	r3, [pc, #236]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d116      	bne.n	800572e <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005700:	4b38      	ldr	r3, [pc, #224]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0302 	and.w	r3, r3, #2
 8005708:	2b00      	cmp	r3, #0
 800570a:	d005      	beq.n	8005718 <HAL_RCC_OscConfig+0x1b4>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	2b01      	cmp	r3, #1
 8005712:	d001      	beq.n	8005718 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e243      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005718:	4b32      	ldr	r3, [pc, #200]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	00db      	lsls	r3, r3, #3
 8005726:	492f      	ldr	r1, [pc, #188]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005728:	4313      	orrs	r3, r2
 800572a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800572c:	e03a      	b.n	80057a4 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d020      	beq.n	8005778 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005736:	4b2c      	ldr	r3, [pc, #176]	; (80057e8 <HAL_RCC_OscConfig+0x284>)
 8005738:	2201      	movs	r2, #1
 800573a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800573c:	f7fd fb30 	bl	8002da0 <HAL_GetTick>
 8005740:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005742:	e008      	b.n	8005756 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005744:	f7fd fb2c 	bl	8002da0 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b02      	cmp	r3, #2
 8005750:	d901      	bls.n	8005756 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e224      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005756:	4b23      	ldr	r3, [pc, #140]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0302 	and.w	r3, r3, #2
 800575e:	2b00      	cmp	r3, #0
 8005760:	d0f0      	beq.n	8005744 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005762:	4b20      	ldr	r3, [pc, #128]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	00db      	lsls	r3, r3, #3
 8005770:	491c      	ldr	r1, [pc, #112]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 8005772:	4313      	orrs	r3, r2
 8005774:	600b      	str	r3, [r1, #0]
 8005776:	e015      	b.n	80057a4 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005778:	4b1b      	ldr	r3, [pc, #108]	; (80057e8 <HAL_RCC_OscConfig+0x284>)
 800577a:	2200      	movs	r2, #0
 800577c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800577e:	f7fd fb0f 	bl	8002da0 <HAL_GetTick>
 8005782:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005784:	e008      	b.n	8005798 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005786:	f7fd fb0b 	bl	8002da0 <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	2b02      	cmp	r3, #2
 8005792:	d901      	bls.n	8005798 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e203      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005798:	4b12      	ldr	r3, [pc, #72]	; (80057e4 <HAL_RCC_OscConfig+0x280>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0302 	and.w	r3, r3, #2
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1f0      	bne.n	8005786 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0308 	and.w	r3, r3, #8
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d045      	beq.n	800583c <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	695b      	ldr	r3, [r3, #20]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d008      	beq.n	80057ca <HAL_RCC_OscConfig+0x266>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d004      	beq.n	80057ca <HAL_RCC_OscConfig+0x266>
 80057c0:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80057c4:	4806      	ldr	r0, [pc, #24]	; (80057e0 <HAL_RCC_OscConfig+0x27c>)
 80057c6:	f7fc fa82 	bl	8001cce <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d01e      	beq.n	8005810 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057d2:	4b06      	ldr	r3, [pc, #24]	; (80057ec <HAL_RCC_OscConfig+0x288>)
 80057d4:	2201      	movs	r2, #1
 80057d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057d8:	f7fd fae2 	bl	8002da0 <HAL_GetTick>
 80057dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057de:	e010      	b.n	8005802 <HAL_RCC_OscConfig+0x29e>
 80057e0:	0801153c 	.word	0x0801153c
 80057e4:	40023800 	.word	0x40023800
 80057e8:	42470000 	.word	0x42470000
 80057ec:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057f0:	f7fd fad6 	bl	8002da0 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d901      	bls.n	8005802 <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e1ce      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005802:	4b5e      	ldr	r3, [pc, #376]	; (800597c <HAL_RCC_OscConfig+0x418>)
 8005804:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005806:	f003 0302 	and.w	r3, r3, #2
 800580a:	2b00      	cmp	r3, #0
 800580c:	d0f0      	beq.n	80057f0 <HAL_RCC_OscConfig+0x28c>
 800580e:	e015      	b.n	800583c <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005810:	4b5b      	ldr	r3, [pc, #364]	; (8005980 <HAL_RCC_OscConfig+0x41c>)
 8005812:	2200      	movs	r2, #0
 8005814:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005816:	f7fd fac3 	bl	8002da0 <HAL_GetTick>
 800581a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800581c:	e008      	b.n	8005830 <HAL_RCC_OscConfig+0x2cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800581e:	f7fd fabf 	bl	8002da0 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	2b02      	cmp	r3, #2
 800582a:	d901      	bls.n	8005830 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e1b7      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005830:	4b52      	ldr	r3, [pc, #328]	; (800597c <HAL_RCC_OscConfig+0x418>)
 8005832:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005834:	f003 0302 	and.w	r3, r3, #2
 8005838:	2b00      	cmp	r3, #0
 800583a:	d1f0      	bne.n	800581e <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0304 	and.w	r3, r3, #4
 8005844:	2b00      	cmp	r3, #0
 8005846:	f000 80b0 	beq.w	80059aa <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 800584a:	2300      	movs	r3, #0
 800584c:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00c      	beq.n	8005870 <HAL_RCC_OscConfig+0x30c>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	2b01      	cmp	r3, #1
 800585c:	d008      	beq.n	8005870 <HAL_RCC_OscConfig+0x30c>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	2b05      	cmp	r3, #5
 8005864:	d004      	beq.n	8005870 <HAL_RCC_OscConfig+0x30c>
 8005866:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 800586a:	4846      	ldr	r0, [pc, #280]	; (8005984 <HAL_RCC_OscConfig+0x420>)
 800586c:	f7fc fa2f 	bl	8001cce <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005870:	4b42      	ldr	r3, [pc, #264]	; (800597c <HAL_RCC_OscConfig+0x418>)
 8005872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005878:	2b00      	cmp	r3, #0
 800587a:	d10f      	bne.n	800589c <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800587c:	2300      	movs	r3, #0
 800587e:	60bb      	str	r3, [r7, #8]
 8005880:	4b3e      	ldr	r3, [pc, #248]	; (800597c <HAL_RCC_OscConfig+0x418>)
 8005882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005884:	4a3d      	ldr	r2, [pc, #244]	; (800597c <HAL_RCC_OscConfig+0x418>)
 8005886:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800588a:	6413      	str	r3, [r2, #64]	; 0x40
 800588c:	4b3b      	ldr	r3, [pc, #236]	; (800597c <HAL_RCC_OscConfig+0x418>)
 800588e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005890:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005894:	60bb      	str	r3, [r7, #8]
 8005896:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005898:	2301      	movs	r3, #1
 800589a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800589c:	4b3a      	ldr	r3, [pc, #232]	; (8005988 <HAL_RCC_OscConfig+0x424>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d118      	bne.n	80058da <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058a8:	4b37      	ldr	r3, [pc, #220]	; (8005988 <HAL_RCC_OscConfig+0x424>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a36      	ldr	r2, [pc, #216]	; (8005988 <HAL_RCC_OscConfig+0x424>)
 80058ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058b4:	f7fd fa74 	bl	8002da0 <HAL_GetTick>
 80058b8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058ba:	e008      	b.n	80058ce <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058bc:	f7fd fa70 	bl	8002da0 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d901      	bls.n	80058ce <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e168      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058ce:	4b2e      	ldr	r3, [pc, #184]	; (8005988 <HAL_RCC_OscConfig+0x424>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d0f0      	beq.n	80058bc <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d106      	bne.n	80058f0 <HAL_RCC_OscConfig+0x38c>
 80058e2:	4b26      	ldr	r3, [pc, #152]	; (800597c <HAL_RCC_OscConfig+0x418>)
 80058e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058e6:	4a25      	ldr	r2, [pc, #148]	; (800597c <HAL_RCC_OscConfig+0x418>)
 80058e8:	f043 0301 	orr.w	r3, r3, #1
 80058ec:	6713      	str	r3, [r2, #112]	; 0x70
 80058ee:	e01c      	b.n	800592a <HAL_RCC_OscConfig+0x3c6>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	2b05      	cmp	r3, #5
 80058f6:	d10c      	bne.n	8005912 <HAL_RCC_OscConfig+0x3ae>
 80058f8:	4b20      	ldr	r3, [pc, #128]	; (800597c <HAL_RCC_OscConfig+0x418>)
 80058fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058fc:	4a1f      	ldr	r2, [pc, #124]	; (800597c <HAL_RCC_OscConfig+0x418>)
 80058fe:	f043 0304 	orr.w	r3, r3, #4
 8005902:	6713      	str	r3, [r2, #112]	; 0x70
 8005904:	4b1d      	ldr	r3, [pc, #116]	; (800597c <HAL_RCC_OscConfig+0x418>)
 8005906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005908:	4a1c      	ldr	r2, [pc, #112]	; (800597c <HAL_RCC_OscConfig+0x418>)
 800590a:	f043 0301 	orr.w	r3, r3, #1
 800590e:	6713      	str	r3, [r2, #112]	; 0x70
 8005910:	e00b      	b.n	800592a <HAL_RCC_OscConfig+0x3c6>
 8005912:	4b1a      	ldr	r3, [pc, #104]	; (800597c <HAL_RCC_OscConfig+0x418>)
 8005914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005916:	4a19      	ldr	r2, [pc, #100]	; (800597c <HAL_RCC_OscConfig+0x418>)
 8005918:	f023 0301 	bic.w	r3, r3, #1
 800591c:	6713      	str	r3, [r2, #112]	; 0x70
 800591e:	4b17      	ldr	r3, [pc, #92]	; (800597c <HAL_RCC_OscConfig+0x418>)
 8005920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005922:	4a16      	ldr	r2, [pc, #88]	; (800597c <HAL_RCC_OscConfig+0x418>)
 8005924:	f023 0304 	bic.w	r3, r3, #4
 8005928:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d015      	beq.n	800595e <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005932:	f7fd fa35 	bl	8002da0 <HAL_GetTick>
 8005936:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005938:	e00a      	b.n	8005950 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800593a:	f7fd fa31 	bl	8002da0 <HAL_GetTick>
 800593e:	4602      	mov	r2, r0
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	f241 3288 	movw	r2, #5000	; 0x1388
 8005948:	4293      	cmp	r3, r2
 800594a:	d901      	bls.n	8005950 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	e127      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005950:	4b0a      	ldr	r3, [pc, #40]	; (800597c <HAL_RCC_OscConfig+0x418>)
 8005952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005954:	f003 0302 	and.w	r3, r3, #2
 8005958:	2b00      	cmp	r3, #0
 800595a:	d0ee      	beq.n	800593a <HAL_RCC_OscConfig+0x3d6>
 800595c:	e01c      	b.n	8005998 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800595e:	f7fd fa1f 	bl	8002da0 <HAL_GetTick>
 8005962:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005964:	e012      	b.n	800598c <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005966:	f7fd fa1b 	bl	8002da0 <HAL_GetTick>
 800596a:	4602      	mov	r2, r0
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	f241 3288 	movw	r2, #5000	; 0x1388
 8005974:	4293      	cmp	r3, r2
 8005976:	d909      	bls.n	800598c <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e111      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
 800597c:	40023800 	.word	0x40023800
 8005980:	42470e80 	.word	0x42470e80
 8005984:	0801153c 	.word	0x0801153c
 8005988:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800598c:	4b86      	ldr	r3, [pc, #536]	; (8005ba8 <HAL_RCC_OscConfig+0x644>)
 800598e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005990:	f003 0302 	and.w	r3, r3, #2
 8005994:	2b00      	cmp	r3, #0
 8005996:	d1e6      	bne.n	8005966 <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005998:	7dfb      	ldrb	r3, [r7, #23]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d105      	bne.n	80059aa <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800599e:	4b82      	ldr	r3, [pc, #520]	; (8005ba8 <HAL_RCC_OscConfig+0x644>)
 80059a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a2:	4a81      	ldr	r2, [pc, #516]	; (8005ba8 <HAL_RCC_OscConfig+0x644>)
 80059a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	699b      	ldr	r3, [r3, #24]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00c      	beq.n	80059cc <HAL_RCC_OscConfig+0x468>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	699b      	ldr	r3, [r3, #24]
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d008      	beq.n	80059cc <HAL_RCC_OscConfig+0x468>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d004      	beq.n	80059cc <HAL_RCC_OscConfig+0x468>
 80059c2:	f240 11cd 	movw	r1, #461	; 0x1cd
 80059c6:	4879      	ldr	r0, [pc, #484]	; (8005bac <HAL_RCC_OscConfig+0x648>)
 80059c8:	f7fc f981 	bl	8001cce <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	699b      	ldr	r3, [r3, #24]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	f000 80e4 	beq.w	8005b9e <HAL_RCC_OscConfig+0x63a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059d6:	4b74      	ldr	r3, [pc, #464]	; (8005ba8 <HAL_RCC_OscConfig+0x644>)
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	f003 030c 	and.w	r3, r3, #12
 80059de:	2b08      	cmp	r3, #8
 80059e0:	f000 80a5 	beq.w	8005b2e <HAL_RCC_OscConfig+0x5ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	699b      	ldr	r3, [r3, #24]
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	f040 8089 	bne.w	8005b00 <HAL_RCC_OscConfig+0x59c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d009      	beq.n	8005a0a <HAL_RCC_OscConfig+0x4a6>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	69db      	ldr	r3, [r3, #28]
 80059fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059fe:	d004      	beq.n	8005a0a <HAL_RCC_OscConfig+0x4a6>
 8005a00:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8005a04:	4869      	ldr	r0, [pc, #420]	; (8005bac <HAL_RCC_OscConfig+0x648>)
 8005a06:	f7fc f962 	bl	8001cce <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	2b3f      	cmp	r3, #63	; 0x3f
 8005a10:	d904      	bls.n	8005a1c <HAL_RCC_OscConfig+0x4b8>
 8005a12:	f240 11d7 	movw	r1, #471	; 0x1d7
 8005a16:	4865      	ldr	r0, [pc, #404]	; (8005bac <HAL_RCC_OscConfig+0x648>)
 8005a18:	f7fc f959 	bl	8001cce <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a20:	2b31      	cmp	r3, #49	; 0x31
 8005a22:	d904      	bls.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a28:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8005a2c:	d904      	bls.n	8005a38 <HAL_RCC_OscConfig+0x4d4>
 8005a2e:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8005a32:	485e      	ldr	r0, [pc, #376]	; (8005bac <HAL_RCC_OscConfig+0x648>)
 8005a34:	f7fc f94b 	bl	8001cce <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d010      	beq.n	8005a62 <HAL_RCC_OscConfig+0x4fe>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a44:	2b04      	cmp	r3, #4
 8005a46:	d00c      	beq.n	8005a62 <HAL_RCC_OscConfig+0x4fe>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4c:	2b06      	cmp	r3, #6
 8005a4e:	d008      	beq.n	8005a62 <HAL_RCC_OscConfig+0x4fe>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a54:	2b08      	cmp	r3, #8
 8005a56:	d004      	beq.n	8005a62 <HAL_RCC_OscConfig+0x4fe>
 8005a58:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005a5c:	4853      	ldr	r0, [pc, #332]	; (8005bac <HAL_RCC_OscConfig+0x648>)
 8005a5e:	f7fc f936 	bl	8001cce <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d903      	bls.n	8005a72 <HAL_RCC_OscConfig+0x50e>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a6e:	2b0f      	cmp	r3, #15
 8005a70:	d904      	bls.n	8005a7c <HAL_RCC_OscConfig+0x518>
 8005a72:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8005a76:	484d      	ldr	r0, [pc, #308]	; (8005bac <HAL_RCC_OscConfig+0x648>)
 8005a78:	f7fc f929 	bl	8001cce <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a7c:	4b4c      	ldr	r3, [pc, #304]	; (8005bb0 <HAL_RCC_OscConfig+0x64c>)
 8005a7e:	2200      	movs	r2, #0
 8005a80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a82:	f7fd f98d 	bl	8002da0 <HAL_GetTick>
 8005a86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a88:	e008      	b.n	8005a9c <HAL_RCC_OscConfig+0x538>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a8a:	f7fd f989 	bl	8002da0 <HAL_GetTick>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	1ad3      	subs	r3, r2, r3
 8005a94:	2b02      	cmp	r3, #2
 8005a96:	d901      	bls.n	8005a9c <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 8005a98:	2303      	movs	r3, #3
 8005a9a:	e081      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a9c:	4b42      	ldr	r3, [pc, #264]	; (8005ba8 <HAL_RCC_OscConfig+0x644>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1f0      	bne.n	8005a8a <HAL_RCC_OscConfig+0x526>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	69da      	ldr	r2, [r3, #28]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a1b      	ldr	r3, [r3, #32]
 8005ab0:	431a      	orrs	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab6:	019b      	lsls	r3, r3, #6
 8005ab8:	431a      	orrs	r2, r3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005abe:	085b      	lsrs	r3, r3, #1
 8005ac0:	3b01      	subs	r3, #1
 8005ac2:	041b      	lsls	r3, r3, #16
 8005ac4:	431a      	orrs	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aca:	061b      	lsls	r3, r3, #24
 8005acc:	4936      	ldr	r1, [pc, #216]	; (8005ba8 <HAL_RCC_OscConfig+0x644>)
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ad2:	4b37      	ldr	r3, [pc, #220]	; (8005bb0 <HAL_RCC_OscConfig+0x64c>)
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ad8:	f7fd f962 	bl	8002da0 <HAL_GetTick>
 8005adc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ade:	e008      	b.n	8005af2 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ae0:	f7fd f95e 	bl	8002da0 <HAL_GetTick>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	d901      	bls.n	8005af2 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8005aee:	2303      	movs	r3, #3
 8005af0:	e056      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005af2:	4b2d      	ldr	r3, [pc, #180]	; (8005ba8 <HAL_RCC_OscConfig+0x644>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d0f0      	beq.n	8005ae0 <HAL_RCC_OscConfig+0x57c>
 8005afe:	e04e      	b.n	8005b9e <HAL_RCC_OscConfig+0x63a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b00:	4b2b      	ldr	r3, [pc, #172]	; (8005bb0 <HAL_RCC_OscConfig+0x64c>)
 8005b02:	2200      	movs	r2, #0
 8005b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b06:	f7fd f94b 	bl	8002da0 <HAL_GetTick>
 8005b0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b0c:	e008      	b.n	8005b20 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b0e:	f7fd f947 	bl	8002da0 <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d901      	bls.n	8005b20 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e03f      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b20:	4b21      	ldr	r3, [pc, #132]	; (8005ba8 <HAL_RCC_OscConfig+0x644>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d1f0      	bne.n	8005b0e <HAL_RCC_OscConfig+0x5aa>
 8005b2c:	e037      	b.n	8005b9e <HAL_RCC_OscConfig+0x63a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	699b      	ldr	r3, [r3, #24]
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d101      	bne.n	8005b3a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e032      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b3a:	4b1b      	ldr	r3, [pc, #108]	; (8005ba8 <HAL_RCC_OscConfig+0x644>)
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	699b      	ldr	r3, [r3, #24]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d028      	beq.n	8005b9a <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d121      	bne.n	8005b9a <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d11a      	bne.n	8005b9a <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b70:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d111      	bne.n	8005b9a <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b80:	085b      	lsrs	r3, r3, #1
 8005b82:	3b01      	subs	r3, #1
 8005b84:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d107      	bne.n	8005b9a <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b94:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d001      	beq.n	8005b9e <HAL_RCC_OscConfig+0x63a>
#endif
        {
          return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e000      	b.n	8005ba0 <HAL_RCC_OscConfig+0x63c>
        }
      }
    }
  }
  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3718      	adds	r7, #24
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}
 8005ba8:	40023800 	.word	0x40023800
 8005bac:	0801153c 	.word	0x0801153c
 8005bb0:	42470060 	.word	0x42470060

08005bb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d101      	bne.n	8005bc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e174      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d003      	beq.n	8005bd8 <HAL_RCC_ClockConfig+0x24>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2b0f      	cmp	r3, #15
 8005bd6:	d904      	bls.n	8005be2 <HAL_RCC_ClockConfig+0x2e>
 8005bd8:	f240 215a 	movw	r1, #602	; 0x25a
 8005bdc:	487b      	ldr	r0, [pc, #492]	; (8005dcc <HAL_RCC_ClockConfig+0x218>)
 8005bde:	f7fc f876 	bl	8001cce <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d019      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x68>
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d016      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x68>
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d013      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x68>
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	2b03      	cmp	r3, #3
 8005bf8:	d010      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x68>
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	2b04      	cmp	r3, #4
 8005bfe:	d00d      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x68>
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	2b05      	cmp	r3, #5
 8005c04:	d00a      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x68>
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	2b06      	cmp	r3, #6
 8005c0a:	d007      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x68>
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	2b07      	cmp	r3, #7
 8005c10:	d004      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x68>
 8005c12:	f240 215b 	movw	r1, #603	; 0x25b
 8005c16:	486d      	ldr	r0, [pc, #436]	; (8005dcc <HAL_RCC_ClockConfig+0x218>)
 8005c18:	f7fc f859 	bl	8001cce <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c1c:	4b6c      	ldr	r3, [pc, #432]	; (8005dd0 <HAL_RCC_ClockConfig+0x21c>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0307 	and.w	r3, r3, #7
 8005c24:	683a      	ldr	r2, [r7, #0]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d90c      	bls.n	8005c44 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c2a:	4b69      	ldr	r3, [pc, #420]	; (8005dd0 <HAL_RCC_ClockConfig+0x21c>)
 8005c2c:	683a      	ldr	r2, [r7, #0]
 8005c2e:	b2d2      	uxtb	r2, r2
 8005c30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c32:	4b67      	ldr	r3, [pc, #412]	; (8005dd0 <HAL_RCC_ClockConfig+0x21c>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0307 	and.w	r3, r3, #7
 8005c3a:	683a      	ldr	r2, [r7, #0]
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d001      	beq.n	8005c44 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e136      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 0302 	and.w	r3, r3, #2
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d049      	beq.n	8005ce4 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0304 	and.w	r3, r3, #4
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d005      	beq.n	8005c68 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c5c:	4b5d      	ldr	r3, [pc, #372]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	4a5c      	ldr	r2, [pc, #368]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005c62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005c66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0308 	and.w	r3, r3, #8
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d005      	beq.n	8005c80 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c74:	4b57      	ldr	r3, [pc, #348]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	4a56      	ldr	r2, [pc, #344]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005c7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d024      	beq.n	8005cd2 <HAL_RCC_ClockConfig+0x11e>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	2b80      	cmp	r3, #128	; 0x80
 8005c8e:	d020      	beq.n	8005cd2 <HAL_RCC_ClockConfig+0x11e>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	2b90      	cmp	r3, #144	; 0x90
 8005c96:	d01c      	beq.n	8005cd2 <HAL_RCC_ClockConfig+0x11e>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	2ba0      	cmp	r3, #160	; 0xa0
 8005c9e:	d018      	beq.n	8005cd2 <HAL_RCC_ClockConfig+0x11e>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	2bb0      	cmp	r3, #176	; 0xb0
 8005ca6:	d014      	beq.n	8005cd2 <HAL_RCC_ClockConfig+0x11e>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	2bc0      	cmp	r3, #192	; 0xc0
 8005cae:	d010      	beq.n	8005cd2 <HAL_RCC_ClockConfig+0x11e>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	2bd0      	cmp	r3, #208	; 0xd0
 8005cb6:	d00c      	beq.n	8005cd2 <HAL_RCC_ClockConfig+0x11e>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	2be0      	cmp	r3, #224	; 0xe0
 8005cbe:	d008      	beq.n	8005cd2 <HAL_RCC_ClockConfig+0x11e>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	2bf0      	cmp	r3, #240	; 0xf0
 8005cc6:	d004      	beq.n	8005cd2 <HAL_RCC_ClockConfig+0x11e>
 8005cc8:	f240 217e 	movw	r1, #638	; 0x27e
 8005ccc:	483f      	ldr	r0, [pc, #252]	; (8005dcc <HAL_RCC_ClockConfig+0x218>)
 8005cce:	f7fb fffe 	bl	8001cce <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cd2:	4b40      	ldr	r3, [pc, #256]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	493d      	ldr	r1, [pc, #244]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0301 	and.w	r3, r3, #1
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d059      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d010      	beq.n	8005d1a <HAL_RCC_ClockConfig+0x166>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d00c      	beq.n	8005d1a <HAL_RCC_ClockConfig+0x166>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d008      	beq.n	8005d1a <HAL_RCC_ClockConfig+0x166>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	2b03      	cmp	r3, #3
 8005d0e:	d004      	beq.n	8005d1a <HAL_RCC_ClockConfig+0x166>
 8005d10:	f240 2185 	movw	r1, #645	; 0x285
 8005d14:	482d      	ldr	r0, [pc, #180]	; (8005dcc <HAL_RCC_ClockConfig+0x218>)
 8005d16:	f7fb ffda 	bl	8001cce <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d107      	bne.n	8005d32 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d22:	4b2c      	ldr	r3, [pc, #176]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d119      	bne.n	8005d62 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e0bf      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d003      	beq.n	8005d42 <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d3e:	2b03      	cmp	r3, #3
 8005d40:	d107      	bne.n	8005d52 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d42:	4b24      	ldr	r3, [pc, #144]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d109      	bne.n	8005d62 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e0af      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d52:	4b20      	ldr	r3, [pc, #128]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 0302 	and.w	r3, r3, #2
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d101      	bne.n	8005d62 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e0a7      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d62:	4b1c      	ldr	r3, [pc, #112]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	f023 0203 	bic.w	r2, r3, #3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	4919      	ldr	r1, [pc, #100]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005d70:	4313      	orrs	r3, r2
 8005d72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d74:	f7fd f814 	bl	8002da0 <HAL_GetTick>
 8005d78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d7a:	e00a      	b.n	8005d92 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d7c:	f7fd f810 	bl	8002da0 <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d901      	bls.n	8005d92 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e08f      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d92:	4b10      	ldr	r3, [pc, #64]	; (8005dd4 <HAL_RCC_ClockConfig+0x220>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f003 020c 	and.w	r2, r3, #12
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d1eb      	bne.n	8005d7c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005da4:	4b0a      	ldr	r3, [pc, #40]	; (8005dd0 <HAL_RCC_ClockConfig+0x21c>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0307 	and.w	r3, r3, #7
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d212      	bcs.n	8005dd8 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005db2:	4b07      	ldr	r3, [pc, #28]	; (8005dd0 <HAL_RCC_ClockConfig+0x21c>)
 8005db4:	683a      	ldr	r2, [r7, #0]
 8005db6:	b2d2      	uxtb	r2, r2
 8005db8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dba:	4b05      	ldr	r3, [pc, #20]	; (8005dd0 <HAL_RCC_ClockConfig+0x21c>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0307 	and.w	r3, r3, #7
 8005dc2:	683a      	ldr	r2, [r7, #0]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d007      	beq.n	8005dd8 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e072      	b.n	8005eb2 <HAL_RCC_ClockConfig+0x2fe>
 8005dcc:	0801153c 	.word	0x0801153c
 8005dd0:	40023c00 	.word	0x40023c00
 8005dd4:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0304 	and.w	r3, r3, #4
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d025      	beq.n	8005e30 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d018      	beq.n	8005e1e <HAL_RCC_ClockConfig+0x26a>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005df4:	d013      	beq.n	8005e1e <HAL_RCC_ClockConfig+0x26a>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005dfe:	d00e      	beq.n	8005e1e <HAL_RCC_ClockConfig+0x26a>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005e08:	d009      	beq.n	8005e1e <HAL_RCC_ClockConfig+0x26a>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8005e12:	d004      	beq.n	8005e1e <HAL_RCC_ClockConfig+0x26a>
 8005e14:	f240 21c3 	movw	r1, #707	; 0x2c3
 8005e18:	4828      	ldr	r0, [pc, #160]	; (8005ebc <HAL_RCC_ClockConfig+0x308>)
 8005e1a:	f7fb ff58 	bl	8001cce <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e1e:	4b28      	ldr	r3, [pc, #160]	; (8005ec0 <HAL_RCC_ClockConfig+0x30c>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	4925      	ldr	r1, [pc, #148]	; (8005ec0 <HAL_RCC_ClockConfig+0x30c>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0308 	and.w	r3, r3, #8
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d026      	beq.n	8005e8a <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d018      	beq.n	8005e76 <HAL_RCC_ClockConfig+0x2c2>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e4c:	d013      	beq.n	8005e76 <HAL_RCC_ClockConfig+0x2c2>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005e56:	d00e      	beq.n	8005e76 <HAL_RCC_ClockConfig+0x2c2>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	691b      	ldr	r3, [r3, #16]
 8005e5c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005e60:	d009      	beq.n	8005e76 <HAL_RCC_ClockConfig+0x2c2>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8005e6a:	d004      	beq.n	8005e76 <HAL_RCC_ClockConfig+0x2c2>
 8005e6c:	f240 21ca 	movw	r1, #714	; 0x2ca
 8005e70:	4812      	ldr	r0, [pc, #72]	; (8005ebc <HAL_RCC_ClockConfig+0x308>)
 8005e72:	f7fb ff2c 	bl	8001cce <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e76:	4b12      	ldr	r3, [pc, #72]	; (8005ec0 <HAL_RCC_ClockConfig+0x30c>)
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	00db      	lsls	r3, r3, #3
 8005e84:	490e      	ldr	r1, [pc, #56]	; (8005ec0 <HAL_RCC_ClockConfig+0x30c>)
 8005e86:	4313      	orrs	r3, r2
 8005e88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005e8a:	f000 f821 	bl	8005ed0 <HAL_RCC_GetSysClockFreq>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	4b0b      	ldr	r3, [pc, #44]	; (8005ec0 <HAL_RCC_ClockConfig+0x30c>)
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	091b      	lsrs	r3, r3, #4
 8005e96:	f003 030f 	and.w	r3, r3, #15
 8005e9a:	490a      	ldr	r1, [pc, #40]	; (8005ec4 <HAL_RCC_ClockConfig+0x310>)
 8005e9c:	5ccb      	ldrb	r3, [r1, r3]
 8005e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8005ea2:	4a09      	ldr	r2, [pc, #36]	; (8005ec8 <HAL_RCC_ClockConfig+0x314>)
 8005ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005ea6:	4b09      	ldr	r3, [pc, #36]	; (8005ecc <HAL_RCC_ClockConfig+0x318>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7fc fb24 	bl	80024f8 <HAL_InitTick>

  return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3710      	adds	r7, #16
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	0801153c 	.word	0x0801153c
 8005ec0:	40023800 	.word	0x40023800
 8005ec4:	080138d8 	.word	0x080138d8
 8005ec8:	2000008c 	.word	0x2000008c
 8005ecc:	20000090 	.word	0x20000090

08005ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ed4:	b090      	sub	sp, #64	; 0x40
 8005ed6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	637b      	str	r3, [r7, #52]	; 0x34
 8005edc:	2300      	movs	r3, #0
 8005ede:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ee8:	4b59      	ldr	r3, [pc, #356]	; (8006050 <HAL_RCC_GetSysClockFreq+0x180>)
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f003 030c 	and.w	r3, r3, #12
 8005ef0:	2b08      	cmp	r3, #8
 8005ef2:	d00d      	beq.n	8005f10 <HAL_RCC_GetSysClockFreq+0x40>
 8005ef4:	2b08      	cmp	r3, #8
 8005ef6:	f200 80a1 	bhi.w	800603c <HAL_RCC_GetSysClockFreq+0x16c>
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d002      	beq.n	8005f04 <HAL_RCC_GetSysClockFreq+0x34>
 8005efe:	2b04      	cmp	r3, #4
 8005f00:	d003      	beq.n	8005f0a <HAL_RCC_GetSysClockFreq+0x3a>
 8005f02:	e09b      	b.n	800603c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f04:	4b53      	ldr	r3, [pc, #332]	; (8006054 <HAL_RCC_GetSysClockFreq+0x184>)
 8005f06:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005f08:	e09b      	b.n	8006042 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f0a:	4b53      	ldr	r3, [pc, #332]	; (8006058 <HAL_RCC_GetSysClockFreq+0x188>)
 8005f0c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005f0e:	e098      	b.n	8006042 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f10:	4b4f      	ldr	r3, [pc, #316]	; (8006050 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f18:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f1a:	4b4d      	ldr	r3, [pc, #308]	; (8006050 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d028      	beq.n	8005f78 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f26:	4b4a      	ldr	r3, [pc, #296]	; (8006050 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	099b      	lsrs	r3, r3, #6
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	623b      	str	r3, [r7, #32]
 8005f30:	627a      	str	r2, [r7, #36]	; 0x24
 8005f32:	6a3b      	ldr	r3, [r7, #32]
 8005f34:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005f38:	2100      	movs	r1, #0
 8005f3a:	4b47      	ldr	r3, [pc, #284]	; (8006058 <HAL_RCC_GetSysClockFreq+0x188>)
 8005f3c:	fb03 f201 	mul.w	r2, r3, r1
 8005f40:	2300      	movs	r3, #0
 8005f42:	fb00 f303 	mul.w	r3, r0, r3
 8005f46:	4413      	add	r3, r2
 8005f48:	4a43      	ldr	r2, [pc, #268]	; (8006058 <HAL_RCC_GetSysClockFreq+0x188>)
 8005f4a:	fba0 1202 	umull	r1, r2, r0, r2
 8005f4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f50:	460a      	mov	r2, r1
 8005f52:	62ba      	str	r2, [r7, #40]	; 0x28
 8005f54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f56:	4413      	add	r3, r2
 8005f58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	61bb      	str	r3, [r7, #24]
 8005f60:	61fa      	str	r2, [r7, #28]
 8005f62:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f66:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005f6a:	f7fa fc97 	bl	800089c <__aeabi_uldivmod>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	460b      	mov	r3, r1
 8005f72:	4613      	mov	r3, r2
 8005f74:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f76:	e053      	b.n	8006020 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f78:	4b35      	ldr	r3, [pc, #212]	; (8006050 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	099b      	lsrs	r3, r3, #6
 8005f7e:	2200      	movs	r2, #0
 8005f80:	613b      	str	r3, [r7, #16]
 8005f82:	617a      	str	r2, [r7, #20]
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005f8a:	f04f 0b00 	mov.w	fp, #0
 8005f8e:	4652      	mov	r2, sl
 8005f90:	465b      	mov	r3, fp
 8005f92:	f04f 0000 	mov.w	r0, #0
 8005f96:	f04f 0100 	mov.w	r1, #0
 8005f9a:	0159      	lsls	r1, r3, #5
 8005f9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fa0:	0150      	lsls	r0, r2, #5
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	ebb2 080a 	subs.w	r8, r2, sl
 8005faa:	eb63 090b 	sbc.w	r9, r3, fp
 8005fae:	f04f 0200 	mov.w	r2, #0
 8005fb2:	f04f 0300 	mov.w	r3, #0
 8005fb6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005fba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005fbe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005fc2:	ebb2 0408 	subs.w	r4, r2, r8
 8005fc6:	eb63 0509 	sbc.w	r5, r3, r9
 8005fca:	f04f 0200 	mov.w	r2, #0
 8005fce:	f04f 0300 	mov.w	r3, #0
 8005fd2:	00eb      	lsls	r3, r5, #3
 8005fd4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005fd8:	00e2      	lsls	r2, r4, #3
 8005fda:	4614      	mov	r4, r2
 8005fdc:	461d      	mov	r5, r3
 8005fde:	eb14 030a 	adds.w	r3, r4, sl
 8005fe2:	603b      	str	r3, [r7, #0]
 8005fe4:	eb45 030b 	adc.w	r3, r5, fp
 8005fe8:	607b      	str	r3, [r7, #4]
 8005fea:	f04f 0200 	mov.w	r2, #0
 8005fee:	f04f 0300 	mov.w	r3, #0
 8005ff2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ff6:	4629      	mov	r1, r5
 8005ff8:	028b      	lsls	r3, r1, #10
 8005ffa:	4621      	mov	r1, r4
 8005ffc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006000:	4621      	mov	r1, r4
 8006002:	028a      	lsls	r2, r1, #10
 8006004:	4610      	mov	r0, r2
 8006006:	4619      	mov	r1, r3
 8006008:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800600a:	2200      	movs	r2, #0
 800600c:	60bb      	str	r3, [r7, #8]
 800600e:	60fa      	str	r2, [r7, #12]
 8006010:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006014:	f7fa fc42 	bl	800089c <__aeabi_uldivmod>
 8006018:	4602      	mov	r2, r0
 800601a:	460b      	mov	r3, r1
 800601c:	4613      	mov	r3, r2
 800601e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006020:	4b0b      	ldr	r3, [pc, #44]	; (8006050 <HAL_RCC_GetSysClockFreq+0x180>)
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	0c1b      	lsrs	r3, r3, #16
 8006026:	f003 0303 	and.w	r3, r3, #3
 800602a:	3301      	adds	r3, #1
 800602c:	005b      	lsls	r3, r3, #1
 800602e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006030:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006034:	fbb2 f3f3 	udiv	r3, r2, r3
 8006038:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800603a:	e002      	b.n	8006042 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800603c:	4b05      	ldr	r3, [pc, #20]	; (8006054 <HAL_RCC_GetSysClockFreq+0x184>)
 800603e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006040:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006044:	4618      	mov	r0, r3
 8006046:	3740      	adds	r7, #64	; 0x40
 8006048:	46bd      	mov	sp, r7
 800604a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800604e:	bf00      	nop
 8006050:	40023800 	.word	0x40023800
 8006054:	00f42400 	.word	0x00f42400
 8006058:	017d7840 	.word	0x017d7840

0800605c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800605c:	b480      	push	{r7}
 800605e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006060:	4b03      	ldr	r3, [pc, #12]	; (8006070 <HAL_RCC_GetHCLKFreq+0x14>)
 8006062:	681b      	ldr	r3, [r3, #0]
}
 8006064:	4618      	mov	r0, r3
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	2000008c 	.word	0x2000008c

08006074 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006078:	f7ff fff0 	bl	800605c <HAL_RCC_GetHCLKFreq>
 800607c:	4602      	mov	r2, r0
 800607e:	4b05      	ldr	r3, [pc, #20]	; (8006094 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	0a9b      	lsrs	r3, r3, #10
 8006084:	f003 0307 	and.w	r3, r3, #7
 8006088:	4903      	ldr	r1, [pc, #12]	; (8006098 <HAL_RCC_GetPCLK1Freq+0x24>)
 800608a:	5ccb      	ldrb	r3, [r1, r3]
 800608c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006090:	4618      	mov	r0, r3
 8006092:	bd80      	pop	{r7, pc}
 8006094:	40023800 	.word	0x40023800
 8006098:	080138e8 	.word	0x080138e8

0800609c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80060a0:	f7ff ffdc 	bl	800605c <HAL_RCC_GetHCLKFreq>
 80060a4:	4602      	mov	r2, r0
 80060a6:	4b05      	ldr	r3, [pc, #20]	; (80060bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	0b5b      	lsrs	r3, r3, #13
 80060ac:	f003 0307 	and.w	r3, r3, #7
 80060b0:	4903      	ldr	r1, [pc, #12]	; (80060c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80060b2:	5ccb      	ldrb	r3, [r1, r3]
 80060b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	40023800 	.word	0x40023800
 80060c0:	080138e8 	.word	0x080138e8

080060c4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	220f      	movs	r2, #15
 80060d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80060d4:	4b12      	ldr	r3, [pc, #72]	; (8006120 <HAL_RCC_GetClockConfig+0x5c>)
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f003 0203 	and.w	r2, r3, #3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80060e0:	4b0f      	ldr	r3, [pc, #60]	; (8006120 <HAL_RCC_GetClockConfig+0x5c>)
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80060ec:	4b0c      	ldr	r3, [pc, #48]	; (8006120 <HAL_RCC_GetClockConfig+0x5c>)
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80060f8:	4b09      	ldr	r3, [pc, #36]	; (8006120 <HAL_RCC_GetClockConfig+0x5c>)
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	08db      	lsrs	r3, r3, #3
 80060fe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006106:	4b07      	ldr	r3, [pc, #28]	; (8006124 <HAL_RCC_GetClockConfig+0x60>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0207 	and.w	r2, r3, #7
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	601a      	str	r2, [r3, #0]
}
 8006112:	bf00      	nop
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr
 800611e:	bf00      	nop
 8006120:	40023800 	.word	0x40023800
 8006124:	40023c00 	.word	0x40023c00

08006128 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b086      	sub	sp, #24
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006130:	2300      	movs	r3, #0
 8006132:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d003      	beq.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b0f      	cmp	r3, #15
 8006146:	d904      	bls.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8006148:	f640 11d7 	movw	r1, #2519	; 0x9d7
 800614c:	4834      	ldr	r0, [pc, #208]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800614e:	f7fb fdbe 	bl	8001cce <assert_failed>

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b00      	cmp	r3, #0
 800615c:	d105      	bne.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x42>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006166:	2b00      	cmp	r3, #0
 8006168:	d066      	beq.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d903      	bls.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	2b07      	cmp	r3, #7
 8006178:	d904      	bls.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800617a:	f640 11de 	movw	r1, #2526	; 0x9de
 800617e:	4828      	ldr	r0, [pc, #160]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8006180:	f7fb fda5 	bl	8001cce <assert_failed>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	2b31      	cmp	r3, #49	; 0x31
 800618a:	d904      	bls.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8006194:	d904      	bls.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8006196:	f640 11df 	movw	r1, #2527	; 0x9df
 800619a:	4821      	ldr	r0, [pc, #132]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800619c:	f7fb fd97 	bl	8001cce <assert_failed>
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d903      	bls.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x88>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	2b3f      	cmp	r3, #63	; 0x3f
 80061ae:	d904      	bls.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0x92>
 80061b0:	f640 11e1 	movw	r1, #2529	; 0x9e1
 80061b4:	481a      	ldr	r0, [pc, #104]	; (8006220 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80061b6:	f7fb fd8a 	bl	8001cce <assert_failed>
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80061ba:	4b1a      	ldr	r3, [pc, #104]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 80061bc:	2200      	movs	r2, #0
 80061be:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80061c0:	f7fc fdee 	bl	8002da0 <HAL_GetTick>
 80061c4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80061c6:	e008      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80061c8:	f7fc fdea 	bl	8002da0 <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d901      	bls.n	80061da <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e1b3      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80061da:	4b13      	ldr	r3, [pc, #76]	; (8006228 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1f0      	bne.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685a      	ldr	r2, [r3, #4]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	019b      	lsls	r3, r3, #6
 80061f0:	431a      	orrs	r2, r3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	071b      	lsls	r3, r3, #28
 80061f8:	490b      	ldr	r1, [pc, #44]	; (8006228 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80061fa:	4313      	orrs	r3, r2
 80061fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006200:	4b08      	ldr	r3, [pc, #32]	; (8006224 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8006202:	2201      	movs	r2, #1
 8006204:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006206:	f7fc fdcb 	bl	8002da0 <HAL_GetTick>
 800620a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800620c:	e00e      	b.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x104>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800620e:	f7fc fdc7 	bl	8002da0 <HAL_GetTick>
 8006212:	4602      	mov	r2, r0
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	1ad3      	subs	r3, r2, r3
 8006218:	2b02      	cmp	r3, #2
 800621a:	d907      	bls.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x104>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800621c:	2303      	movs	r3, #3
 800621e:	e190      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006220:	08011574 	.word	0x08011574
 8006224:	42470068 	.word	0x42470068
 8006228:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800622c:	4b88      	ldr	r3, [pc, #544]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d0ea      	beq.n	800620e <HAL_RCCEx_PeriphCLKConfig+0xe6>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 0302 	and.w	r3, r3, #2
 8006240:	2b00      	cmp	r3, #0
 8006242:	f000 8173 	beq.w	800652c <HAL_RCCEx_PeriphCLKConfig+0x404>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	691b      	ldr	r3, [r3, #16]
 800624a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800624e:	f000 80a6 	beq.w	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	691b      	ldr	r3, [r3, #16]
 8006256:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800625a:	f000 80a0 	beq.w	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	4a7c      	ldr	r2, [pc, #496]	; (8006454 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8006264:	4293      	cmp	r3, r2
 8006266:	f000 809a 	beq.w	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	4a7a      	ldr	r2, [pc, #488]	; (8006458 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006270:	4293      	cmp	r3, r2
 8006272:	f000 8094 	beq.w	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	691b      	ldr	r3, [r3, #16]
 800627a:	4a78      	ldr	r2, [pc, #480]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800627c:	4293      	cmp	r3, r2
 800627e:	f000 808e 	beq.w	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	4a76      	ldr	r2, [pc, #472]	; (8006460 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006288:	4293      	cmp	r3, r2
 800628a:	f000 8088 	beq.w	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	4a74      	ldr	r2, [pc, #464]	; (8006464 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006294:	4293      	cmp	r3, r2
 8006296:	f000 8082 	beq.w	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	4a72      	ldr	r2, [pc, #456]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d07c      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	691b      	ldr	r3, [r3, #16]
 80062a8:	4a70      	ldr	r2, [pc, #448]	; (800646c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d077      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	4a6f      	ldr	r2, [pc, #444]	; (8006470 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d072      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	691b      	ldr	r3, [r3, #16]
 80062bc:	4a6d      	ldr	r2, [pc, #436]	; (8006474 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d06d      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	691b      	ldr	r3, [r3, #16]
 80062c6:	4a6c      	ldr	r2, [pc, #432]	; (8006478 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d068      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	4a6a      	ldr	r2, [pc, #424]	; (800647c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d063      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	4a69      	ldr	r2, [pc, #420]	; (8006480 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d05e      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	4a67      	ldr	r2, [pc, #412]	; (8006484 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d059      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	4a66      	ldr	r2, [pc, #408]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d054      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	4a64      	ldr	r2, [pc, #400]	; (800648c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d04f      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	691b      	ldr	r3, [r3, #16]
 8006302:	4a63      	ldr	r2, [pc, #396]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d04a      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	691b      	ldr	r3, [r3, #16]
 800630c:	4a61      	ldr	r2, [pc, #388]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d045      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	691b      	ldr	r3, [r3, #16]
 8006316:	4a60      	ldr	r2, [pc, #384]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d040      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	4a5e      	ldr	r2, [pc, #376]	; (800649c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d03b      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	691b      	ldr	r3, [r3, #16]
 800632a:	4a5d      	ldr	r2, [pc, #372]	; (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d036      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	691b      	ldr	r3, [r3, #16]
 8006334:	4a5b      	ldr	r2, [pc, #364]	; (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d031      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	4a5a      	ldr	r2, [pc, #360]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d02c      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	4a58      	ldr	r2, [pc, #352]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d027      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	691b      	ldr	r3, [r3, #16]
 8006352:	4a57      	ldr	r2, [pc, #348]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x388>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d022      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	691b      	ldr	r3, [r3, #16]
 800635c:	4a55      	ldr	r2, [pc, #340]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d01d      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	4a54      	ldr	r2, [pc, #336]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d018      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	4a52      	ldr	r2, [pc, #328]	; (80064bc <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d013      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	4a51      	ldr	r2, [pc, #324]	; (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d00e      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	4a4f      	ldr	r2, [pc, #316]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d009      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	691b      	ldr	r3, [r3, #16]
 800638e:	4a4e      	ldr	r2, [pc, #312]	; (80064c8 <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d004      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x276>
 8006394:	f44f 6121 	mov.w	r1, #2576	; 0xa10
 8006398:	484c      	ldr	r0, [pc, #304]	; (80064cc <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 800639a:	f7fb fc98 	bl	8001cce <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800639e:	2300      	movs	r3, #0
 80063a0:	60fb      	str	r3, [r7, #12]
 80063a2:	4b2b      	ldr	r3, [pc, #172]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80063a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a6:	4a2a      	ldr	r2, [pc, #168]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80063a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063ac:	6413      	str	r3, [r2, #64]	; 0x40
 80063ae:	4b28      	ldr	r3, [pc, #160]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80063b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063b6:	60fb      	str	r3, [r7, #12]
 80063b8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80063ba:	4b45      	ldr	r3, [pc, #276]	; (80064d0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a44      	ldr	r2, [pc, #272]	; (80064d0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 80063c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063c4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80063c6:	f7fc fceb 	bl	8002da0 <HAL_GetTick>
 80063ca:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80063cc:	e008      	b.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80063ce:	f7fc fce7 	bl	8002da0 <HAL_GetTick>
 80063d2:	4602      	mov	r2, r0
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	1ad3      	subs	r3, r2, r3
 80063d8:	2b02      	cmp	r3, #2
 80063da:	d901      	bls.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
      {
        return HAL_TIMEOUT;
 80063dc:	2303      	movs	r3, #3
 80063de:	e0b0      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80063e0:	4b3b      	ldr	r3, [pc, #236]	; (80064d0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d0f0      	beq.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x2a6>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80063ec:	4b18      	ldr	r3, [pc, #96]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80063ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063f4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d073      	beq.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	691b      	ldr	r3, [r3, #16]
 8006400:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006404:	693a      	ldr	r2, [r7, #16]
 8006406:	429a      	cmp	r2, r3
 8006408:	d06c      	beq.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800640a:	4b11      	ldr	r3, [pc, #68]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800640c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800640e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006412:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006414:	4b2f      	ldr	r3, [pc, #188]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 8006416:	2201      	movs	r2, #1
 8006418:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800641a:	4b2e      	ldr	r3, [pc, #184]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 800641c:	2200      	movs	r2, #0
 800641e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006420:	4a0b      	ldr	r2, [pc, #44]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006426:	4b0a      	ldr	r3, [pc, #40]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8006428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800642a:	f003 0301 	and.w	r3, r3, #1
 800642e:	2b01      	cmp	r3, #1
 8006430:	d158      	bne.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006432:	f7fc fcb5 	bl	8002da0 <HAL_GetTick>
 8006436:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006438:	e04e      	b.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800643a:	f7fc fcb1 	bl	8002da0 <HAL_GetTick>
 800643e:	4602      	mov	r2, r0
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	f241 3288 	movw	r2, #5000	; 0x1388
 8006448:	4293      	cmp	r3, r2
 800644a:	d945      	bls.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
          {
            return HAL_TIMEOUT;
 800644c:	2303      	movs	r3, #3
 800644e:	e078      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006450:	40023800 	.word	0x40023800
 8006454:	00020300 	.word	0x00020300
 8006458:	00030300 	.word	0x00030300
 800645c:	00040300 	.word	0x00040300
 8006460:	00050300 	.word	0x00050300
 8006464:	00060300 	.word	0x00060300
 8006468:	00070300 	.word	0x00070300
 800646c:	00080300 	.word	0x00080300
 8006470:	00090300 	.word	0x00090300
 8006474:	000a0300 	.word	0x000a0300
 8006478:	000b0300 	.word	0x000b0300
 800647c:	000c0300 	.word	0x000c0300
 8006480:	000d0300 	.word	0x000d0300
 8006484:	000e0300 	.word	0x000e0300
 8006488:	000f0300 	.word	0x000f0300
 800648c:	00100300 	.word	0x00100300
 8006490:	00110300 	.word	0x00110300
 8006494:	00120300 	.word	0x00120300
 8006498:	00130300 	.word	0x00130300
 800649c:	00140300 	.word	0x00140300
 80064a0:	00150300 	.word	0x00150300
 80064a4:	00160300 	.word	0x00160300
 80064a8:	00170300 	.word	0x00170300
 80064ac:	00180300 	.word	0x00180300
 80064b0:	00190300 	.word	0x00190300
 80064b4:	001a0300 	.word	0x001a0300
 80064b8:	001b0300 	.word	0x001b0300
 80064bc:	001c0300 	.word	0x001c0300
 80064c0:	001d0300 	.word	0x001d0300
 80064c4:	001e0300 	.word	0x001e0300
 80064c8:	001f0300 	.word	0x001f0300
 80064cc:	08011574 	.word	0x08011574
 80064d0:	40007000 	.word	0x40007000
 80064d4:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064d8:	4b1c      	ldr	r3, [pc, #112]	; (800654c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80064da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064dc:	f003 0302 	and.w	r3, r3, #2
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d0aa      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x312>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	691b      	ldr	r3, [r3, #16]
 80064e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064f0:	d10d      	bne.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 80064f2:	4b16      	ldr	r3, [pc, #88]	; (800654c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006502:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006506:	4911      	ldr	r1, [pc, #68]	; (800654c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8006508:	4313      	orrs	r3, r2
 800650a:	608b      	str	r3, [r1, #8]
 800650c:	e005      	b.n	800651a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 800650e:	4b0f      	ldr	r3, [pc, #60]	; (800654c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	4a0e      	ldr	r2, [pc, #56]	; (800654c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8006514:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006518:	6093      	str	r3, [r2, #8]
 800651a:	4b0c      	ldr	r3, [pc, #48]	; (800654c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 800651c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006526:	4909      	ldr	r1, [pc, #36]	; (800654c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8006528:	4313      	orrs	r3, r2
 800652a:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0308 	and.w	r3, r3, #8
 8006534:	2b00      	cmp	r3, #0
 8006536:	d003      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x418>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	7d1a      	ldrb	r2, [r3, #20]
 800653c:	4b04      	ldr	r3, [pc, #16]	; (8006550 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 800653e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006540:	2300      	movs	r3, #0
}
 8006542:	4618      	mov	r0, r3
 8006544:	3718      	adds	r7, #24
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	40023800 	.word	0x40023800
 8006550:	424711e0 	.word	0x424711e0

08006554 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d101      	bne.n	800656a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e0c4      	b.n	80066f4 <HAL_RTC_Init+0x1a0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a63      	ldr	r2, [pc, #396]	; (80066fc <HAL_RTC_Init+0x1a8>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d004      	beq.n	800657e <HAL_RTC_Init+0x2a>
 8006574:	f44f 7182 	mov.w	r1, #260	; 0x104
 8006578:	4861      	ldr	r0, [pc, #388]	; (8006700 <HAL_RTC_Init+0x1ac>)
 800657a:	f7fb fba8 	bl	8001cce <assert_failed>
  assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	2b40      	cmp	r3, #64	; 0x40
 8006584:	d008      	beq.n	8006598 <HAL_RTC_Init+0x44>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d004      	beq.n	8006598 <HAL_RTC_Init+0x44>
 800658e:	f240 1105 	movw	r1, #261	; 0x105
 8006592:	485b      	ldr	r0, [pc, #364]	; (8006700 <HAL_RTC_Init+0x1ac>)
 8006594:	f7fb fb9b 	bl	8001cce <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	2b7f      	cmp	r3, #127	; 0x7f
 800659e:	d904      	bls.n	80065aa <HAL_RTC_Init+0x56>
 80065a0:	f44f 7183 	mov.w	r1, #262	; 0x106
 80065a4:	4856      	ldr	r0, [pc, #344]	; (8006700 <HAL_RTC_Init+0x1ac>)
 80065a6:	f7fb fb92 	bl	8001cce <assert_failed>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065b2:	d304      	bcc.n	80065be <HAL_RTC_Init+0x6a>
 80065b4:	f240 1107 	movw	r1, #263	; 0x107
 80065b8:	4851      	ldr	r0, [pc, #324]	; (8006700 <HAL_RTC_Init+0x1ac>)
 80065ba:	f7fb fb88 	bl	8001cce <assert_failed>
  assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d013      	beq.n	80065ee <HAL_RTC_Init+0x9a>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80065ce:	d00e      	beq.n	80065ee <HAL_RTC_Init+0x9a>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	691b      	ldr	r3, [r3, #16]
 80065d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80065d8:	d009      	beq.n	80065ee <HAL_RTC_Init+0x9a>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80065e2:	d004      	beq.n	80065ee <HAL_RTC_Init+0x9a>
 80065e4:	f44f 7184 	mov.w	r1, #264	; 0x108
 80065e8:	4845      	ldr	r0, [pc, #276]	; (8006700 <HAL_RTC_Init+0x1ac>)
 80065ea:	f7fb fb70 	bl	8001cce <assert_failed>
  assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d009      	beq.n	800660a <HAL_RTC_Init+0xb6>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	695b      	ldr	r3, [r3, #20]
 80065fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065fe:	d004      	beq.n	800660a <HAL_RTC_Init+0xb6>
 8006600:	f240 1109 	movw	r1, #265	; 0x109
 8006604:	483e      	ldr	r0, [pc, #248]	; (8006700 <HAL_RTC_Init+0x1ac>)
 8006606:	f7fb fb62 	bl	8001cce <assert_failed>
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	699b      	ldr	r3, [r3, #24]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d009      	beq.n	8006626 <HAL_RTC_Init+0xd2>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800661a:	d004      	beq.n	8006626 <HAL_RTC_Init+0xd2>
 800661c:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8006620:	4837      	ldr	r0, [pc, #220]	; (8006700 <HAL_RTC_Init+0x1ac>)
 8006622:	f7fb fb54 	bl	8001cce <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	7f5b      	ldrb	r3, [r3, #29]
 800662a:	b2db      	uxtb	r3, r3
 800662c:	2b00      	cmp	r3, #0
 800662e:	d105      	bne.n	800663c <HAL_RTC_Init+0xe8>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f7fb fbae 	bl	8001d98 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2202      	movs	r2, #2
 8006640:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	22ca      	movs	r2, #202	; 0xca
 8006648:	625a      	str	r2, [r3, #36]	; 0x24
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2253      	movs	r2, #83	; 0x53
 8006650:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 fad2 	bl	8006bfc <RTC_EnterInitMode>
 8006658:	4603      	mov	r3, r0
 800665a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800665c:	7bfb      	ldrb	r3, [r7, #15]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d12c      	bne.n	80066bc <HAL_RTC_Init+0x168>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	687a      	ldr	r2, [r7, #4]
 800666a:	6812      	ldr	r2, [r2, #0]
 800666c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006670:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006674:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	6899      	ldr	r1, [r3, #8]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	685a      	ldr	r2, [r3, #4]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	691b      	ldr	r3, [r3, #16]
 8006684:	431a      	orrs	r2, r3
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	431a      	orrs	r2, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	430a      	orrs	r2, r1
 8006692:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	68d2      	ldr	r2, [r2, #12]
 800669c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	6919      	ldr	r1, [r3, #16]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	041a      	lsls	r2, r3, #16
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	430a      	orrs	r2, r1
 80066b0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 fad9 	bl	8006c6a <RTC_ExitInitMode>
 80066b8:	4603      	mov	r3, r0
 80066ba:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80066bc:	7bfb      	ldrb	r3, [r7, #15]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d113      	bne.n	80066ea <HAL_RTC_Init+0x196>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80066d0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	699a      	ldr	r2, [r3, #24]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	430a      	orrs	r2, r1
 80066e2:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	22ff      	movs	r2, #255	; 0xff
 80066f0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80066f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	40002800 	.word	0x40002800
 8006700:	080115b0 	.word	0x080115b0

08006704 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006704:	b590      	push	{r4, r7, lr}
 8006706:	b087      	sub	sp, #28
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006710:	2300      	movs	r3, #0
 8006712:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d007      	beq.n	800672a <HAL_RTC_SetTime+0x26>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2b01      	cmp	r3, #1
 800671e:	d004      	beq.n	800672a <HAL_RTC_SetTime+0x26>
 8006720:	f44f 712d 	mov.w	r1, #692	; 0x2b4
 8006724:	489a      	ldr	r0, [pc, #616]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 8006726:	f7fb fad2 	bl	8001cce <assert_failed>
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	68db      	ldr	r3, [r3, #12]
 800672e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006732:	d00d      	beq.n	8006750 <HAL_RTC_SetTime+0x4c>
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800673c:	d008      	beq.n	8006750 <HAL_RTC_SetTime+0x4c>
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d004      	beq.n	8006750 <HAL_RTC_SetTime+0x4c>
 8006746:	f240 21b5 	movw	r1, #693	; 0x2b5
 800674a:	4891      	ldr	r0, [pc, #580]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 800674c:	f7fb fabf 	bl	8001cce <assert_failed>
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	691b      	ldr	r3, [r3, #16]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d009      	beq.n	800676c <HAL_RTC_SetTime+0x68>
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006760:	d004      	beq.n	800676c <HAL_RTC_SetTime+0x68>
 8006762:	f240 21b6 	movw	r1, #694	; 0x2b6
 8006766:	488a      	ldr	r0, [pc, #552]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 8006768:	f7fb fab1 	bl	8001cce <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	7f1b      	ldrb	r3, [r3, #28]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d101      	bne.n	8006778 <HAL_RTC_SetTime+0x74>
 8006774:	2302      	movs	r3, #2
 8006776:	e107      	b.n	8006988 <HAL_RTC_SetTime+0x284>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2201      	movs	r2, #1
 800677c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2202      	movs	r2, #2
 8006782:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d15c      	bne.n	8006844 <HAL_RTC_SetTime+0x140>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006794:	2b00      	cmp	r3, #0
 8006796:	d01a      	beq.n	80067ce <HAL_RTC_SetTime+0xca>
    {
      assert_param(IS_RTC_HOUR12(sTime->Hours));
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d003      	beq.n	80067a8 <HAL_RTC_SetTime+0xa4>
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	2b0c      	cmp	r3, #12
 80067a6:	d904      	bls.n	80067b2 <HAL_RTC_SetTime+0xae>
 80067a8:	f240 21c1 	movw	r1, #705	; 0x2c1
 80067ac:	4878      	ldr	r0, [pc, #480]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 80067ae:	f7fb fa8e 	bl	8001cce <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	78db      	ldrb	r3, [r3, #3]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d015      	beq.n	80067e6 <HAL_RTC_SetTime+0xe2>
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	78db      	ldrb	r3, [r3, #3]
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d011      	beq.n	80067e6 <HAL_RTC_SetTime+0xe2>
 80067c2:	f240 21c2 	movw	r1, #706	; 0x2c2
 80067c6:	4872      	ldr	r0, [pc, #456]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 80067c8:	f7fb fa81 	bl	8001cce <assert_failed>
 80067cc:	e00b      	b.n	80067e6 <HAL_RTC_SetTime+0xe2>
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	2200      	movs	r2, #0
 80067d2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	781b      	ldrb	r3, [r3, #0]
 80067d8:	2b17      	cmp	r3, #23
 80067da:	d904      	bls.n	80067e6 <HAL_RTC_SetTime+0xe2>
 80067dc:	f240 21c7 	movw	r1, #711	; 0x2c7
 80067e0:	486b      	ldr	r0, [pc, #428]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 80067e2:	f7fb fa74 	bl	8001cce <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	785b      	ldrb	r3, [r3, #1]
 80067ea:	2b3b      	cmp	r3, #59	; 0x3b
 80067ec:	d904      	bls.n	80067f8 <HAL_RTC_SetTime+0xf4>
 80067ee:	f240 21c9 	movw	r1, #713	; 0x2c9
 80067f2:	4867      	ldr	r0, [pc, #412]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 80067f4:	f7fb fa6b 	bl	8001cce <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	789b      	ldrb	r3, [r3, #2]
 80067fc:	2b3b      	cmp	r3, #59	; 0x3b
 80067fe:	d904      	bls.n	800680a <HAL_RTC_SetTime+0x106>
 8006800:	f240 21ca 	movw	r1, #714	; 0x2ca
 8006804:	4862      	ldr	r0, [pc, #392]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 8006806:	f7fb fa62 	bl	8001cce <assert_failed>

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	781b      	ldrb	r3, [r3, #0]
 800680e:	4618      	mov	r0, r3
 8006810:	f000 fa50 	bl	8006cb4 <RTC_ByteToBcd2>
 8006814:	4603      	mov	r3, r0
 8006816:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	785b      	ldrb	r3, [r3, #1]
 800681c:	4618      	mov	r0, r3
 800681e:	f000 fa49 	bl	8006cb4 <RTC_ByteToBcd2>
 8006822:	4603      	mov	r3, r0
 8006824:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006826:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	789b      	ldrb	r3, [r3, #2]
 800682c:	4618      	mov	r0, r3
 800682e:	f000 fa41 	bl	8006cb4 <RTC_ByteToBcd2>
 8006832:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006834:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	78db      	ldrb	r3, [r3, #3]
 800683c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800683e:	4313      	orrs	r3, r2
 8006840:	617b      	str	r3, [r7, #20]
 8006842:	e062      	b.n	800690a <HAL_RTC_SetTime+0x206>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800684e:	2b00      	cmp	r3, #0
 8006850:	d022      	beq.n	8006898 <HAL_RTC_SetTime+0x194>
    {
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	4618      	mov	r0, r3
 8006858:	f000 fa49 	bl	8006cee <RTC_Bcd2ToByte>
 800685c:	4603      	mov	r3, r0
 800685e:	2b00      	cmp	r3, #0
 8006860:	d007      	beq.n	8006872 <HAL_RTC_SetTime+0x16e>
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	4618      	mov	r0, r3
 8006868:	f000 fa41 	bl	8006cee <RTC_Bcd2ToByte>
 800686c:	4603      	mov	r3, r0
 800686e:	2b0c      	cmp	r3, #12
 8006870:	d904      	bls.n	800687c <HAL_RTC_SetTime+0x178>
 8006872:	f240 21d5 	movw	r1, #725	; 0x2d5
 8006876:	4846      	ldr	r0, [pc, #280]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 8006878:	f7fb fa29 	bl	8001cce <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	78db      	ldrb	r3, [r3, #3]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d019      	beq.n	80068b8 <HAL_RTC_SetTime+0x1b4>
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	78db      	ldrb	r3, [r3, #3]
 8006888:	2b01      	cmp	r3, #1
 800688a:	d015      	beq.n	80068b8 <HAL_RTC_SetTime+0x1b4>
 800688c:	f240 21d6 	movw	r1, #726	; 0x2d6
 8006890:	483f      	ldr	r0, [pc, #252]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 8006892:	f7fb fa1c 	bl	8001cce <assert_failed>
 8006896:	e00f      	b.n	80068b8 <HAL_RTC_SetTime+0x1b4>
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	2200      	movs	r2, #0
 800689c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 fa23 	bl	8006cee <RTC_Bcd2ToByte>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b17      	cmp	r3, #23
 80068ac:	d904      	bls.n	80068b8 <HAL_RTC_SetTime+0x1b4>
 80068ae:	f240 21db 	movw	r1, #731	; 0x2db
 80068b2:	4837      	ldr	r0, [pc, #220]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 80068b4:	f7fb fa0b 	bl	8001cce <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	785b      	ldrb	r3, [r3, #1]
 80068bc:	4618      	mov	r0, r3
 80068be:	f000 fa16 	bl	8006cee <RTC_Bcd2ToByte>
 80068c2:	4603      	mov	r3, r0
 80068c4:	2b3b      	cmp	r3, #59	; 0x3b
 80068c6:	d904      	bls.n	80068d2 <HAL_RTC_SetTime+0x1ce>
 80068c8:	f240 21dd 	movw	r1, #733	; 0x2dd
 80068cc:	4830      	ldr	r0, [pc, #192]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 80068ce:	f7fb f9fe 	bl	8001cce <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	789b      	ldrb	r3, [r3, #2]
 80068d6:	4618      	mov	r0, r3
 80068d8:	f000 fa09 	bl	8006cee <RTC_Bcd2ToByte>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b3b      	cmp	r3, #59	; 0x3b
 80068e0:	d904      	bls.n	80068ec <HAL_RTC_SetTime+0x1e8>
 80068e2:	f240 21de 	movw	r1, #734	; 0x2de
 80068e6:	482a      	ldr	r0, [pc, #168]	; (8006990 <HAL_RTC_SetTime+0x28c>)
 80068e8:	f7fb f9f1 	bl	8001cce <assert_failed>
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	785b      	ldrb	r3, [r3, #1]
 80068f6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80068f8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80068fa:	68ba      	ldr	r2, [r7, #8]
 80068fc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80068fe:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	78db      	ldrb	r3, [r3, #3]
 8006904:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006906:	4313      	orrs	r3, r2
 8006908:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	22ca      	movs	r2, #202	; 0xca
 8006910:	625a      	str	r2, [r3, #36]	; 0x24
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	2253      	movs	r2, #83	; 0x53
 8006918:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800691a:	68f8      	ldr	r0, [r7, #12]
 800691c:	f000 f96e 	bl	8006bfc <RTC_EnterInitMode>
 8006920:	4603      	mov	r3, r0
 8006922:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006924:	7cfb      	ldrb	r3, [r7, #19]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d120      	bne.n	800696c <HAL_RTC_SetTime+0x268>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006934:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006938:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	689a      	ldr	r2, [r3, #8]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006948:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	6899      	ldr	r1, [r3, #8]
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	68da      	ldr	r2, [r3, #12]
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	691b      	ldr	r3, [r3, #16]
 8006958:	431a      	orrs	r2, r3
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	430a      	orrs	r2, r1
 8006960:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	f000 f981 	bl	8006c6a <RTC_ExitInitMode>
 8006968:	4603      	mov	r3, r0
 800696a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800696c:	7cfb      	ldrb	r3, [r7, #19]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d102      	bne.n	8006978 <HAL_RTC_SetTime+0x274>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2201      	movs	r2, #1
 8006976:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	22ff      	movs	r2, #255	; 0xff
 800697e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2200      	movs	r2, #0
 8006984:	771a      	strb	r2, [r3, #28]

  return status;
 8006986:	7cfb      	ldrb	r3, [r7, #19]
}
 8006988:	4618      	mov	r0, r3
 800698a:	371c      	adds	r7, #28
 800698c:	46bd      	mov	sp, r7
 800698e:	bd90      	pop	{r4, r7, pc}
 8006990:	080115b0 	.word	0x080115b0

08006994 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006994:	b590      	push	{r4, r7, lr}
 8006996:	b087      	sub	sp, #28
 8006998:	af00      	add	r7, sp, #0
 800699a:	60f8      	str	r0, [r7, #12]
 800699c:	60b9      	str	r1, [r7, #8]
 800699e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80069a0:	2300      	movs	r3, #0
 80069a2:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d007      	beq.n	80069ba <HAL_RTC_SetDate+0x26>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d004      	beq.n	80069ba <HAL_RTC_SetDate+0x26>
 80069b0:	f240 3153 	movw	r1, #851	; 0x353
 80069b4:	487c      	ldr	r0, [pc, #496]	; (8006ba8 <HAL_RTC_SetDate+0x214>)
 80069b6:	f7fb f98a 	bl	8001cce <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	7f1b      	ldrb	r3, [r3, #28]
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d101      	bne.n	80069c6 <HAL_RTC_SetDate+0x32>
 80069c2:	2302      	movs	r3, #2
 80069c4:	e0ec      	b.n	8006ba0 <HAL_RTC_SetDate+0x20c>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2201      	movs	r2, #1
 80069ca:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2202      	movs	r2, #2
 80069d0:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d10e      	bne.n	80069f6 <HAL_RTC_SetDate+0x62>
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	785b      	ldrb	r3, [r3, #1]
 80069dc:	f003 0310 	and.w	r3, r3, #16
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d008      	beq.n	80069f6 <HAL_RTC_SetDate+0x62>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	785b      	ldrb	r3, [r3, #1]
 80069e8:	f023 0310 	bic.w	r3, r3, #16
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	330a      	adds	r3, #10
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d01c      	beq.n	8006a38 <HAL_RTC_SetDate+0xa4>
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	d018      	beq.n	8006a38 <HAL_RTC_SetDate+0xa4>
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	2b03      	cmp	r3, #3
 8006a0c:	d014      	beq.n	8006a38 <HAL_RTC_SetDate+0xa4>
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	2b04      	cmp	r3, #4
 8006a14:	d010      	beq.n	8006a38 <HAL_RTC_SetDate+0xa4>
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	2b05      	cmp	r3, #5
 8006a1c:	d00c      	beq.n	8006a38 <HAL_RTC_SetDate+0xa4>
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	2b06      	cmp	r3, #6
 8006a24:	d008      	beq.n	8006a38 <HAL_RTC_SetDate+0xa4>
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	2b07      	cmp	r3, #7
 8006a2c:	d004      	beq.n	8006a38 <HAL_RTC_SetDate+0xa4>
 8006a2e:	f240 315f 	movw	r1, #863	; 0x35f
 8006a32:	485d      	ldr	r0, [pc, #372]	; (8006ba8 <HAL_RTC_SetDate+0x214>)
 8006a34:	f7fb f94b 	bl	8001cce <assert_failed>

  if (Format == RTC_FORMAT_BIN)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d13f      	bne.n	8006abe <HAL_RTC_SetDate+0x12a>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	78db      	ldrb	r3, [r3, #3]
 8006a42:	2b63      	cmp	r3, #99	; 0x63
 8006a44:	d904      	bls.n	8006a50 <HAL_RTC_SetDate+0xbc>
 8006a46:	f240 3163 	movw	r1, #867	; 0x363
 8006a4a:	4857      	ldr	r0, [pc, #348]	; (8006ba8 <HAL_RTC_SetDate+0x214>)
 8006a4c:	f7fb f93f 	bl	8001cce <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	785b      	ldrb	r3, [r3, #1]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d003      	beq.n	8006a60 <HAL_RTC_SetDate+0xcc>
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	785b      	ldrb	r3, [r3, #1]
 8006a5c:	2b0c      	cmp	r3, #12
 8006a5e:	d904      	bls.n	8006a6a <HAL_RTC_SetDate+0xd6>
 8006a60:	f44f 7159 	mov.w	r1, #868	; 0x364
 8006a64:	4850      	ldr	r0, [pc, #320]	; (8006ba8 <HAL_RTC_SetDate+0x214>)
 8006a66:	f7fb f932 	bl	8001cce <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	789b      	ldrb	r3, [r3, #2]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d003      	beq.n	8006a7a <HAL_RTC_SetDate+0xe6>
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	789b      	ldrb	r3, [r3, #2]
 8006a76:	2b1f      	cmp	r3, #31
 8006a78:	d904      	bls.n	8006a84 <HAL_RTC_SetDate+0xf0>
 8006a7a:	f240 3165 	movw	r1, #869	; 0x365
 8006a7e:	484a      	ldr	r0, [pc, #296]	; (8006ba8 <HAL_RTC_SetDate+0x214>)
 8006a80:	f7fb f925 	bl	8001cce <assert_failed>

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	78db      	ldrb	r3, [r3, #3]
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f000 f913 	bl	8006cb4 <RTC_ByteToBcd2>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	785b      	ldrb	r3, [r3, #1]
 8006a96:	4618      	mov	r0, r3
 8006a98:	f000 f90c 	bl	8006cb4 <RTC_ByteToBcd2>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006aa0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	789b      	ldrb	r3, [r3, #2]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f000 f904 	bl	8006cb4 <RTC_ByteToBcd2>
 8006aac:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006aae:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	617b      	str	r3, [r7, #20]
 8006abc:	e045      	b.n	8006b4a <HAL_RTC_SetDate+0x1b6>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	78db      	ldrb	r3, [r3, #3]
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f000 f913 	bl	8006cee <RTC_Bcd2ToByte>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b63      	cmp	r3, #99	; 0x63
 8006acc:	d904      	bls.n	8006ad8 <HAL_RTC_SetDate+0x144>
 8006ace:	f240 316e 	movw	r1, #878	; 0x36e
 8006ad2:	4835      	ldr	r0, [pc, #212]	; (8006ba8 <HAL_RTC_SetDate+0x214>)
 8006ad4:	f7fb f8fb 	bl	8001cce <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	785b      	ldrb	r3, [r3, #1]
 8006adc:	4618      	mov	r0, r3
 8006ade:	f000 f906 	bl	8006cee <RTC_Bcd2ToByte>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d007      	beq.n	8006af8 <HAL_RTC_SetDate+0x164>
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	785b      	ldrb	r3, [r3, #1]
 8006aec:	4618      	mov	r0, r3
 8006aee:	f000 f8fe 	bl	8006cee <RTC_Bcd2ToByte>
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b0c      	cmp	r3, #12
 8006af6:	d904      	bls.n	8006b02 <HAL_RTC_SetDate+0x16e>
 8006af8:	f240 316f 	movw	r1, #879	; 0x36f
 8006afc:	482a      	ldr	r0, [pc, #168]	; (8006ba8 <HAL_RTC_SetDate+0x214>)
 8006afe:	f7fb f8e6 	bl	8001cce <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	789b      	ldrb	r3, [r3, #2]
 8006b06:	4618      	mov	r0, r3
 8006b08:	f000 f8f1 	bl	8006cee <RTC_Bcd2ToByte>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d007      	beq.n	8006b22 <HAL_RTC_SetDate+0x18e>
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	789b      	ldrb	r3, [r3, #2]
 8006b16:	4618      	mov	r0, r3
 8006b18:	f000 f8e9 	bl	8006cee <RTC_Bcd2ToByte>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b1f      	cmp	r3, #31
 8006b20:	d904      	bls.n	8006b2c <HAL_RTC_SetDate+0x198>
 8006b22:	f44f 715c 	mov.w	r1, #880	; 0x370
 8006b26:	4820      	ldr	r0, [pc, #128]	; (8006ba8 <HAL_RTC_SetDate+0x214>)
 8006b28:	f7fb f8d1 	bl	8001cce <assert_failed>

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	78db      	ldrb	r3, [r3, #3]
 8006b30:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	785b      	ldrb	r3, [r3, #1]
 8006b36:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006b38:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006b3e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006b46:	4313      	orrs	r3, r2
 8006b48:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	22ca      	movs	r2, #202	; 0xca
 8006b50:	625a      	str	r2, [r3, #36]	; 0x24
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2253      	movs	r2, #83	; 0x53
 8006b58:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006b5a:	68f8      	ldr	r0, [r7, #12]
 8006b5c:	f000 f84e 	bl	8006bfc <RTC_EnterInitMode>
 8006b60:	4603      	mov	r3, r0
 8006b62:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006b64:	7cfb      	ldrb	r3, [r7, #19]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d10c      	bne.n	8006b84 <HAL_RTC_SetDate+0x1f0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006b74:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006b78:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006b7a:	68f8      	ldr	r0, [r7, #12]
 8006b7c:	f000 f875 	bl	8006c6a <RTC_ExitInitMode>
 8006b80:	4603      	mov	r3, r0
 8006b82:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006b84:	7cfb      	ldrb	r3, [r7, #19]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d102      	bne.n	8006b90 <HAL_RTC_SetDate+0x1fc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	22ff      	movs	r2, #255	; 0xff
 8006b96:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	771a      	strb	r2, [r3, #28]

  return status;
 8006b9e:	7cfb      	ldrb	r3, [r7, #19]
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	371c      	adds	r7, #28
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd90      	pop	{r4, r7, pc}
 8006ba8:	080115b0 	.word	0x080115b0

08006bac <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	68da      	ldr	r2, [r3, #12]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006bc6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006bc8:	f7fc f8ea 	bl	8002da0 <HAL_GetTick>
 8006bcc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006bce:	e009      	b.n	8006be4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006bd0:	f7fc f8e6 	bl	8002da0 <HAL_GetTick>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006bde:	d901      	bls.n	8006be4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e007      	b.n	8006bf4 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	f003 0320 	and.w	r3, r3, #32
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d0ee      	beq.n	8006bd0 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3710      	adds	r7, #16
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c04:	2300      	movs	r3, #0
 8006c06:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d122      	bne.n	8006c60 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	68da      	ldr	r2, [r3, #12]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006c28:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006c2a:	f7fc f8b9 	bl	8002da0 <HAL_GetTick>
 8006c2e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006c30:	e00c      	b.n	8006c4c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006c32:	f7fc f8b5 	bl	8002da0 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c40:	d904      	bls.n	8006c4c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2204      	movs	r2, #4
 8006c46:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d102      	bne.n	8006c60 <RTC_EnterInitMode+0x64>
 8006c5a:	7bfb      	ldrb	r3, [r7, #15]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d1e8      	bne.n	8006c32 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3710      	adds	r7, #16
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b084      	sub	sp, #16
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c72:	2300      	movs	r3, #0
 8006c74:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	68da      	ldr	r2, [r3, #12]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c84:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	f003 0320 	and.w	r3, r3, #32
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d10a      	bne.n	8006caa <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f7ff ff89 	bl	8006bac <HAL_RTC_WaitForSynchro>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d004      	beq.n	8006caa <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2204      	movs	r2, #4
 8006ca4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3710      	adds	r7, #16
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b085      	sub	sp, #20
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	4603      	mov	r3, r0
 8006cbc:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8006cc2:	e005      	b.n	8006cd0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006cc4:	7bfb      	ldrb	r3, [r7, #15]
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006cca:	79fb      	ldrb	r3, [r7, #7]
 8006ccc:	3b0a      	subs	r3, #10
 8006cce:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006cd0:	79fb      	ldrb	r3, [r7, #7]
 8006cd2:	2b09      	cmp	r3, #9
 8006cd4:	d8f6      	bhi.n	8006cc4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006cd6:	7bfb      	ldrb	r3, [r7, #15]
 8006cd8:	011b      	lsls	r3, r3, #4
 8006cda:	b2da      	uxtb	r2, r3
 8006cdc:	79fb      	ldrb	r3, [r7, #7]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	b2db      	uxtb	r3, r3
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3714      	adds	r7, #20
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr

08006cee <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006cee:	b480      	push	{r7}
 8006cf0:	b085      	sub	sp, #20
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006cfc:	79fb      	ldrb	r3, [r7, #7]
 8006cfe:	091b      	lsrs	r3, r3, #4
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	461a      	mov	r2, r3
 8006d04:	0092      	lsls	r2, r2, #2
 8006d06:	4413      	add	r3, r2
 8006d08:	005b      	lsls	r3, r3, #1
 8006d0a:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8006d0c:	79fb      	ldrb	r3, [r7, #7]
 8006d0e:	f003 030f 	and.w	r3, r3, #15
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	7bfb      	ldrb	r3, [r7, #15]
 8006d16:	4413      	add	r3, r2
 8006d18:	b2db      	uxtb	r3, r3
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3714      	adds	r7, #20
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr
	...

08006d28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b082      	sub	sp, #8
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d101      	bne.n	8006d3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e18c      	b.n	8007054 <HAL_SPI_Init+0x32c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a75      	ldr	r2, [pc, #468]	; (8006f14 <HAL_SPI_Init+0x1ec>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d018      	beq.n	8006d76 <HAL_SPI_Init+0x4e>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a73      	ldr	r2, [pc, #460]	; (8006f18 <HAL_SPI_Init+0x1f0>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d013      	beq.n	8006d76 <HAL_SPI_Init+0x4e>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a72      	ldr	r2, [pc, #456]	; (8006f1c <HAL_SPI_Init+0x1f4>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d00e      	beq.n	8006d76 <HAL_SPI_Init+0x4e>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a70      	ldr	r2, [pc, #448]	; (8006f20 <HAL_SPI_Init+0x1f8>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d009      	beq.n	8006d76 <HAL_SPI_Init+0x4e>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a6f      	ldr	r2, [pc, #444]	; (8006f24 <HAL_SPI_Init+0x1fc>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d004      	beq.n	8006d76 <HAL_SPI_Init+0x4e>
 8006d6c:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006d70:	486d      	ldr	r0, [pc, #436]	; (8006f28 <HAL_SPI_Init+0x200>)
 8006d72:	f7fa ffac 	bl	8001cce <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d009      	beq.n	8006d92 <HAL_SPI_Init+0x6a>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d86:	d004      	beq.n	8006d92 <HAL_SPI_Init+0x6a>
 8006d88:	f240 1141 	movw	r1, #321	; 0x141
 8006d8c:	4866      	ldr	r0, [pc, #408]	; (8006f28 <HAL_SPI_Init+0x200>)
 8006d8e:	f7fa ff9e 	bl	8001cce <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00e      	beq.n	8006db8 <HAL_SPI_Init+0x90>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006da2:	d009      	beq.n	8006db8 <HAL_SPI_Init+0x90>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dac:	d004      	beq.n	8006db8 <HAL_SPI_Init+0x90>
 8006dae:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8006db2:	485d      	ldr	r0, [pc, #372]	; (8006f28 <HAL_SPI_Init+0x200>)
 8006db4:	f7fa ff8b 	bl	8001cce <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dc0:	d008      	beq.n	8006dd4 <HAL_SPI_Init+0xac>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d004      	beq.n	8006dd4 <HAL_SPI_Init+0xac>
 8006dca:	f240 1143 	movw	r1, #323	; 0x143
 8006dce:	4856      	ldr	r0, [pc, #344]	; (8006f28 <HAL_SPI_Init+0x200>)
 8006dd0:	f7fa ff7d 	bl	8001cce <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	699b      	ldr	r3, [r3, #24]
 8006dd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ddc:	d00d      	beq.n	8006dfa <HAL_SPI_Init+0xd2>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d009      	beq.n	8006dfa <HAL_SPI_Init+0xd2>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	699b      	ldr	r3, [r3, #24]
 8006dea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006dee:	d004      	beq.n	8006dfa <HAL_SPI_Init+0xd2>
 8006df0:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8006df4:	484c      	ldr	r0, [pc, #304]	; (8006f28 <HAL_SPI_Init+0x200>)
 8006df6:	f7fa ff6a 	bl	8001cce <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	69db      	ldr	r3, [r3, #28]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d020      	beq.n	8006e44 <HAL_SPI_Init+0x11c>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	69db      	ldr	r3, [r3, #28]
 8006e06:	2b08      	cmp	r3, #8
 8006e08:	d01c      	beq.n	8006e44 <HAL_SPI_Init+0x11c>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	69db      	ldr	r3, [r3, #28]
 8006e0e:	2b10      	cmp	r3, #16
 8006e10:	d018      	beq.n	8006e44 <HAL_SPI_Init+0x11c>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	69db      	ldr	r3, [r3, #28]
 8006e16:	2b18      	cmp	r3, #24
 8006e18:	d014      	beq.n	8006e44 <HAL_SPI_Init+0x11c>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	69db      	ldr	r3, [r3, #28]
 8006e1e:	2b20      	cmp	r3, #32
 8006e20:	d010      	beq.n	8006e44 <HAL_SPI_Init+0x11c>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	69db      	ldr	r3, [r3, #28]
 8006e26:	2b28      	cmp	r3, #40	; 0x28
 8006e28:	d00c      	beq.n	8006e44 <HAL_SPI_Init+0x11c>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	69db      	ldr	r3, [r3, #28]
 8006e2e:	2b30      	cmp	r3, #48	; 0x30
 8006e30:	d008      	beq.n	8006e44 <HAL_SPI_Init+0x11c>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	69db      	ldr	r3, [r3, #28]
 8006e36:	2b38      	cmp	r3, #56	; 0x38
 8006e38:	d004      	beq.n	8006e44 <HAL_SPI_Init+0x11c>
 8006e3a:	f240 1145 	movw	r1, #325	; 0x145
 8006e3e:	483a      	ldr	r0, [pc, #232]	; (8006f28 <HAL_SPI_Init+0x200>)
 8006e40:	f7fa ff45 	bl	8001cce <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6a1b      	ldr	r3, [r3, #32]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d008      	beq.n	8006e5e <HAL_SPI_Init+0x136>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	2b80      	cmp	r3, #128	; 0x80
 8006e52:	d004      	beq.n	8006e5e <HAL_SPI_Init+0x136>
 8006e54:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8006e58:	4833      	ldr	r0, [pc, #204]	; (8006f28 <HAL_SPI_Init+0x200>)
 8006e5a:	f7fa ff38 	bl	8001cce <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d008      	beq.n	8006e78 <HAL_SPI_Init+0x150>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e6a:	2b10      	cmp	r3, #16
 8006e6c:	d004      	beq.n	8006e78 <HAL_SPI_Init+0x150>
 8006e6e:	f240 1147 	movw	r1, #327	; 0x147
 8006e72:	482d      	ldr	r0, [pc, #180]	; (8006f28 <HAL_SPI_Init+0x200>)
 8006e74:	f7fa ff2b 	bl	8001cce <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d155      	bne.n	8006f2c <HAL_SPI_Init+0x204>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d008      	beq.n	8006e9a <HAL_SPI_Init+0x172>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d004      	beq.n	8006e9a <HAL_SPI_Init+0x172>
 8006e90:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8006e94:	4824      	ldr	r0, [pc, #144]	; (8006f28 <HAL_SPI_Init+0x200>)
 8006e96:	f7fa ff1a 	bl	8001cce <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d008      	beq.n	8006eb4 <HAL_SPI_Init+0x18c>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	695b      	ldr	r3, [r3, #20]
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d004      	beq.n	8006eb4 <HAL_SPI_Init+0x18c>
 8006eaa:	f240 114b 	movw	r1, #331	; 0x14b
 8006eae:	481e      	ldr	r0, [pc, #120]	; (8006f28 <HAL_SPI_Init+0x200>)
 8006eb0:	f7fa ff0d 	bl	8001cce <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ebc:	d125      	bne.n	8006f0a <HAL_SPI_Init+0x1e2>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	69db      	ldr	r3, [r3, #28]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d05d      	beq.n	8006f82 <HAL_SPI_Init+0x25a>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	69db      	ldr	r3, [r3, #28]
 8006eca:	2b08      	cmp	r3, #8
 8006ecc:	d059      	beq.n	8006f82 <HAL_SPI_Init+0x25a>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	69db      	ldr	r3, [r3, #28]
 8006ed2:	2b10      	cmp	r3, #16
 8006ed4:	d055      	beq.n	8006f82 <HAL_SPI_Init+0x25a>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	69db      	ldr	r3, [r3, #28]
 8006eda:	2b18      	cmp	r3, #24
 8006edc:	d051      	beq.n	8006f82 <HAL_SPI_Init+0x25a>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	69db      	ldr	r3, [r3, #28]
 8006ee2:	2b20      	cmp	r3, #32
 8006ee4:	d04d      	beq.n	8006f82 <HAL_SPI_Init+0x25a>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	69db      	ldr	r3, [r3, #28]
 8006eea:	2b28      	cmp	r3, #40	; 0x28
 8006eec:	d049      	beq.n	8006f82 <HAL_SPI_Init+0x25a>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	69db      	ldr	r3, [r3, #28]
 8006ef2:	2b30      	cmp	r3, #48	; 0x30
 8006ef4:	d045      	beq.n	8006f82 <HAL_SPI_Init+0x25a>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	2b38      	cmp	r3, #56	; 0x38
 8006efc:	d041      	beq.n	8006f82 <HAL_SPI_Init+0x25a>
 8006efe:	f240 114f 	movw	r1, #335	; 0x14f
 8006f02:	4809      	ldr	r0, [pc, #36]	; (8006f28 <HAL_SPI_Init+0x200>)
 8006f04:	f7fa fee3 	bl	8001cce <assert_failed>
 8006f08:	e03b      	b.n	8006f82 <HAL_SPI_Init+0x25a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	61da      	str	r2, [r3, #28]
 8006f10:	e037      	b.n	8006f82 <HAL_SPI_Init+0x25a>
 8006f12:	bf00      	nop
 8006f14:	40013000 	.word	0x40013000
 8006f18:	40003800 	.word	0x40003800
 8006f1c:	40003c00 	.word	0x40003c00
 8006f20:	40013400 	.word	0x40013400
 8006f24:	40015000 	.word	0x40015000
 8006f28:	080115e8 	.word	0x080115e8
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	69db      	ldr	r3, [r3, #28]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d020      	beq.n	8006f76 <HAL_SPI_Init+0x24e>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	69db      	ldr	r3, [r3, #28]
 8006f38:	2b08      	cmp	r3, #8
 8006f3a:	d01c      	beq.n	8006f76 <HAL_SPI_Init+0x24e>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	69db      	ldr	r3, [r3, #28]
 8006f40:	2b10      	cmp	r3, #16
 8006f42:	d018      	beq.n	8006f76 <HAL_SPI_Init+0x24e>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	69db      	ldr	r3, [r3, #28]
 8006f48:	2b18      	cmp	r3, #24
 8006f4a:	d014      	beq.n	8006f76 <HAL_SPI_Init+0x24e>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	69db      	ldr	r3, [r3, #28]
 8006f50:	2b20      	cmp	r3, #32
 8006f52:	d010      	beq.n	8006f76 <HAL_SPI_Init+0x24e>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	69db      	ldr	r3, [r3, #28]
 8006f58:	2b28      	cmp	r3, #40	; 0x28
 8006f5a:	d00c      	beq.n	8006f76 <HAL_SPI_Init+0x24e>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	69db      	ldr	r3, [r3, #28]
 8006f60:	2b30      	cmp	r3, #48	; 0x30
 8006f62:	d008      	beq.n	8006f76 <HAL_SPI_Init+0x24e>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	69db      	ldr	r3, [r3, #28]
 8006f68:	2b38      	cmp	r3, #56	; 0x38
 8006f6a:	d004      	beq.n	8006f76 <HAL_SPI_Init+0x24e>
 8006f6c:	f240 1159 	movw	r1, #345	; 0x159
 8006f70:	483a      	ldr	r0, [pc, #232]	; (800705c <HAL_SPI_Init+0x334>)
 8006f72:	f7fa feac 	bl	8001cce <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d106      	bne.n	8006fa2 <HAL_SPI_Init+0x27a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f7fa ff5d 	bl	8001e5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2202      	movs	r2, #2
 8006fa6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fb8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006fca:	431a      	orrs	r2, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006fd4:	431a      	orrs	r2, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	f003 0302 	and.w	r3, r3, #2
 8006fde:	431a      	orrs	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	695b      	ldr	r3, [r3, #20]
 8006fe4:	f003 0301 	and.w	r3, r3, #1
 8006fe8:	431a      	orrs	r2, r3
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	699b      	ldr	r3, [r3, #24]
 8006fee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ff2:	431a      	orrs	r2, r3
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	69db      	ldr	r3, [r3, #28]
 8006ff8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ffc:	431a      	orrs	r2, r3
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a1b      	ldr	r3, [r3, #32]
 8007002:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007006:	ea42 0103 	orr.w	r1, r2, r3
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800700e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	430a      	orrs	r2, r1
 8007018:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	699b      	ldr	r3, [r3, #24]
 800701e:	0c1b      	lsrs	r3, r3, #16
 8007020:	f003 0104 	and.w	r1, r3, #4
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007028:	f003 0210 	and.w	r2, r3, #16
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	430a      	orrs	r2, r1
 8007032:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	69da      	ldr	r2, [r3, #28]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007042:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2200      	movs	r2, #0
 8007048:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2201      	movs	r2, #1
 800704e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007052:	2300      	movs	r3, #0
}
 8007054:	4618      	mov	r0, r3
 8007056:	3708      	adds	r7, #8
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}
 800705c:	080115e8 	.word	0x080115e8

08007060 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b088      	sub	sp, #32
 8007064:	af00      	add	r7, sp, #0
 8007066:	60f8      	str	r0, [r7, #12]
 8007068:	60b9      	str	r1, [r7, #8]
 800706a:	603b      	str	r3, [r7, #0]
 800706c:	4613      	mov	r3, r2
 800706e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007070:	2300      	movs	r3, #0
 8007072:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d009      	beq.n	8007090 <HAL_SPI_Transmit+0x30>
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007084:	d004      	beq.n	8007090 <HAL_SPI_Transmit+0x30>
 8007086:	f44f 7142 	mov.w	r1, #776	; 0x308
 800708a:	4880      	ldr	r0, [pc, #512]	; (800728c <HAL_SPI_Transmit+0x22c>)
 800708c:	f7fa fe1f 	bl	8001cce <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007096:	2b01      	cmp	r3, #1
 8007098:	d101      	bne.n	800709e <HAL_SPI_Transmit+0x3e>
 800709a:	2302      	movs	r3, #2
 800709c:	e128      	b.n	80072f0 <HAL_SPI_Transmit+0x290>
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2201      	movs	r2, #1
 80070a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070a6:	f7fb fe7b 	bl	8002da0 <HAL_GetTick>
 80070aa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80070ac:	88fb      	ldrh	r3, [r7, #6]
 80070ae:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d002      	beq.n	80070c2 <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 80070bc:	2302      	movs	r3, #2
 80070be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070c0:	e10d      	b.n	80072de <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d002      	beq.n	80070ce <HAL_SPI_Transmit+0x6e>
 80070c8:	88fb      	ldrh	r3, [r7, #6]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d102      	bne.n	80070d4 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 80070ce:	2301      	movs	r3, #1
 80070d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070d2:	e104      	b.n	80072de <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2203      	movs	r2, #3
 80070d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	68ba      	ldr	r2, [r7, #8]
 80070e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	88fa      	ldrh	r2, [r7, #6]
 80070ec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	88fa      	ldrh	r2, [r7, #6]
 80070f2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2200      	movs	r2, #0
 80070fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2200      	movs	r2, #0
 8007104:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2200      	movs	r2, #0
 800710a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2200      	movs	r2, #0
 8007110:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800711a:	d10f      	bne.n	800713c <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800712a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800713a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007146:	2b40      	cmp	r3, #64	; 0x40
 8007148:	d007      	beq.n	800715a <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007158:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	68db      	ldr	r3, [r3, #12]
 800715e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007162:	d14b      	bne.n	80071fc <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d002      	beq.n	8007172 <HAL_SPI_Transmit+0x112>
 800716c:	8afb      	ldrh	r3, [r7, #22]
 800716e:	2b01      	cmp	r3, #1
 8007170:	d13e      	bne.n	80071f0 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007176:	881a      	ldrh	r2, [r3, #0]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007182:	1c9a      	adds	r2, r3, #2
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800718c:	b29b      	uxth	r3, r3
 800718e:	3b01      	subs	r3, #1
 8007190:	b29a      	uxth	r2, r3
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007196:	e02b      	b.n	80071f0 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	f003 0302 	and.w	r3, r3, #2
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d112      	bne.n	80071cc <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071aa:	881a      	ldrh	r2, [r3, #0]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b6:	1c9a      	adds	r2, r3, #2
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	3b01      	subs	r3, #1
 80071c4:	b29a      	uxth	r2, r3
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	86da      	strh	r2, [r3, #54]	; 0x36
 80071ca:	e011      	b.n	80071f0 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071cc:	f7fb fde8 	bl	8002da0 <HAL_GetTick>
 80071d0:	4602      	mov	r2, r0
 80071d2:	69bb      	ldr	r3, [r7, #24]
 80071d4:	1ad3      	subs	r3, r2, r3
 80071d6:	683a      	ldr	r2, [r7, #0]
 80071d8:	429a      	cmp	r2, r3
 80071da:	d803      	bhi.n	80071e4 <HAL_SPI_Transmit+0x184>
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e2:	d102      	bne.n	80071ea <HAL_SPI_Transmit+0x18a>
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d102      	bne.n	80071f0 <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 80071ea:	2303      	movs	r3, #3
 80071ec:	77fb      	strb	r3, [r7, #31]
          goto error;
 80071ee:	e076      	b.n	80072de <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1ce      	bne.n	8007198 <HAL_SPI_Transmit+0x138>
 80071fa:	e04e      	b.n	800729a <HAL_SPI_Transmit+0x23a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d002      	beq.n	800720a <HAL_SPI_Transmit+0x1aa>
 8007204:	8afb      	ldrh	r3, [r7, #22]
 8007206:	2b01      	cmp	r3, #1
 8007208:	d142      	bne.n	8007290 <HAL_SPI_Transmit+0x230>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	330c      	adds	r3, #12
 8007214:	7812      	ldrb	r2, [r2, #0]
 8007216:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800721c:	1c5a      	adds	r2, r3, #1
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007226:	b29b      	uxth	r3, r3
 8007228:	3b01      	subs	r3, #1
 800722a:	b29a      	uxth	r2, r3
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007230:	e02e      	b.n	8007290 <HAL_SPI_Transmit+0x230>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b02      	cmp	r3, #2
 800723e:	d113      	bne.n	8007268 <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	330c      	adds	r3, #12
 800724a:	7812      	ldrb	r2, [r2, #0]
 800724c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007252:	1c5a      	adds	r2, r3, #1
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800725c:	b29b      	uxth	r3, r3
 800725e:	3b01      	subs	r3, #1
 8007260:	b29a      	uxth	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	86da      	strh	r2, [r3, #54]	; 0x36
 8007266:	e013      	b.n	8007290 <HAL_SPI_Transmit+0x230>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007268:	f7fb fd9a 	bl	8002da0 <HAL_GetTick>
 800726c:	4602      	mov	r2, r0
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	683a      	ldr	r2, [r7, #0]
 8007274:	429a      	cmp	r2, r3
 8007276:	d803      	bhi.n	8007280 <HAL_SPI_Transmit+0x220>
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800727e:	d102      	bne.n	8007286 <HAL_SPI_Transmit+0x226>
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d104      	bne.n	8007290 <HAL_SPI_Transmit+0x230>
        {
          errorcode = HAL_TIMEOUT;
 8007286:	2303      	movs	r3, #3
 8007288:	77fb      	strb	r3, [r7, #31]
          goto error;
 800728a:	e028      	b.n	80072de <HAL_SPI_Transmit+0x27e>
 800728c:	080115e8 	.word	0x080115e8
    while (hspi->TxXferCount > 0U)
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007294:	b29b      	uxth	r3, r3
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1cb      	bne.n	8007232 <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800729a:	69ba      	ldr	r2, [r7, #24]
 800729c:	6839      	ldr	r1, [r7, #0]
 800729e:	68f8      	ldr	r0, [r7, #12]
 80072a0:	f000 f8b2 	bl	8007408 <SPI_EndRxTxTransaction>
 80072a4:	4603      	mov	r3, r0
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d002      	beq.n	80072b0 <HAL_SPI_Transmit+0x250>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2220      	movs	r2, #32
 80072ae:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10a      	bne.n	80072ce <HAL_SPI_Transmit+0x26e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072b8:	2300      	movs	r3, #0
 80072ba:	613b      	str	r3, [r7, #16]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	613b      	str	r3, [r7, #16]
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	689b      	ldr	r3, [r3, #8]
 80072ca:	613b      	str	r3, [r7, #16]
 80072cc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d002      	beq.n	80072dc <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	77fb      	strb	r3, [r7, #31]
 80072da:	e000      	b.n	80072de <HAL_SPI_Transmit+0x27e>
  }

error:
 80072dc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2201      	movs	r2, #1
 80072e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2200      	movs	r2, #0
 80072ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80072ee:	7ffb      	ldrb	r3, [r7, #31]
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3720      	adds	r7, #32
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b088      	sub	sp, #32
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	60b9      	str	r1, [r7, #8]
 8007302:	603b      	str	r3, [r7, #0]
 8007304:	4613      	mov	r3, r2
 8007306:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007308:	f7fb fd4a 	bl	8002da0 <HAL_GetTick>
 800730c:	4602      	mov	r2, r0
 800730e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007310:	1a9b      	subs	r3, r3, r2
 8007312:	683a      	ldr	r2, [r7, #0]
 8007314:	4413      	add	r3, r2
 8007316:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007318:	f7fb fd42 	bl	8002da0 <HAL_GetTick>
 800731c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800731e:	4b39      	ldr	r3, [pc, #228]	; (8007404 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	015b      	lsls	r3, r3, #5
 8007324:	0d1b      	lsrs	r3, r3, #20
 8007326:	69fa      	ldr	r2, [r7, #28]
 8007328:	fb02 f303 	mul.w	r3, r2, r3
 800732c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800732e:	e054      	b.n	80073da <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007336:	d050      	beq.n	80073da <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007338:	f7fb fd32 	bl	8002da0 <HAL_GetTick>
 800733c:	4602      	mov	r2, r0
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	1ad3      	subs	r3, r2, r3
 8007342:	69fa      	ldr	r2, [r7, #28]
 8007344:	429a      	cmp	r2, r3
 8007346:	d902      	bls.n	800734e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007348:	69fb      	ldr	r3, [r7, #28]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d13d      	bne.n	80073ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	685a      	ldr	r2, [r3, #4]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800735c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007366:	d111      	bne.n	800738c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007370:	d004      	beq.n	800737c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800737a:	d107      	bne.n	800738c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800738a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007390:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007394:	d10f      	bne.n	80073b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073a4:	601a      	str	r2, [r3, #0]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2201      	movs	r2, #1
 80073ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	e017      	b.n	80073fa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d101      	bne.n	80073d4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80073d0:	2300      	movs	r3, #0
 80073d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	3b01      	subs	r3, #1
 80073d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	689a      	ldr	r2, [r3, #8]
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	4013      	ands	r3, r2
 80073e4:	68ba      	ldr	r2, [r7, #8]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	bf0c      	ite	eq
 80073ea:	2301      	moveq	r3, #1
 80073ec:	2300      	movne	r3, #0
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	461a      	mov	r2, r3
 80073f2:	79fb      	ldrb	r3, [r7, #7]
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d19b      	bne.n	8007330 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80073f8:	2300      	movs	r3, #0
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3720      	adds	r7, #32
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}
 8007402:	bf00      	nop
 8007404:	2000008c 	.word	0x2000008c

08007408 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b088      	sub	sp, #32
 800740c:	af02      	add	r7, sp, #8
 800740e:	60f8      	str	r0, [r7, #12]
 8007410:	60b9      	str	r1, [r7, #8]
 8007412:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007414:	4b1b      	ldr	r3, [pc, #108]	; (8007484 <SPI_EndRxTxTransaction+0x7c>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a1b      	ldr	r2, [pc, #108]	; (8007488 <SPI_EndRxTxTransaction+0x80>)
 800741a:	fba2 2303 	umull	r2, r3, r2, r3
 800741e:	0d5b      	lsrs	r3, r3, #21
 8007420:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007424:	fb02 f303 	mul.w	r3, r2, r3
 8007428:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007432:	d112      	bne.n	800745a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	9300      	str	r3, [sp, #0]
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	2200      	movs	r2, #0
 800743c:	2180      	movs	r1, #128	; 0x80
 800743e:	68f8      	ldr	r0, [r7, #12]
 8007440:	f7ff ff5a 	bl	80072f8 <SPI_WaitFlagStateUntilTimeout>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d016      	beq.n	8007478 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800744e:	f043 0220 	orr.w	r2, r3, #32
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007456:	2303      	movs	r3, #3
 8007458:	e00f      	b.n	800747a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00a      	beq.n	8007476 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	3b01      	subs	r3, #1
 8007464:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007470:	2b80      	cmp	r3, #128	; 0x80
 8007472:	d0f2      	beq.n	800745a <SPI_EndRxTxTransaction+0x52>
 8007474:	e000      	b.n	8007478 <SPI_EndRxTxTransaction+0x70>
        break;
 8007476:	bf00      	nop
  }

  return HAL_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3718      	adds	r7, #24
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	2000008c 	.word	0x2000008c
 8007488:	165e9f81 	.word	0x165e9f81

0800748c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d101      	bne.n	800749e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	e0a7      	b.n	80075ee <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a55      	ldr	r2, [pc, #340]	; (80075f8 <HAL_TIM_Base_Init+0x16c>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d027      	beq.n	80074f8 <HAL_TIM_Base_Init+0x6c>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074b0:	d022      	beq.n	80074f8 <HAL_TIM_Base_Init+0x6c>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a51      	ldr	r2, [pc, #324]	; (80075fc <HAL_TIM_Base_Init+0x170>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d01d      	beq.n	80074f8 <HAL_TIM_Base_Init+0x6c>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a4f      	ldr	r2, [pc, #316]	; (8007600 <HAL_TIM_Base_Init+0x174>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d018      	beq.n	80074f8 <HAL_TIM_Base_Init+0x6c>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a4e      	ldr	r2, [pc, #312]	; (8007604 <HAL_TIM_Base_Init+0x178>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d013      	beq.n	80074f8 <HAL_TIM_Base_Init+0x6c>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a4c      	ldr	r2, [pc, #304]	; (8007608 <HAL_TIM_Base_Init+0x17c>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d00e      	beq.n	80074f8 <HAL_TIM_Base_Init+0x6c>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a4b      	ldr	r2, [pc, #300]	; (800760c <HAL_TIM_Base_Init+0x180>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d009      	beq.n	80074f8 <HAL_TIM_Base_Init+0x6c>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a49      	ldr	r2, [pc, #292]	; (8007610 <HAL_TIM_Base_Init+0x184>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d004      	beq.n	80074f8 <HAL_TIM_Base_Init+0x6c>
 80074ee:	f240 1113 	movw	r1, #275	; 0x113
 80074f2:	4848      	ldr	r0, [pc, #288]	; (8007614 <HAL_TIM_Base_Init+0x188>)
 80074f4:	f7fa fbeb 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d014      	beq.n	800752a <HAL_TIM_Base_Init+0x9e>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	2b10      	cmp	r3, #16
 8007506:	d010      	beq.n	800752a <HAL_TIM_Base_Init+0x9e>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	2b20      	cmp	r3, #32
 800750e:	d00c      	beq.n	800752a <HAL_TIM_Base_Init+0x9e>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	2b40      	cmp	r3, #64	; 0x40
 8007516:	d008      	beq.n	800752a <HAL_TIM_Base_Init+0x9e>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	2b60      	cmp	r3, #96	; 0x60
 800751e:	d004      	beq.n	800752a <HAL_TIM_Base_Init+0x9e>
 8007520:	f44f 718a 	mov.w	r1, #276	; 0x114
 8007524:	483b      	ldr	r0, [pc, #236]	; (8007614 <HAL_TIM_Base_Init+0x188>)
 8007526:	f7fa fbd2 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	691b      	ldr	r3, [r3, #16]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d00e      	beq.n	8007550 <HAL_TIM_Base_Init+0xc4>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	691b      	ldr	r3, [r3, #16]
 8007536:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800753a:	d009      	beq.n	8007550 <HAL_TIM_Base_Init+0xc4>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007544:	d004      	beq.n	8007550 <HAL_TIM_Base_Init+0xc4>
 8007546:	f240 1115 	movw	r1, #277	; 0x115
 800754a:	4832      	ldr	r0, [pc, #200]	; (8007614 <HAL_TIM_Base_Init+0x188>)
 800754c:	f7fa fbbf 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	699b      	ldr	r3, [r3, #24]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d008      	beq.n	800756a <HAL_TIM_Base_Init+0xde>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	699b      	ldr	r3, [r3, #24]
 800755c:	2b80      	cmp	r3, #128	; 0x80
 800755e:	d004      	beq.n	800756a <HAL_TIM_Base_Init+0xde>
 8007560:	f44f 718b 	mov.w	r1, #278	; 0x116
 8007564:	482b      	ldr	r0, [pc, #172]	; (8007614 <HAL_TIM_Base_Init+0x188>)
 8007566:	f7fa fbb2 	bl	8001cce <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007570:	b2db      	uxtb	r3, r3
 8007572:	2b00      	cmp	r3, #0
 8007574:	d106      	bne.n	8007584 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f7fb fa0e 	bl	80029a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2202      	movs	r2, #2
 8007588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	3304      	adds	r3, #4
 8007594:	4619      	mov	r1, r3
 8007596:	4610      	mov	r0, r2
 8007598:	f001 fa32 	bl	8008a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2201      	movs	r2, #1
 80075a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2201      	movs	r2, #1
 80075d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80075ec:	2300      	movs	r3, #0
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3708      	adds	r7, #8
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop
 80075f8:	40010000 	.word	0x40010000
 80075fc:	40000400 	.word	0x40000400
 8007600:	40000800 	.word	0x40000800
 8007604:	40000c00 	.word	0x40000c00
 8007608:	40014000 	.word	0x40014000
 800760c:	40014400 	.word	0x40014400
 8007610:	40014800 	.word	0x40014800
 8007614:	08011620 	.word	0x08011620

08007618 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a3d      	ldr	r2, [pc, #244]	; (800771c <HAL_TIM_Base_Start_IT+0x104>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d027      	beq.n	800767a <HAL_TIM_Base_Start_IT+0x62>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007632:	d022      	beq.n	800767a <HAL_TIM_Base_Start_IT+0x62>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a39      	ldr	r2, [pc, #228]	; (8007720 <HAL_TIM_Base_Start_IT+0x108>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d01d      	beq.n	800767a <HAL_TIM_Base_Start_IT+0x62>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a38      	ldr	r2, [pc, #224]	; (8007724 <HAL_TIM_Base_Start_IT+0x10c>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d018      	beq.n	800767a <HAL_TIM_Base_Start_IT+0x62>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a36      	ldr	r2, [pc, #216]	; (8007728 <HAL_TIM_Base_Start_IT+0x110>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d013      	beq.n	800767a <HAL_TIM_Base_Start_IT+0x62>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a35      	ldr	r2, [pc, #212]	; (800772c <HAL_TIM_Base_Start_IT+0x114>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d00e      	beq.n	800767a <HAL_TIM_Base_Start_IT+0x62>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a33      	ldr	r2, [pc, #204]	; (8007730 <HAL_TIM_Base_Start_IT+0x118>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d009      	beq.n	800767a <HAL_TIM_Base_Start_IT+0x62>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a32      	ldr	r2, [pc, #200]	; (8007734 <HAL_TIM_Base_Start_IT+0x11c>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d004      	beq.n	800767a <HAL_TIM_Base_Start_IT+0x62>
 8007670:	f240 11cf 	movw	r1, #463	; 0x1cf
 8007674:	4830      	ldr	r0, [pc, #192]	; (8007738 <HAL_TIM_Base_Start_IT+0x120>)
 8007676:	f7fa fb2a 	bl	8001cce <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007680:	b2db      	uxtb	r3, r3
 8007682:	2b01      	cmp	r3, #1
 8007684:	d001      	beq.n	800768a <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 8007686:	2301      	movs	r3, #1
 8007688:	e044      	b.n	8007714 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2202      	movs	r2, #2
 800768e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	68da      	ldr	r2, [r3, #12]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f042 0201 	orr.w	r2, r2, #1
 80076a0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a1d      	ldr	r2, [pc, #116]	; (800771c <HAL_TIM_Base_Start_IT+0x104>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d018      	beq.n	80076de <HAL_TIM_Base_Start_IT+0xc6>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076b4:	d013      	beq.n	80076de <HAL_TIM_Base_Start_IT+0xc6>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a19      	ldr	r2, [pc, #100]	; (8007720 <HAL_TIM_Base_Start_IT+0x108>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d00e      	beq.n	80076de <HAL_TIM_Base_Start_IT+0xc6>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a17      	ldr	r2, [pc, #92]	; (8007724 <HAL_TIM_Base_Start_IT+0x10c>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d009      	beq.n	80076de <HAL_TIM_Base_Start_IT+0xc6>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a16      	ldr	r2, [pc, #88]	; (8007728 <HAL_TIM_Base_Start_IT+0x110>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d004      	beq.n	80076de <HAL_TIM_Base_Start_IT+0xc6>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a14      	ldr	r2, [pc, #80]	; (800772c <HAL_TIM_Base_Start_IT+0x114>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d111      	bne.n	8007702 <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	f003 0307 	and.w	r3, r3, #7
 80076e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2b06      	cmp	r3, #6
 80076ee:	d010      	beq.n	8007712 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f042 0201 	orr.w	r2, r2, #1
 80076fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007700:	e007      	b.n	8007712 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f042 0201 	orr.w	r2, r2, #1
 8007710:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007712:	2300      	movs	r3, #0
}
 8007714:	4618      	mov	r0, r3
 8007716:	3710      	adds	r7, #16
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}
 800771c:	40010000 	.word	0x40010000
 8007720:	40000400 	.word	0x40000400
 8007724:	40000800 	.word	0x40000800
 8007728:	40000c00 	.word	0x40000c00
 800772c:	40014000 	.word	0x40014000
 8007730:	40014400 	.word	0x40014400
 8007734:	40014800 	.word	0x40014800
 8007738:	08011620 	.word	0x08011620

0800773c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d101      	bne.n	800774e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800774a:	2301      	movs	r3, #1
 800774c:	e0a7      	b.n	800789e <HAL_TIM_PWM_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a55      	ldr	r2, [pc, #340]	; (80078a8 <HAL_TIM_PWM_Init+0x16c>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d027      	beq.n	80077a8 <HAL_TIM_PWM_Init+0x6c>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007760:	d022      	beq.n	80077a8 <HAL_TIM_PWM_Init+0x6c>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a51      	ldr	r2, [pc, #324]	; (80078ac <HAL_TIM_PWM_Init+0x170>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d01d      	beq.n	80077a8 <HAL_TIM_PWM_Init+0x6c>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a4f      	ldr	r2, [pc, #316]	; (80078b0 <HAL_TIM_PWM_Init+0x174>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d018      	beq.n	80077a8 <HAL_TIM_PWM_Init+0x6c>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a4e      	ldr	r2, [pc, #312]	; (80078b4 <HAL_TIM_PWM_Init+0x178>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d013      	beq.n	80077a8 <HAL_TIM_PWM_Init+0x6c>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a4c      	ldr	r2, [pc, #304]	; (80078b8 <HAL_TIM_PWM_Init+0x17c>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d00e      	beq.n	80077a8 <HAL_TIM_PWM_Init+0x6c>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a4b      	ldr	r2, [pc, #300]	; (80078bc <HAL_TIM_PWM_Init+0x180>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d009      	beq.n	80077a8 <HAL_TIM_PWM_Init+0x6c>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a49      	ldr	r2, [pc, #292]	; (80078c0 <HAL_TIM_PWM_Init+0x184>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d004      	beq.n	80077a8 <HAL_TIM_PWM_Init+0x6c>
 800779e:	f240 5129 	movw	r1, #1321	; 0x529
 80077a2:	4848      	ldr	r0, [pc, #288]	; (80078c4 <HAL_TIM_PWM_Init+0x188>)
 80077a4:	f7fa fa93 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d014      	beq.n	80077da <HAL_TIM_PWM_Init+0x9e>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	2b10      	cmp	r3, #16
 80077b6:	d010      	beq.n	80077da <HAL_TIM_PWM_Init+0x9e>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	2b20      	cmp	r3, #32
 80077be:	d00c      	beq.n	80077da <HAL_TIM_PWM_Init+0x9e>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	2b40      	cmp	r3, #64	; 0x40
 80077c6:	d008      	beq.n	80077da <HAL_TIM_PWM_Init+0x9e>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	2b60      	cmp	r3, #96	; 0x60
 80077ce:	d004      	beq.n	80077da <HAL_TIM_PWM_Init+0x9e>
 80077d0:	f240 512a 	movw	r1, #1322	; 0x52a
 80077d4:	483b      	ldr	r0, [pc, #236]	; (80078c4 <HAL_TIM_PWM_Init+0x188>)
 80077d6:	f7fa fa7a 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	691b      	ldr	r3, [r3, #16]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d00e      	beq.n	8007800 <HAL_TIM_PWM_Init+0xc4>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077ea:	d009      	beq.n	8007800 <HAL_TIM_PWM_Init+0xc4>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	691b      	ldr	r3, [r3, #16]
 80077f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077f4:	d004      	beq.n	8007800 <HAL_TIM_PWM_Init+0xc4>
 80077f6:	f240 512b 	movw	r1, #1323	; 0x52b
 80077fa:	4832      	ldr	r0, [pc, #200]	; (80078c4 <HAL_TIM_PWM_Init+0x188>)
 80077fc:	f7fa fa67 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	699b      	ldr	r3, [r3, #24]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d008      	beq.n	800781a <HAL_TIM_PWM_Init+0xde>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	699b      	ldr	r3, [r3, #24]
 800780c:	2b80      	cmp	r3, #128	; 0x80
 800780e:	d004      	beq.n	800781a <HAL_TIM_PWM_Init+0xde>
 8007810:	f240 512c 	movw	r1, #1324	; 0x52c
 8007814:	482b      	ldr	r0, [pc, #172]	; (80078c4 <HAL_TIM_PWM_Init+0x188>)
 8007816:	f7fa fa5a 	bl	8001cce <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007820:	b2db      	uxtb	r3, r3
 8007822:	2b00      	cmp	r3, #0
 8007824:	d106      	bne.n	8007834 <HAL_TIM_PWM_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 f84a 	bl	80078c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2202      	movs	r2, #2
 8007838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	3304      	adds	r3, #4
 8007844:	4619      	mov	r1, r3
 8007846:	4610      	mov	r0, r2
 8007848:	f001 f8da 	bl	8008a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2201      	movs	r2, #1
 8007850:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800789c:	2300      	movs	r3, #0
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3708      	adds	r7, #8
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	bf00      	nop
 80078a8:	40010000 	.word	0x40010000
 80078ac:	40000400 	.word	0x40000400
 80078b0:	40000800 	.word	0x40000800
 80078b4:	40000c00 	.word	0x40000c00
 80078b8:	40014000 	.word	0x40014000
 80078bc:	40014400 	.word	0x40014400
 80078c0:	40014800 	.word	0x40014800
 80078c4:	08011620 	.word	0x08011620

080078c8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80078d0:	bf00      	nop
 80078d2:	370c      	adds	r7, #12
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr

080078dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b086      	sub	sp, #24
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d101      	bne.n	80078f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	e18a      	b.n	8007c06 <HAL_TIM_Encoder_Init+0x32a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a78      	ldr	r2, [pc, #480]	; (8007ad8 <HAL_TIM_Encoder_Init+0x1fc>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d01d      	beq.n	8007936 <HAL_TIM_Encoder_Init+0x5a>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007902:	d018      	beq.n	8007936 <HAL_TIM_Encoder_Init+0x5a>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a74      	ldr	r2, [pc, #464]	; (8007adc <HAL_TIM_Encoder_Init+0x200>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d013      	beq.n	8007936 <HAL_TIM_Encoder_Init+0x5a>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a73      	ldr	r2, [pc, #460]	; (8007ae0 <HAL_TIM_Encoder_Init+0x204>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d00e      	beq.n	8007936 <HAL_TIM_Encoder_Init+0x5a>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a71      	ldr	r2, [pc, #452]	; (8007ae4 <HAL_TIM_Encoder_Init+0x208>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d009      	beq.n	8007936 <HAL_TIM_Encoder_Init+0x5a>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a70      	ldr	r2, [pc, #448]	; (8007ae8 <HAL_TIM_Encoder_Init+0x20c>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d004      	beq.n	8007936 <HAL_TIM_Encoder_Init+0x5a>
 800792c:	f640 31d1 	movw	r1, #3025	; 0xbd1
 8007930:	486e      	ldr	r0, [pc, #440]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 8007932:	f7fa f9cc 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d014      	beq.n	8007968 <HAL_TIM_Encoder_Init+0x8c>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	2b10      	cmp	r3, #16
 8007944:	d010      	beq.n	8007968 <HAL_TIM_Encoder_Init+0x8c>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	2b20      	cmp	r3, #32
 800794c:	d00c      	beq.n	8007968 <HAL_TIM_Encoder_Init+0x8c>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	2b40      	cmp	r3, #64	; 0x40
 8007954:	d008      	beq.n	8007968 <HAL_TIM_Encoder_Init+0x8c>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	2b60      	cmp	r3, #96	; 0x60
 800795c:	d004      	beq.n	8007968 <HAL_TIM_Encoder_Init+0x8c>
 800795e:	f640 31d2 	movw	r1, #3026	; 0xbd2
 8007962:	4862      	ldr	r0, [pc, #392]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 8007964:	f7fa f9b3 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	691b      	ldr	r3, [r3, #16]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d00e      	beq.n	800798e <HAL_TIM_Encoder_Init+0xb2>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	691b      	ldr	r3, [r3, #16]
 8007974:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007978:	d009      	beq.n	800798e <HAL_TIM_Encoder_Init+0xb2>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	691b      	ldr	r3, [r3, #16]
 800797e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007982:	d004      	beq.n	800798e <HAL_TIM_Encoder_Init+0xb2>
 8007984:	f640 31d3 	movw	r1, #3027	; 0xbd3
 8007988:	4858      	ldr	r0, [pc, #352]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 800798a:	f7fa f9a0 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	699b      	ldr	r3, [r3, #24]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d008      	beq.n	80079a8 <HAL_TIM_Encoder_Init+0xcc>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	699b      	ldr	r3, [r3, #24]
 800799a:	2b80      	cmp	r3, #128	; 0x80
 800799c:	d004      	beq.n	80079a8 <HAL_TIM_Encoder_Init+0xcc>
 800799e:	f640 31d4 	movw	r1, #3028	; 0xbd4
 80079a2:	4852      	ldr	r0, [pc, #328]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 80079a4:	f7fa f993 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	d00c      	beq.n	80079ca <HAL_TIM_Encoder_Init+0xee>
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	2b02      	cmp	r3, #2
 80079b6:	d008      	beq.n	80079ca <HAL_TIM_Encoder_Init+0xee>
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	2b03      	cmp	r3, #3
 80079be:	d004      	beq.n	80079ca <HAL_TIM_Encoder_Init+0xee>
 80079c0:	f640 31d5 	movw	r1, #3029	; 0xbd5
 80079c4:	4849      	ldr	r0, [pc, #292]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 80079c6:	f7fa f982 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d00c      	beq.n	80079ec <HAL_TIM_Encoder_Init+0x110>
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	2b02      	cmp	r3, #2
 80079d8:	d008      	beq.n	80079ec <HAL_TIM_Encoder_Init+0x110>
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	2b03      	cmp	r3, #3
 80079e0:	d004      	beq.n	80079ec <HAL_TIM_Encoder_Init+0x110>
 80079e2:	f640 31d6 	movw	r1, #3030	; 0xbd6
 80079e6:	4841      	ldr	r0, [pc, #260]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 80079e8:	f7fa f971 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	699b      	ldr	r3, [r3, #24]
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d00c      	beq.n	8007a0e <HAL_TIM_Encoder_Init+0x132>
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	699b      	ldr	r3, [r3, #24]
 80079f8:	2b02      	cmp	r3, #2
 80079fa:	d008      	beq.n	8007a0e <HAL_TIM_Encoder_Init+0x132>
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	699b      	ldr	r3, [r3, #24]
 8007a00:	2b03      	cmp	r3, #3
 8007a02:	d004      	beq.n	8007a0e <HAL_TIM_Encoder_Init+0x132>
 8007a04:	f640 31d7 	movw	r1, #3031	; 0xbd7
 8007a08:	4838      	ldr	r0, [pc, #224]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 8007a0a:	f7fa f960 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d008      	beq.n	8007a28 <HAL_TIM_Encoder_Init+0x14c>
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	2b02      	cmp	r3, #2
 8007a1c:	d004      	beq.n	8007a28 <HAL_TIM_Encoder_Init+0x14c>
 8007a1e:	f640 31d8 	movw	r1, #3032	; 0xbd8
 8007a22:	4832      	ldr	r0, [pc, #200]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 8007a24:	f7fa f953 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	695b      	ldr	r3, [r3, #20]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d008      	beq.n	8007a42 <HAL_TIM_Encoder_Init+0x166>
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	695b      	ldr	r3, [r3, #20]
 8007a34:	2b02      	cmp	r3, #2
 8007a36:	d004      	beq.n	8007a42 <HAL_TIM_Encoder_Init+0x166>
 8007a38:	f640 31d9 	movw	r1, #3033	; 0xbd9
 8007a3c:	482b      	ldr	r0, [pc, #172]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 8007a3e:	f7fa f946 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	68db      	ldr	r3, [r3, #12]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d010      	beq.n	8007a6c <HAL_TIM_Encoder_Init+0x190>
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	68db      	ldr	r3, [r3, #12]
 8007a4e:	2b04      	cmp	r3, #4
 8007a50:	d00c      	beq.n	8007a6c <HAL_TIM_Encoder_Init+0x190>
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	68db      	ldr	r3, [r3, #12]
 8007a56:	2b08      	cmp	r3, #8
 8007a58:	d008      	beq.n	8007a6c <HAL_TIM_Encoder_Init+0x190>
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	2b0c      	cmp	r3, #12
 8007a60:	d004      	beq.n	8007a6c <HAL_TIM_Encoder_Init+0x190>
 8007a62:	f640 31da 	movw	r1, #3034	; 0xbda
 8007a66:	4821      	ldr	r0, [pc, #132]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 8007a68:	f7fa f931 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	69db      	ldr	r3, [r3, #28]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d010      	beq.n	8007a96 <HAL_TIM_Encoder_Init+0x1ba>
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	69db      	ldr	r3, [r3, #28]
 8007a78:	2b04      	cmp	r3, #4
 8007a7a:	d00c      	beq.n	8007a96 <HAL_TIM_Encoder_Init+0x1ba>
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	69db      	ldr	r3, [r3, #28]
 8007a80:	2b08      	cmp	r3, #8
 8007a82:	d008      	beq.n	8007a96 <HAL_TIM_Encoder_Init+0x1ba>
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	69db      	ldr	r3, [r3, #28]
 8007a88:	2b0c      	cmp	r3, #12
 8007a8a:	d004      	beq.n	8007a96 <HAL_TIM_Encoder_Init+0x1ba>
 8007a8c:	f640 31db 	movw	r1, #3035	; 0xbdb
 8007a90:	4816      	ldr	r0, [pc, #88]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 8007a92:	f7fa f91c 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	691b      	ldr	r3, [r3, #16]
 8007a9a:	2b0f      	cmp	r3, #15
 8007a9c:	d904      	bls.n	8007aa8 <HAL_TIM_Encoder_Init+0x1cc>
 8007a9e:	f640 31dc 	movw	r1, #3036	; 0xbdc
 8007aa2:	4812      	ldr	r0, [pc, #72]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 8007aa4:	f7fa f913 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	6a1b      	ldr	r3, [r3, #32]
 8007aac:	2b0f      	cmp	r3, #15
 8007aae:	d904      	bls.n	8007aba <HAL_TIM_Encoder_Init+0x1de>
 8007ab0:	f640 31dd 	movw	r1, #3037	; 0xbdd
 8007ab4:	480d      	ldr	r0, [pc, #52]	; (8007aec <HAL_TIM_Encoder_Init+0x210>)
 8007ab6:	f7fa f90a 	bl	8001cce <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d114      	bne.n	8007af0 <HAL_TIM_Encoder_Init+0x214>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f7fa ffda 	bl	8002a88 <HAL_TIM_Encoder_MspInit>
 8007ad4:	e00c      	b.n	8007af0 <HAL_TIM_Encoder_Init+0x214>
 8007ad6:	bf00      	nop
 8007ad8:	40010000 	.word	0x40010000
 8007adc:	40000400 	.word	0x40000400
 8007ae0:	40000800 	.word	0x40000800
 8007ae4:	40000c00 	.word	0x40000c00
 8007ae8:	40014000 	.word	0x40014000
 8007aec:	08011620 	.word	0x08011620
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2202      	movs	r2, #2
 8007af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	6812      	ldr	r2, [r2, #0]
 8007b02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b06:	f023 0307 	bic.w	r3, r3, #7
 8007b0a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681a      	ldr	r2, [r3, #0]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	3304      	adds	r3, #4
 8007b14:	4619      	mov	r1, r3
 8007b16:	4610      	mov	r0, r2
 8007b18:	f000 ff72 	bl	8008a00 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	699b      	ldr	r3, [r3, #24]
 8007b2a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	6a1b      	ldr	r3, [r3, #32]
 8007b32:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	697a      	ldr	r2, [r7, #20]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007b3e:	693b      	ldr	r3, [r7, #16]
 8007b40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b44:	f023 0303 	bic.w	r3, r3, #3
 8007b48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	689a      	ldr	r2, [r3, #8]
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	699b      	ldr	r3, [r3, #24]
 8007b52:	021b      	lsls	r3, r3, #8
 8007b54:	4313      	orrs	r3, r2
 8007b56:	693a      	ldr	r2, [r7, #16]
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007b62:	f023 030c 	bic.w	r3, r3, #12
 8007b66:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	68da      	ldr	r2, [r3, #12]
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	69db      	ldr	r3, [r3, #28]
 8007b7c:	021b      	lsls	r3, r3, #8
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	693a      	ldr	r2, [r7, #16]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	011a      	lsls	r2, r3, #4
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	6a1b      	ldr	r3, [r3, #32]
 8007b90:	031b      	lsls	r3, r3, #12
 8007b92:	4313      	orrs	r3, r2
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007ba0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007ba8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	685a      	ldr	r2, [r3, #4]
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	695b      	ldr	r3, [r3, #20]
 8007bb2:	011b      	lsls	r3, r3, #4
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	68fa      	ldr	r2, [r7, #12]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	697a      	ldr	r2, [r7, #20]
 8007bc2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	693a      	ldr	r2, [r7, #16]
 8007bca:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68fa      	ldr	r2, [r7, #12]
 8007bd2:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2201      	movs	r2, #1
 8007be8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3718      	adds	r7, #24
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop

08007c10 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
 8007c18:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c20:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007c28:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007c30:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007c38:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a4d      	ldr	r2, [pc, #308]	; (8007d74 <HAL_TIM_Encoder_Start+0x164>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d01d      	beq.n	8007c80 <HAL_TIM_Encoder_Start+0x70>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c4c:	d018      	beq.n	8007c80 <HAL_TIM_Encoder_Start+0x70>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a49      	ldr	r2, [pc, #292]	; (8007d78 <HAL_TIM_Encoder_Start+0x168>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d013      	beq.n	8007c80 <HAL_TIM_Encoder_Start+0x70>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a47      	ldr	r2, [pc, #284]	; (8007d7c <HAL_TIM_Encoder_Start+0x16c>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d00e      	beq.n	8007c80 <HAL_TIM_Encoder_Start+0x70>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a46      	ldr	r2, [pc, #280]	; (8007d80 <HAL_TIM_Encoder_Start+0x170>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d009      	beq.n	8007c80 <HAL_TIM_Encoder_Start+0x70>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a44      	ldr	r2, [pc, #272]	; (8007d84 <HAL_TIM_Encoder_Start+0x174>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d004      	beq.n	8007c80 <HAL_TIM_Encoder_Start+0x70>
 8007c76:	f640 418e 	movw	r1, #3214	; 0xc8e
 8007c7a:	4843      	ldr	r0, [pc, #268]	; (8007d88 <HAL_TIM_Encoder_Start+0x178>)
 8007c7c:	f7fa f827 	bl	8001cce <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d110      	bne.n	8007ca8 <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007c86:	7bfb      	ldrb	r3, [r7, #15]
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d102      	bne.n	8007c92 <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007c8c:	7b7b      	ldrb	r3, [r7, #13]
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d001      	beq.n	8007c96 <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	e069      	b.n	8007d6a <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2202      	movs	r2, #2
 8007c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2202      	movs	r2, #2
 8007ca2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007ca6:	e031      	b.n	8007d0c <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	2b04      	cmp	r3, #4
 8007cac:	d110      	bne.n	8007cd0 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007cae:	7bbb      	ldrb	r3, [r7, #14]
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d102      	bne.n	8007cba <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007cb4:	7b3b      	ldrb	r3, [r7, #12]
 8007cb6:	2b01      	cmp	r3, #1
 8007cb8:	d001      	beq.n	8007cbe <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e055      	b.n	8007d6a <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2202      	movs	r2, #2
 8007cc2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2202      	movs	r2, #2
 8007cca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007cce:	e01d      	b.n	8007d0c <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007cd0:	7bfb      	ldrb	r3, [r7, #15]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d108      	bne.n	8007ce8 <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007cd6:	7bbb      	ldrb	r3, [r7, #14]
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d105      	bne.n	8007ce8 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007cdc:	7b7b      	ldrb	r3, [r7, #13]
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d102      	bne.n	8007ce8 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007ce2:	7b3b      	ldrb	r3, [r7, #12]
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d001      	beq.n	8007cec <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e03e      	b.n	8007d6a <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2202      	movs	r2, #2
 8007cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2202      	movs	r2, #2
 8007d00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2202      	movs	r2, #2
 8007d08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d003      	beq.n	8007d1a <HAL_TIM_Encoder_Start+0x10a>
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	2b04      	cmp	r3, #4
 8007d16:	d008      	beq.n	8007d2a <HAL_TIM_Encoder_Start+0x11a>
 8007d18:	e00f      	b.n	8007d3a <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	2100      	movs	r1, #0
 8007d22:	4618      	mov	r0, r3
 8007d24:	f001 f99c 	bl	8009060 <TIM_CCxChannelCmd>
      break;
 8007d28:	e016      	b.n	8007d58 <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2201      	movs	r2, #1
 8007d30:	2104      	movs	r1, #4
 8007d32:	4618      	mov	r0, r3
 8007d34:	f001 f994 	bl	8009060 <TIM_CCxChannelCmd>
      break;
 8007d38:	e00e      	b.n	8007d58 <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	2100      	movs	r1, #0
 8007d42:	4618      	mov	r0, r3
 8007d44:	f001 f98c 	bl	8009060 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	2104      	movs	r1, #4
 8007d50:	4618      	mov	r0, r3
 8007d52:	f001 f985 	bl	8009060 <TIM_CCxChannelCmd>
      break;
 8007d56:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	681a      	ldr	r2, [r3, #0]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f042 0201 	orr.w	r2, r2, #1
 8007d66:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007d68:	2300      	movs	r3, #0
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3710      	adds	r7, #16
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	bf00      	nop
 8007d74:	40010000 	.word	0x40010000
 8007d78:	40000400 	.word	0x40000400
 8007d7c:	40000800 	.word	0x40000800
 8007d80:	40000c00 	.word	0x40000c00
 8007d84:	40014000 	.word	0x40014000
 8007d88:	08011620 	.word	0x08011620

08007d8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b082      	sub	sp, #8
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	f003 0302 	and.w	r3, r3, #2
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	d122      	bne.n	8007de8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	68db      	ldr	r3, [r3, #12]
 8007da8:	f003 0302 	and.w	r3, r3, #2
 8007dac:	2b02      	cmp	r3, #2
 8007dae:	d11b      	bne.n	8007de8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f06f 0202 	mvn.w	r2, #2
 8007db8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	699b      	ldr	r3, [r3, #24]
 8007dc6:	f003 0303 	and.w	r3, r3, #3
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d003      	beq.n	8007dd6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f000 fda4 	bl	800891c <HAL_TIM_IC_CaptureCallback>
 8007dd4:	e005      	b.n	8007de2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 fd96 	bl	8008908 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 fda7 	bl	8008930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	f003 0304 	and.w	r3, r3, #4
 8007df2:	2b04      	cmp	r3, #4
 8007df4:	d122      	bne.n	8007e3c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	68db      	ldr	r3, [r3, #12]
 8007dfc:	f003 0304 	and.w	r3, r3, #4
 8007e00:	2b04      	cmp	r3, #4
 8007e02:	d11b      	bne.n	8007e3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f06f 0204 	mvn.w	r2, #4
 8007e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2202      	movs	r2, #2
 8007e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	699b      	ldr	r3, [r3, #24]
 8007e1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d003      	beq.n	8007e2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 fd7a 	bl	800891c <HAL_TIM_IC_CaptureCallback>
 8007e28:	e005      	b.n	8007e36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f000 fd6c 	bl	8008908 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f000 fd7d 	bl	8008930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	691b      	ldr	r3, [r3, #16]
 8007e42:	f003 0308 	and.w	r3, r3, #8
 8007e46:	2b08      	cmp	r3, #8
 8007e48:	d122      	bne.n	8007e90 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	68db      	ldr	r3, [r3, #12]
 8007e50:	f003 0308 	and.w	r3, r3, #8
 8007e54:	2b08      	cmp	r3, #8
 8007e56:	d11b      	bne.n	8007e90 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f06f 0208 	mvn.w	r2, #8
 8007e60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2204      	movs	r2, #4
 8007e66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	69db      	ldr	r3, [r3, #28]
 8007e6e:	f003 0303 	and.w	r3, r3, #3
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d003      	beq.n	8007e7e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 fd50 	bl	800891c <HAL_TIM_IC_CaptureCallback>
 8007e7c:	e005      	b.n	8007e8a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f000 fd42 	bl	8008908 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 fd53 	bl	8008930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	691b      	ldr	r3, [r3, #16]
 8007e96:	f003 0310 	and.w	r3, r3, #16
 8007e9a:	2b10      	cmp	r3, #16
 8007e9c:	d122      	bne.n	8007ee4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	f003 0310 	and.w	r3, r3, #16
 8007ea8:	2b10      	cmp	r3, #16
 8007eaa:	d11b      	bne.n	8007ee4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f06f 0210 	mvn.w	r2, #16
 8007eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2208      	movs	r2, #8
 8007eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	69db      	ldr	r3, [r3, #28]
 8007ec2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d003      	beq.n	8007ed2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 fd26 	bl	800891c <HAL_TIM_IC_CaptureCallback>
 8007ed0:	e005      	b.n	8007ede <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 fd18 	bl	8008908 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 fd29 	bl	8008930 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	691b      	ldr	r3, [r3, #16]
 8007eea:	f003 0301 	and.w	r3, r3, #1
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d10e      	bne.n	8007f10 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	68db      	ldr	r3, [r3, #12]
 8007ef8:	f003 0301 	and.w	r3, r3, #1
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d107      	bne.n	8007f10 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f06f 0201 	mvn.w	r2, #1
 8007f08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f7f9 fec8 	bl	8001ca0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f1a:	2b80      	cmp	r3, #128	; 0x80
 8007f1c:	d10e      	bne.n	8007f3c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68db      	ldr	r3, [r3, #12]
 8007f24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f28:	2b80      	cmp	r3, #128	; 0x80
 8007f2a:	d107      	bne.n	8007f3c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f001 f9c6 	bl	80092c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f46:	2b40      	cmp	r3, #64	; 0x40
 8007f48:	d10e      	bne.n	8007f68 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f54:	2b40      	cmp	r3, #64	; 0x40
 8007f56:	d107      	bne.n	8007f68 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 fcee 	bl	8008944 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	691b      	ldr	r3, [r3, #16]
 8007f6e:	f003 0320 	and.w	r3, r3, #32
 8007f72:	2b20      	cmp	r3, #32
 8007f74:	d10e      	bne.n	8007f94 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	f003 0320 	and.w	r3, r3, #32
 8007f80:	2b20      	cmp	r3, #32
 8007f82:	d107      	bne.n	8007f94 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f06f 0220 	mvn.w	r2, #32
 8007f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f001 f990 	bl	80092b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f94:	bf00      	nop
 8007f96:	3708      	adds	r7, #8
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b086      	sub	sp, #24
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	60f8      	str	r0, [r7, #12]
 8007fa4:	60b9      	str	r1, [r7, #8]
 8007fa6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d010      	beq.n	8007fd4 <HAL_TIM_PWM_ConfigChannel+0x38>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2b04      	cmp	r3, #4
 8007fb6:	d00d      	beq.n	8007fd4 <HAL_TIM_PWM_ConfigChannel+0x38>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2b08      	cmp	r3, #8
 8007fbc:	d00a      	beq.n	8007fd4 <HAL_TIM_PWM_ConfigChannel+0x38>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2b0c      	cmp	r3, #12
 8007fc2:	d007      	beq.n	8007fd4 <HAL_TIM_PWM_ConfigChannel+0x38>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2b3c      	cmp	r3, #60	; 0x3c
 8007fc8:	d004      	beq.n	8007fd4 <HAL_TIM_PWM_ConfigChannel+0x38>
 8007fca:	f241 0177 	movw	r1, #4215	; 0x1077
 8007fce:	4893      	ldr	r0, [pc, #588]	; (800821c <HAL_TIM_PWM_ConfigChannel+0x280>)
 8007fd0:	f7f9 fe7d 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	2b60      	cmp	r3, #96	; 0x60
 8007fda:	d008      	beq.n	8007fee <HAL_TIM_PWM_ConfigChannel+0x52>
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	2b70      	cmp	r3, #112	; 0x70
 8007fe2:	d004      	beq.n	8007fee <HAL_TIM_PWM_ConfigChannel+0x52>
 8007fe4:	f241 0178 	movw	r1, #4216	; 0x1078
 8007fe8:	488c      	ldr	r0, [pc, #560]	; (800821c <HAL_TIM_PWM_ConfigChannel+0x280>)
 8007fea:	f7f9 fe70 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d008      	beq.n	8008008 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	2b02      	cmp	r3, #2
 8007ffc:	d004      	beq.n	8008008 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8007ffe:	f241 0179 	movw	r1, #4217	; 0x1079
 8008002:	4886      	ldr	r0, [pc, #536]	; (800821c <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008004:	f7f9 fe63 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	691b      	ldr	r3, [r3, #16]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d008      	beq.n	8008022 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	691b      	ldr	r3, [r3, #16]
 8008014:	2b04      	cmp	r3, #4
 8008016:	d004      	beq.n	8008022 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008018:	f241 017a 	movw	r1, #4218	; 0x107a
 800801c:	487f      	ldr	r0, [pc, #508]	; (800821c <HAL_TIM_PWM_ConfigChannel+0x280>)
 800801e:	f7f9 fe56 	bl	8001cce <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008028:	2b01      	cmp	r3, #1
 800802a:	d101      	bne.n	8008030 <HAL_TIM_PWM_ConfigChannel+0x94>
 800802c:	2302      	movs	r3, #2
 800802e:	e14c      	b.n	80082ca <HAL_TIM_PWM_ConfigChannel+0x32e>
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2201      	movs	r2, #1
 8008034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2b0c      	cmp	r3, #12
 800803c:	f200 813d 	bhi.w	80082ba <HAL_TIM_PWM_ConfigChannel+0x31e>
 8008040:	a201      	add	r2, pc, #4	; (adr r2, 8008048 <HAL_TIM_PWM_ConfigChannel+0xac>)
 8008042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008046:	bf00      	nop
 8008048:	0800807d 	.word	0x0800807d
 800804c:	080082bb 	.word	0x080082bb
 8008050:	080082bb 	.word	0x080082bb
 8008054:	080082bb 	.word	0x080082bb
 8008058:	08008117 	.word	0x08008117
 800805c:	080082bb 	.word	0x080082bb
 8008060:	080082bb 	.word	0x080082bb
 8008064:	080082bb 	.word	0x080082bb
 8008068:	0800819f 	.word	0x0800819f
 800806c:	080082bb 	.word	0x080082bb
 8008070:	080082bb 	.word	0x080082bb
 8008074:	080082bb 	.word	0x080082bb
 8008078:	0800823d 	.word	0x0800823d
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a67      	ldr	r2, [pc, #412]	; (8008220 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d027      	beq.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800808e:	d022      	beq.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a63      	ldr	r2, [pc, #396]	; (8008224 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d01d      	beq.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x13a>
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a62      	ldr	r2, [pc, #392]	; (8008228 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d018      	beq.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x13a>
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a60      	ldr	r2, [pc, #384]	; (800822c <HAL_TIM_PWM_ConfigChannel+0x290>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d013      	beq.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x13a>
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a5f      	ldr	r2, [pc, #380]	; (8008230 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d00e      	beq.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x13a>
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a5d      	ldr	r2, [pc, #372]	; (8008234 <HAL_TIM_PWM_ConfigChannel+0x298>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d009      	beq.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x13a>
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a5c      	ldr	r2, [pc, #368]	; (8008238 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d004      	beq.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x13a>
 80080cc:	f241 0184 	movw	r1, #4228	; 0x1084
 80080d0:	4852      	ldr	r0, [pc, #328]	; (800821c <HAL_TIM_PWM_ConfigChannel+0x280>)
 80080d2:	f7f9 fdfc 	bl	8001cce <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	68b9      	ldr	r1, [r7, #8]
 80080dc:	4618      	mov	r0, r3
 80080de:	f000 fd0f 	bl	8008b00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	699a      	ldr	r2, [r3, #24]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f042 0208 	orr.w	r2, r2, #8
 80080f0:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	699a      	ldr	r2, [r3, #24]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f022 0204 	bic.w	r2, r2, #4
 8008100:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	6999      	ldr	r1, [r3, #24]
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	691a      	ldr	r2, [r3, #16]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	430a      	orrs	r2, r1
 8008112:	619a      	str	r2, [r3, #24]
      break;
 8008114:	e0d4      	b.n	80082c0 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a41      	ldr	r2, [pc, #260]	; (8008220 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d01d      	beq.n	800815c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008128:	d018      	beq.n	800815c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a3d      	ldr	r2, [pc, #244]	; (8008224 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d013      	beq.n	800815c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a3b      	ldr	r2, [pc, #236]	; (8008228 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d00e      	beq.n	800815c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a3a      	ldr	r2, [pc, #232]	; (800822c <HAL_TIM_PWM_ConfigChannel+0x290>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d009      	beq.n	800815c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a38      	ldr	r2, [pc, #224]	; (8008230 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d004      	beq.n	800815c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008152:	f241 0195 	movw	r1, #4245	; 0x1095
 8008156:	4831      	ldr	r0, [pc, #196]	; (800821c <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008158:	f7f9 fdb9 	bl	8001cce <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68b9      	ldr	r1, [r7, #8]
 8008162:	4618      	mov	r0, r3
 8008164:	f000 fd5c 	bl	8008c20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	699a      	ldr	r2, [r3, #24]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008176:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	699a      	ldr	r2, [r3, #24]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008186:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	6999      	ldr	r1, [r3, #24]
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	691b      	ldr	r3, [r3, #16]
 8008192:	021a      	lsls	r2, r3, #8
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	430a      	orrs	r2, r1
 800819a:	619a      	str	r2, [r3, #24]
      break;
 800819c:	e090      	b.n	80082c0 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a1f      	ldr	r2, [pc, #124]	; (8008220 <HAL_TIM_PWM_ConfigChannel+0x284>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d018      	beq.n	80081da <HAL_TIM_PWM_ConfigChannel+0x23e>
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081b0:	d013      	beq.n	80081da <HAL_TIM_PWM_ConfigChannel+0x23e>
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a1b      	ldr	r2, [pc, #108]	; (8008224 <HAL_TIM_PWM_ConfigChannel+0x288>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d00e      	beq.n	80081da <HAL_TIM_PWM_ConfigChannel+0x23e>
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a19      	ldr	r2, [pc, #100]	; (8008228 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d009      	beq.n	80081da <HAL_TIM_PWM_ConfigChannel+0x23e>
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a18      	ldr	r2, [pc, #96]	; (800822c <HAL_TIM_PWM_ConfigChannel+0x290>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d004      	beq.n	80081da <HAL_TIM_PWM_ConfigChannel+0x23e>
 80081d0:	f241 01a6 	movw	r1, #4262	; 0x10a6
 80081d4:	4811      	ldr	r0, [pc, #68]	; (800821c <HAL_TIM_PWM_ConfigChannel+0x280>)
 80081d6:	f7f9 fd7a 	bl	8001cce <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	68b9      	ldr	r1, [r7, #8]
 80081e0:	4618      	mov	r0, r3
 80081e2:	f000 fdb1 	bl	8008d48 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	69da      	ldr	r2, [r3, #28]
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f042 0208 	orr.w	r2, r2, #8
 80081f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	69da      	ldr	r2, [r3, #28]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f022 0204 	bic.w	r2, r2, #4
 8008204:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	69d9      	ldr	r1, [r3, #28]
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	691a      	ldr	r2, [r3, #16]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	430a      	orrs	r2, r1
 8008216:	61da      	str	r2, [r3, #28]
      break;
 8008218:	e052      	b.n	80082c0 <HAL_TIM_PWM_ConfigChannel+0x324>
 800821a:	bf00      	nop
 800821c:	08011620 	.word	0x08011620
 8008220:	40010000 	.word	0x40010000
 8008224:	40000400 	.word	0x40000400
 8008228:	40000800 	.word	0x40000800
 800822c:	40000c00 	.word	0x40000c00
 8008230:	40014000 	.word	0x40014000
 8008234:	40014400 	.word	0x40014400
 8008238:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a24      	ldr	r2, [pc, #144]	; (80082d4 <HAL_TIM_PWM_ConfigChannel+0x338>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d018      	beq.n	8008278 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800824e:	d013      	beq.n	8008278 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a20      	ldr	r2, [pc, #128]	; (80082d8 <HAL_TIM_PWM_ConfigChannel+0x33c>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d00e      	beq.n	8008278 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a1f      	ldr	r2, [pc, #124]	; (80082dc <HAL_TIM_PWM_ConfigChannel+0x340>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d009      	beq.n	8008278 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a1d      	ldr	r2, [pc, #116]	; (80082e0 <HAL_TIM_PWM_ConfigChannel+0x344>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d004      	beq.n	8008278 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 800826e:	f241 01b7 	movw	r1, #4279	; 0x10b7
 8008272:	481c      	ldr	r0, [pc, #112]	; (80082e4 <HAL_TIM_PWM_ConfigChannel+0x348>)
 8008274:	f7f9 fd2b 	bl	8001cce <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68b9      	ldr	r1, [r7, #8]
 800827e:	4618      	mov	r0, r3
 8008280:	f000 fdf6 	bl	8008e70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	69da      	ldr	r2, [r3, #28]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008292:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	69da      	ldr	r2, [r3, #28]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082a2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	69d9      	ldr	r1, [r3, #28]
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	691b      	ldr	r3, [r3, #16]
 80082ae:	021a      	lsls	r2, r3, #8
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	430a      	orrs	r2, r1
 80082b6:	61da      	str	r2, [r3, #28]
      break;
 80082b8:	e002      	b.n	80082c0 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    default:
      status = HAL_ERROR;
 80082ba:	2301      	movs	r3, #1
 80082bc:	75fb      	strb	r3, [r7, #23]
      break;
 80082be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2200      	movs	r2, #0
 80082c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80082c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3718      	adds	r7, #24
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	40010000 	.word	0x40010000
 80082d8:	40000400 	.word	0x40000400
 80082dc:	40000800 	.word	0x40000800
 80082e0:	40000c00 	.word	0x40000c00
 80082e4:	08011620 	.word	0x08011620

080082e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082f2:	2300      	movs	r3, #0
 80082f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d101      	bne.n	8008304 <HAL_TIM_ConfigClockSource+0x1c>
 8008300:	2302      	movs	r3, #2
 8008302:	e2f0      	b.n	80088e6 <HAL_TIM_ConfigClockSource+0x5fe>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2202      	movs	r2, #2
 8008310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800831c:	d029      	beq.n	8008372 <HAL_TIM_ConfigClockSource+0x8a>
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2b70      	cmp	r3, #112	; 0x70
 8008324:	d025      	beq.n	8008372 <HAL_TIM_ConfigClockSource+0x8a>
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800832e:	d020      	beq.n	8008372 <HAL_TIM_ConfigClockSource+0x8a>
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2b40      	cmp	r3, #64	; 0x40
 8008336:	d01c      	beq.n	8008372 <HAL_TIM_ConfigClockSource+0x8a>
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	2b50      	cmp	r3, #80	; 0x50
 800833e:	d018      	beq.n	8008372 <HAL_TIM_ConfigClockSource+0x8a>
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	2b60      	cmp	r3, #96	; 0x60
 8008346:	d014      	beq.n	8008372 <HAL_TIM_ConfigClockSource+0x8a>
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d010      	beq.n	8008372 <HAL_TIM_ConfigClockSource+0x8a>
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	2b10      	cmp	r3, #16
 8008356:	d00c      	beq.n	8008372 <HAL_TIM_ConfigClockSource+0x8a>
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2b20      	cmp	r3, #32
 800835e:	d008      	beq.n	8008372 <HAL_TIM_ConfigClockSource+0x8a>
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	2b30      	cmp	r3, #48	; 0x30
 8008366:	d004      	beq.n	8008372 <HAL_TIM_ConfigClockSource+0x8a>
 8008368:	f241 41b7 	movw	r1, #5303	; 0x14b7
 800836c:	487c      	ldr	r0, [pc, #496]	; (8008560 <HAL_TIM_ConfigClockSource+0x278>)
 800836e:	f7f9 fcae 	bl	8001cce <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008380:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008388:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	68ba      	ldr	r2, [r7, #8]
 8008390:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800839a:	f000 80f1 	beq.w	8008580 <HAL_TIM_ConfigClockSource+0x298>
 800839e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083a2:	f200 8293 	bhi.w	80088cc <HAL_TIM_ConfigClockSource+0x5e4>
 80083a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083aa:	d02d      	beq.n	8008408 <HAL_TIM_ConfigClockSource+0x120>
 80083ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083b0:	f200 828c 	bhi.w	80088cc <HAL_TIM_ConfigClockSource+0x5e4>
 80083b4:	2b70      	cmp	r3, #112	; 0x70
 80083b6:	d05d      	beq.n	8008474 <HAL_TIM_ConfigClockSource+0x18c>
 80083b8:	2b70      	cmp	r3, #112	; 0x70
 80083ba:	f200 8287 	bhi.w	80088cc <HAL_TIM_ConfigClockSource+0x5e4>
 80083be:	2b60      	cmp	r3, #96	; 0x60
 80083c0:	f000 81a0 	beq.w	8008704 <HAL_TIM_ConfigClockSource+0x41c>
 80083c4:	2b60      	cmp	r3, #96	; 0x60
 80083c6:	f200 8281 	bhi.w	80088cc <HAL_TIM_ConfigClockSource+0x5e4>
 80083ca:	2b50      	cmp	r3, #80	; 0x50
 80083cc:	f000 8144 	beq.w	8008658 <HAL_TIM_ConfigClockSource+0x370>
 80083d0:	2b50      	cmp	r3, #80	; 0x50
 80083d2:	f200 827b 	bhi.w	80088cc <HAL_TIM_ConfigClockSource+0x5e4>
 80083d6:	2b40      	cmp	r3, #64	; 0x40
 80083d8:	f000 81f6 	beq.w	80087c8 <HAL_TIM_ConfigClockSource+0x4e0>
 80083dc:	2b40      	cmp	r3, #64	; 0x40
 80083de:	f200 8275 	bhi.w	80088cc <HAL_TIM_ConfigClockSource+0x5e4>
 80083e2:	2b30      	cmp	r3, #48	; 0x30
 80083e4:	f000 8246 	beq.w	8008874 <HAL_TIM_ConfigClockSource+0x58c>
 80083e8:	2b30      	cmp	r3, #48	; 0x30
 80083ea:	f200 826f 	bhi.w	80088cc <HAL_TIM_ConfigClockSource+0x5e4>
 80083ee:	2b20      	cmp	r3, #32
 80083f0:	f000 8240 	beq.w	8008874 <HAL_TIM_ConfigClockSource+0x58c>
 80083f4:	2b20      	cmp	r3, #32
 80083f6:	f200 8269 	bhi.w	80088cc <HAL_TIM_ConfigClockSource+0x5e4>
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	f000 823a 	beq.w	8008874 <HAL_TIM_ConfigClockSource+0x58c>
 8008400:	2b10      	cmp	r3, #16
 8008402:	f000 8237 	beq.w	8008874 <HAL_TIM_ConfigClockSource+0x58c>
 8008406:	e261      	b.n	80088cc <HAL_TIM_ConfigClockSource+0x5e4>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a55      	ldr	r2, [pc, #340]	; (8008564 <HAL_TIM_ConfigClockSource+0x27c>)
 800840e:	4293      	cmp	r3, r2
 8008410:	f000 825f 	beq.w	80088d2 <HAL_TIM_ConfigClockSource+0x5ea>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800841c:	f000 8259 	beq.w	80088d2 <HAL_TIM_ConfigClockSource+0x5ea>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a50      	ldr	r2, [pc, #320]	; (8008568 <HAL_TIM_ConfigClockSource+0x280>)
 8008426:	4293      	cmp	r3, r2
 8008428:	f000 8253 	beq.w	80088d2 <HAL_TIM_ConfigClockSource+0x5ea>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a4e      	ldr	r2, [pc, #312]	; (800856c <HAL_TIM_ConfigClockSource+0x284>)
 8008432:	4293      	cmp	r3, r2
 8008434:	f000 824d 	beq.w	80088d2 <HAL_TIM_ConfigClockSource+0x5ea>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a4c      	ldr	r2, [pc, #304]	; (8008570 <HAL_TIM_ConfigClockSource+0x288>)
 800843e:	4293      	cmp	r3, r2
 8008440:	f000 8247 	beq.w	80088d2 <HAL_TIM_ConfigClockSource+0x5ea>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a4a      	ldr	r2, [pc, #296]	; (8008574 <HAL_TIM_ConfigClockSource+0x28c>)
 800844a:	4293      	cmp	r3, r2
 800844c:	f000 8241 	beq.w	80088d2 <HAL_TIM_ConfigClockSource+0x5ea>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4a48      	ldr	r2, [pc, #288]	; (8008578 <HAL_TIM_ConfigClockSource+0x290>)
 8008456:	4293      	cmp	r3, r2
 8008458:	f000 823b 	beq.w	80088d2 <HAL_TIM_ConfigClockSource+0x5ea>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a46      	ldr	r2, [pc, #280]	; (800857c <HAL_TIM_ConfigClockSource+0x294>)
 8008462:	4293      	cmp	r3, r2
 8008464:	f000 8235 	beq.w	80088d2 <HAL_TIM_ConfigClockSource+0x5ea>
 8008468:	f241 41c3 	movw	r1, #5315	; 0x14c3
 800846c:	483c      	ldr	r0, [pc, #240]	; (8008560 <HAL_TIM_ConfigClockSource+0x278>)
 800846e:	f7f9 fc2e 	bl	8001cce <assert_failed>
      break;
 8008472:	e22e      	b.n	80088d2 <HAL_TIM_ConfigClockSource+0x5ea>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a3a      	ldr	r2, [pc, #232]	; (8008564 <HAL_TIM_ConfigClockSource+0x27c>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d01d      	beq.n	80084ba <HAL_TIM_ConfigClockSource+0x1d2>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008486:	d018      	beq.n	80084ba <HAL_TIM_ConfigClockSource+0x1d2>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a36      	ldr	r2, [pc, #216]	; (8008568 <HAL_TIM_ConfigClockSource+0x280>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d013      	beq.n	80084ba <HAL_TIM_ConfigClockSource+0x1d2>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a35      	ldr	r2, [pc, #212]	; (800856c <HAL_TIM_ConfigClockSource+0x284>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d00e      	beq.n	80084ba <HAL_TIM_ConfigClockSource+0x1d2>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a33      	ldr	r2, [pc, #204]	; (8008570 <HAL_TIM_ConfigClockSource+0x288>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d009      	beq.n	80084ba <HAL_TIM_ConfigClockSource+0x1d2>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a32      	ldr	r2, [pc, #200]	; (8008574 <HAL_TIM_ConfigClockSource+0x28c>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d004      	beq.n	80084ba <HAL_TIM_ConfigClockSource+0x1d2>
 80084b0:	f241 41ca 	movw	r1, #5322	; 0x14ca
 80084b4:	482a      	ldr	r0, [pc, #168]	; (8008560 <HAL_TIM_ConfigClockSource+0x278>)
 80084b6:	f7f9 fc0a 	bl	8001cce <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d013      	beq.n	80084ea <HAL_TIM_ConfigClockSource+0x202>
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	689b      	ldr	r3, [r3, #8]
 80084c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084ca:	d00e      	beq.n	80084ea <HAL_TIM_ConfigClockSource+0x202>
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	689b      	ldr	r3, [r3, #8]
 80084d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084d4:	d009      	beq.n	80084ea <HAL_TIM_ConfigClockSource+0x202>
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	689b      	ldr	r3, [r3, #8]
 80084da:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80084de:	d004      	beq.n	80084ea <HAL_TIM_ConfigClockSource+0x202>
 80084e0:	f241 41cd 	movw	r1, #5325	; 0x14cd
 80084e4:	481e      	ldr	r0, [pc, #120]	; (8008560 <HAL_TIM_ConfigClockSource+0x278>)
 80084e6:	f7f9 fbf2 	bl	8001cce <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084f2:	d014      	beq.n	800851e <HAL_TIM_ConfigClockSource+0x236>
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d010      	beq.n	800851e <HAL_TIM_ConfigClockSource+0x236>
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d00c      	beq.n	800851e <HAL_TIM_ConfigClockSource+0x236>
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	2b02      	cmp	r3, #2
 800850a:	d008      	beq.n	800851e <HAL_TIM_ConfigClockSource+0x236>
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	2b0a      	cmp	r3, #10
 8008512:	d004      	beq.n	800851e <HAL_TIM_ConfigClockSource+0x236>
 8008514:	f241 41ce 	movw	r1, #5326	; 0x14ce
 8008518:	4811      	ldr	r0, [pc, #68]	; (8008560 <HAL_TIM_ConfigClockSource+0x278>)
 800851a:	f7f9 fbd8 	bl	8001cce <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	68db      	ldr	r3, [r3, #12]
 8008522:	2b0f      	cmp	r3, #15
 8008524:	d904      	bls.n	8008530 <HAL_TIM_ConfigClockSource+0x248>
 8008526:	f241 41cf 	movw	r1, #5327	; 0x14cf
 800852a:	480d      	ldr	r0, [pc, #52]	; (8008560 <HAL_TIM_ConfigClockSource+0x278>)
 800852c:	f7f9 fbcf 	bl	8001cce <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6818      	ldr	r0, [r3, #0]
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	6899      	ldr	r1, [r3, #8]
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	685a      	ldr	r2, [r3, #4]
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	f000 fd6e 	bl	8009020 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008552:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	68ba      	ldr	r2, [r7, #8]
 800855a:	609a      	str	r2, [r3, #8]
      break;
 800855c:	e1ba      	b.n	80088d4 <HAL_TIM_ConfigClockSource+0x5ec>
 800855e:	bf00      	nop
 8008560:	08011620 	.word	0x08011620
 8008564:	40010000 	.word	0x40010000
 8008568:	40000400 	.word	0x40000400
 800856c:	40000800 	.word	0x40000800
 8008570:	40000c00 	.word	0x40000c00
 8008574:	40014000 	.word	0x40014000
 8008578:	40014400 	.word	0x40014400
 800857c:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a8a      	ldr	r2, [pc, #552]	; (80087b0 <HAL_TIM_ConfigClockSource+0x4c8>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d018      	beq.n	80085bc <HAL_TIM_ConfigClockSource+0x2d4>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008592:	d013      	beq.n	80085bc <HAL_TIM_ConfigClockSource+0x2d4>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a86      	ldr	r2, [pc, #536]	; (80087b4 <HAL_TIM_ConfigClockSource+0x4cc>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d00e      	beq.n	80085bc <HAL_TIM_ConfigClockSource+0x2d4>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a85      	ldr	r2, [pc, #532]	; (80087b8 <HAL_TIM_ConfigClockSource+0x4d0>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d009      	beq.n	80085bc <HAL_TIM_ConfigClockSource+0x2d4>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a83      	ldr	r2, [pc, #524]	; (80087bc <HAL_TIM_ConfigClockSource+0x4d4>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d004      	beq.n	80085bc <HAL_TIM_ConfigClockSource+0x2d4>
 80085b2:	f241 41e2 	movw	r1, #5346	; 0x14e2
 80085b6:	4882      	ldr	r0, [pc, #520]	; (80087c0 <HAL_TIM_ConfigClockSource+0x4d8>)
 80085b8:	f7f9 fb89 	bl	8001cce <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	689b      	ldr	r3, [r3, #8]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d013      	beq.n	80085ec <HAL_TIM_ConfigClockSource+0x304>
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085cc:	d00e      	beq.n	80085ec <HAL_TIM_ConfigClockSource+0x304>
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085d6:	d009      	beq.n	80085ec <HAL_TIM_ConfigClockSource+0x304>
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	689b      	ldr	r3, [r3, #8]
 80085dc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80085e0:	d004      	beq.n	80085ec <HAL_TIM_ConfigClockSource+0x304>
 80085e2:	f241 41e5 	movw	r1, #5349	; 0x14e5
 80085e6:	4876      	ldr	r0, [pc, #472]	; (80087c0 <HAL_TIM_ConfigClockSource+0x4d8>)
 80085e8:	f7f9 fb71 	bl	8001cce <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085f4:	d014      	beq.n	8008620 <HAL_TIM_ConfigClockSource+0x338>
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d010      	beq.n	8008620 <HAL_TIM_ConfigClockSource+0x338>
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d00c      	beq.n	8008620 <HAL_TIM_ConfigClockSource+0x338>
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	2b02      	cmp	r3, #2
 800860c:	d008      	beq.n	8008620 <HAL_TIM_ConfigClockSource+0x338>
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	2b0a      	cmp	r3, #10
 8008614:	d004      	beq.n	8008620 <HAL_TIM_ConfigClockSource+0x338>
 8008616:	f241 41e6 	movw	r1, #5350	; 0x14e6
 800861a:	4869      	ldr	r0, [pc, #420]	; (80087c0 <HAL_TIM_ConfigClockSource+0x4d8>)
 800861c:	f7f9 fb57 	bl	8001cce <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	68db      	ldr	r3, [r3, #12]
 8008624:	2b0f      	cmp	r3, #15
 8008626:	d904      	bls.n	8008632 <HAL_TIM_ConfigClockSource+0x34a>
 8008628:	f241 41e7 	movw	r1, #5351	; 0x14e7
 800862c:	4864      	ldr	r0, [pc, #400]	; (80087c0 <HAL_TIM_ConfigClockSource+0x4d8>)
 800862e:	f7f9 fb4e 	bl	8001cce <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6818      	ldr	r0, [r3, #0]
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	6899      	ldr	r1, [r3, #8]
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	685a      	ldr	r2, [r3, #4]
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	68db      	ldr	r3, [r3, #12]
 8008642:	f000 fced 	bl	8009020 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	689a      	ldr	r2, [r3, #8]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008654:	609a      	str	r2, [r3, #8]
      break;
 8008656:	e13d      	b.n	80088d4 <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a54      	ldr	r2, [pc, #336]	; (80087b0 <HAL_TIM_ConfigClockSource+0x4c8>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d01d      	beq.n	800869e <HAL_TIM_ConfigClockSource+0x3b6>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800866a:	d018      	beq.n	800869e <HAL_TIM_ConfigClockSource+0x3b6>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a50      	ldr	r2, [pc, #320]	; (80087b4 <HAL_TIM_ConfigClockSource+0x4cc>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d013      	beq.n	800869e <HAL_TIM_ConfigClockSource+0x3b6>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a4f      	ldr	r2, [pc, #316]	; (80087b8 <HAL_TIM_ConfigClockSource+0x4d0>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d00e      	beq.n	800869e <HAL_TIM_ConfigClockSource+0x3b6>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a4d      	ldr	r2, [pc, #308]	; (80087bc <HAL_TIM_ConfigClockSource+0x4d4>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d009      	beq.n	800869e <HAL_TIM_ConfigClockSource+0x3b6>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a4d      	ldr	r2, [pc, #308]	; (80087c4 <HAL_TIM_ConfigClockSource+0x4dc>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d004      	beq.n	800869e <HAL_TIM_ConfigClockSource+0x3b6>
 8008694:	f241 41f6 	movw	r1, #5366	; 0x14f6
 8008698:	4849      	ldr	r0, [pc, #292]	; (80087c0 <HAL_TIM_ConfigClockSource+0x4d8>)
 800869a:	f7f9 fb18 	bl	8001cce <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086a6:	d014      	beq.n	80086d2 <HAL_TIM_ConfigClockSource+0x3ea>
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d010      	beq.n	80086d2 <HAL_TIM_ConfigClockSource+0x3ea>
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	685b      	ldr	r3, [r3, #4]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d00c      	beq.n	80086d2 <HAL_TIM_ConfigClockSource+0x3ea>
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	685b      	ldr	r3, [r3, #4]
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d008      	beq.n	80086d2 <HAL_TIM_ConfigClockSource+0x3ea>
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	2b0a      	cmp	r3, #10
 80086c6:	d004      	beq.n	80086d2 <HAL_TIM_ConfigClockSource+0x3ea>
 80086c8:	f241 41f9 	movw	r1, #5369	; 0x14f9
 80086cc:	483c      	ldr	r0, [pc, #240]	; (80087c0 <HAL_TIM_ConfigClockSource+0x4d8>)
 80086ce:	f7f9 fafe 	bl	8001cce <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	68db      	ldr	r3, [r3, #12]
 80086d6:	2b0f      	cmp	r3, #15
 80086d8:	d904      	bls.n	80086e4 <HAL_TIM_ConfigClockSource+0x3fc>
 80086da:	f241 41fa 	movw	r1, #5370	; 0x14fa
 80086de:	4838      	ldr	r0, [pc, #224]	; (80087c0 <HAL_TIM_ConfigClockSource+0x4d8>)
 80086e0:	f7f9 faf5 	bl	8001cce <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6818      	ldr	r0, [r3, #0]
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	6859      	ldr	r1, [r3, #4]
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	68db      	ldr	r3, [r3, #12]
 80086f0:	461a      	mov	r2, r3
 80086f2:	f000 fc1b 	bl	8008f2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2150      	movs	r1, #80	; 0x50
 80086fc:	4618      	mov	r0, r3
 80086fe:	f000 fc74 	bl	8008fea <TIM_ITRx_SetConfig>
      break;
 8008702:	e0e7      	b.n	80088d4 <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a29      	ldr	r2, [pc, #164]	; (80087b0 <HAL_TIM_ConfigClockSource+0x4c8>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d01d      	beq.n	800874a <HAL_TIM_ConfigClockSource+0x462>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008716:	d018      	beq.n	800874a <HAL_TIM_ConfigClockSource+0x462>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a25      	ldr	r2, [pc, #148]	; (80087b4 <HAL_TIM_ConfigClockSource+0x4cc>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d013      	beq.n	800874a <HAL_TIM_ConfigClockSource+0x462>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a24      	ldr	r2, [pc, #144]	; (80087b8 <HAL_TIM_ConfigClockSource+0x4d0>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d00e      	beq.n	800874a <HAL_TIM_ConfigClockSource+0x462>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a22      	ldr	r2, [pc, #136]	; (80087bc <HAL_TIM_ConfigClockSource+0x4d4>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d009      	beq.n	800874a <HAL_TIM_ConfigClockSource+0x462>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a22      	ldr	r2, [pc, #136]	; (80087c4 <HAL_TIM_ConfigClockSource+0x4dc>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d004      	beq.n	800874a <HAL_TIM_ConfigClockSource+0x462>
 8008740:	f241 5106 	movw	r1, #5382	; 0x1506
 8008744:	481e      	ldr	r0, [pc, #120]	; (80087c0 <HAL_TIM_ConfigClockSource+0x4d8>)
 8008746:	f7f9 fac2 	bl	8001cce <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008752:	d014      	beq.n	800877e <HAL_TIM_ConfigClockSource+0x496>
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d010      	beq.n	800877e <HAL_TIM_ConfigClockSource+0x496>
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d00c      	beq.n	800877e <HAL_TIM_ConfigClockSource+0x496>
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	2b02      	cmp	r3, #2
 800876a:	d008      	beq.n	800877e <HAL_TIM_ConfigClockSource+0x496>
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	2b0a      	cmp	r3, #10
 8008772:	d004      	beq.n	800877e <HAL_TIM_ConfigClockSource+0x496>
 8008774:	f241 5109 	movw	r1, #5385	; 0x1509
 8008778:	4811      	ldr	r0, [pc, #68]	; (80087c0 <HAL_TIM_ConfigClockSource+0x4d8>)
 800877a:	f7f9 faa8 	bl	8001cce <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	68db      	ldr	r3, [r3, #12]
 8008782:	2b0f      	cmp	r3, #15
 8008784:	d904      	bls.n	8008790 <HAL_TIM_ConfigClockSource+0x4a8>
 8008786:	f241 510a 	movw	r1, #5386	; 0x150a
 800878a:	480d      	ldr	r0, [pc, #52]	; (80087c0 <HAL_TIM_ConfigClockSource+0x4d8>)
 800878c:	f7f9 fa9f 	bl	8001cce <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6818      	ldr	r0, [r3, #0]
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	6859      	ldr	r1, [r3, #4]
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	68db      	ldr	r3, [r3, #12]
 800879c:	461a      	mov	r2, r3
 800879e:	f000 fbf4 	bl	8008f8a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	2160      	movs	r1, #96	; 0x60
 80087a8:	4618      	mov	r0, r3
 80087aa:	f000 fc1e 	bl	8008fea <TIM_ITRx_SetConfig>
      break;
 80087ae:	e091      	b.n	80088d4 <HAL_TIM_ConfigClockSource+0x5ec>
 80087b0:	40010000 	.word	0x40010000
 80087b4:	40000400 	.word	0x40000400
 80087b8:	40000800 	.word	0x40000800
 80087bc:	40000c00 	.word	0x40000c00
 80087c0:	08011620 	.word	0x08011620
 80087c4:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4a48      	ldr	r2, [pc, #288]	; (80088f0 <HAL_TIM_ConfigClockSource+0x608>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d01d      	beq.n	800880e <HAL_TIM_ConfigClockSource+0x526>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087da:	d018      	beq.n	800880e <HAL_TIM_ConfigClockSource+0x526>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a44      	ldr	r2, [pc, #272]	; (80088f4 <HAL_TIM_ConfigClockSource+0x60c>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d013      	beq.n	800880e <HAL_TIM_ConfigClockSource+0x526>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a43      	ldr	r2, [pc, #268]	; (80088f8 <HAL_TIM_ConfigClockSource+0x610>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d00e      	beq.n	800880e <HAL_TIM_ConfigClockSource+0x526>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a41      	ldr	r2, [pc, #260]	; (80088fc <HAL_TIM_ConfigClockSource+0x614>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d009      	beq.n	800880e <HAL_TIM_ConfigClockSource+0x526>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a40      	ldr	r2, [pc, #256]	; (8008900 <HAL_TIM_ConfigClockSource+0x618>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d004      	beq.n	800880e <HAL_TIM_ConfigClockSource+0x526>
 8008804:	f241 5116 	movw	r1, #5398	; 0x1516
 8008808:	483e      	ldr	r0, [pc, #248]	; (8008904 <HAL_TIM_ConfigClockSource+0x61c>)
 800880a:	f7f9 fa60 	bl	8001cce <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008816:	d014      	beq.n	8008842 <HAL_TIM_ConfigClockSource+0x55a>
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d010      	beq.n	8008842 <HAL_TIM_ConfigClockSource+0x55a>
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d00c      	beq.n	8008842 <HAL_TIM_ConfigClockSource+0x55a>
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	2b02      	cmp	r3, #2
 800882e:	d008      	beq.n	8008842 <HAL_TIM_ConfigClockSource+0x55a>
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	2b0a      	cmp	r3, #10
 8008836:	d004      	beq.n	8008842 <HAL_TIM_ConfigClockSource+0x55a>
 8008838:	f241 5119 	movw	r1, #5401	; 0x1519
 800883c:	4831      	ldr	r0, [pc, #196]	; (8008904 <HAL_TIM_ConfigClockSource+0x61c>)
 800883e:	f7f9 fa46 	bl	8001cce <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	2b0f      	cmp	r3, #15
 8008848:	d904      	bls.n	8008854 <HAL_TIM_ConfigClockSource+0x56c>
 800884a:	f241 511a 	movw	r1, #5402	; 0x151a
 800884e:	482d      	ldr	r0, [pc, #180]	; (8008904 <HAL_TIM_ConfigClockSource+0x61c>)
 8008850:	f7f9 fa3d 	bl	8001cce <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6818      	ldr	r0, [r3, #0]
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	6859      	ldr	r1, [r3, #4]
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	68db      	ldr	r3, [r3, #12]
 8008860:	461a      	mov	r2, r3
 8008862:	f000 fb63 	bl	8008f2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	2140      	movs	r1, #64	; 0x40
 800886c:	4618      	mov	r0, r3
 800886e:	f000 fbbc 	bl	8008fea <TIM_ITRx_SetConfig>
      break;
 8008872:	e02f      	b.n	80088d4 <HAL_TIM_ConfigClockSource+0x5ec>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a1d      	ldr	r2, [pc, #116]	; (80088f0 <HAL_TIM_ConfigClockSource+0x608>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d01d      	beq.n	80088ba <HAL_TIM_ConfigClockSource+0x5d2>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008886:	d018      	beq.n	80088ba <HAL_TIM_ConfigClockSource+0x5d2>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a19      	ldr	r2, [pc, #100]	; (80088f4 <HAL_TIM_ConfigClockSource+0x60c>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d013      	beq.n	80088ba <HAL_TIM_ConfigClockSource+0x5d2>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4a18      	ldr	r2, [pc, #96]	; (80088f8 <HAL_TIM_ConfigClockSource+0x610>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d00e      	beq.n	80088ba <HAL_TIM_ConfigClockSource+0x5d2>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a16      	ldr	r2, [pc, #88]	; (80088fc <HAL_TIM_ConfigClockSource+0x614>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d009      	beq.n	80088ba <HAL_TIM_ConfigClockSource+0x5d2>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a15      	ldr	r2, [pc, #84]	; (8008900 <HAL_TIM_ConfigClockSource+0x618>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d004      	beq.n	80088ba <HAL_TIM_ConfigClockSource+0x5d2>
 80088b0:	f241 5129 	movw	r1, #5417	; 0x1529
 80088b4:	4813      	ldr	r0, [pc, #76]	; (8008904 <HAL_TIM_ConfigClockSource+0x61c>)
 80088b6:	f7f9 fa0a 	bl	8001cce <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681a      	ldr	r2, [r3, #0]
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4619      	mov	r1, r3
 80088c4:	4610      	mov	r0, r2
 80088c6:	f000 fb90 	bl	8008fea <TIM_ITRx_SetConfig>
      break;
 80088ca:	e003      	b.n	80088d4 <HAL_TIM_ConfigClockSource+0x5ec>
    }

    default:
      status = HAL_ERROR;
 80088cc:	2301      	movs	r3, #1
 80088ce:	73fb      	strb	r3, [r7, #15]
      break;
 80088d0:	e000      	b.n	80088d4 <HAL_TIM_ConfigClockSource+0x5ec>
      break;
 80088d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80088e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3710      	adds	r7, #16
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	40010000 	.word	0x40010000
 80088f4:	40000400 	.word	0x40000400
 80088f8:	40000800 	.word	0x40000800
 80088fc:	40000c00 	.word	0x40000c00
 8008900:	40014000 	.word	0x40014000
 8008904:	08011620 	.word	0x08011620

08008908 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008908:	b480      	push	{r7}
 800890a:	b083      	sub	sp, #12
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008910:	bf00      	nop
 8008912:	370c      	adds	r7, #12
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr

0800891c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800891c:	b480      	push	{r7}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008924:	bf00      	nop
 8008926:	370c      	adds	r7, #12
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008930:	b480      	push	{r7}
 8008932:	b083      	sub	sp, #12
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008938:	bf00      	nop
 800893a:	370c      	adds	r7, #12
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr

08008944 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008958:	b480      	push	{r7}
 800895a:	b083      	sub	sp, #12
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008960:	bf00      	nop
 8008962:	370c      	adds	r7, #12
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008978:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800897e:	687a      	ldr	r2, [r7, #4]
 8008980:	429a      	cmp	r2, r3
 8008982:	d107      	bne.n	8008994 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2201      	movs	r2, #1
 8008988:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2201      	movs	r2, #1
 800898e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008992:	e02a      	b.n	80089ea <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	429a      	cmp	r2, r3
 800899c:	d107      	bne.n	80089ae <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2202      	movs	r2, #2
 80089a2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2201      	movs	r2, #1
 80089a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80089ac:	e01d      	b.n	80089ea <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d107      	bne.n	80089c8 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2204      	movs	r2, #4
 80089bc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2201      	movs	r2, #1
 80089c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80089c6:	e010      	b.n	80089ea <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d107      	bne.n	80089e2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2208      	movs	r2, #8
 80089d6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2201      	movs	r2, #1
 80089dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80089e0:	e003      	b.n	80089ea <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2201      	movs	r2, #1
 80089e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80089ea:	68f8      	ldr	r0, [r7, #12]
 80089ec:	f7ff ffb4 	bl	8008958 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2200      	movs	r2, #0
 80089f4:	771a      	strb	r2, [r3, #28]
}
 80089f6:	bf00      	nop
 80089f8:	3710      	adds	r7, #16
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
	...

08008a00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b085      	sub	sp, #20
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	4a34      	ldr	r2, [pc, #208]	; (8008ae4 <TIM_Base_SetConfig+0xe4>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d00f      	beq.n	8008a38 <TIM_Base_SetConfig+0x38>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a1e:	d00b      	beq.n	8008a38 <TIM_Base_SetConfig+0x38>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	4a31      	ldr	r2, [pc, #196]	; (8008ae8 <TIM_Base_SetConfig+0xe8>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d007      	beq.n	8008a38 <TIM_Base_SetConfig+0x38>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	4a30      	ldr	r2, [pc, #192]	; (8008aec <TIM_Base_SetConfig+0xec>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d003      	beq.n	8008a38 <TIM_Base_SetConfig+0x38>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4a2f      	ldr	r2, [pc, #188]	; (8008af0 <TIM_Base_SetConfig+0xf0>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d108      	bne.n	8008a4a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	68fa      	ldr	r2, [r7, #12]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	4a25      	ldr	r2, [pc, #148]	; (8008ae4 <TIM_Base_SetConfig+0xe4>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d01b      	beq.n	8008a8a <TIM_Base_SetConfig+0x8a>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a58:	d017      	beq.n	8008a8a <TIM_Base_SetConfig+0x8a>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	4a22      	ldr	r2, [pc, #136]	; (8008ae8 <TIM_Base_SetConfig+0xe8>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d013      	beq.n	8008a8a <TIM_Base_SetConfig+0x8a>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	4a21      	ldr	r2, [pc, #132]	; (8008aec <TIM_Base_SetConfig+0xec>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d00f      	beq.n	8008a8a <TIM_Base_SetConfig+0x8a>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	4a20      	ldr	r2, [pc, #128]	; (8008af0 <TIM_Base_SetConfig+0xf0>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d00b      	beq.n	8008a8a <TIM_Base_SetConfig+0x8a>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	4a1f      	ldr	r2, [pc, #124]	; (8008af4 <TIM_Base_SetConfig+0xf4>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d007      	beq.n	8008a8a <TIM_Base_SetConfig+0x8a>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	4a1e      	ldr	r2, [pc, #120]	; (8008af8 <TIM_Base_SetConfig+0xf8>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d003      	beq.n	8008a8a <TIM_Base_SetConfig+0x8a>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	4a1d      	ldr	r2, [pc, #116]	; (8008afc <TIM_Base_SetConfig+0xfc>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d108      	bne.n	8008a9c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	68db      	ldr	r3, [r3, #12]
 8008a96:	68fa      	ldr	r2, [r7, #12]
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	695b      	ldr	r3, [r3, #20]
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	68fa      	ldr	r2, [r7, #12]
 8008aae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	689a      	ldr	r2, [r3, #8]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	681a      	ldr	r2, [r3, #0]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	4a08      	ldr	r2, [pc, #32]	; (8008ae4 <TIM_Base_SetConfig+0xe4>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d103      	bne.n	8008ad0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	691a      	ldr	r2, [r3, #16]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	615a      	str	r2, [r3, #20]
}
 8008ad6:	bf00      	nop
 8008ad8:	3714      	adds	r7, #20
 8008ada:	46bd      	mov	sp, r7
 8008adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae0:	4770      	bx	lr
 8008ae2:	bf00      	nop
 8008ae4:	40010000 	.word	0x40010000
 8008ae8:	40000400 	.word	0x40000400
 8008aec:	40000800 	.word	0x40000800
 8008af0:	40000c00 	.word	0x40000c00
 8008af4:	40014000 	.word	0x40014000
 8008af8:	40014400 	.word	0x40014400
 8008afc:	40014800 	.word	0x40014800

08008b00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b086      	sub	sp, #24
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
 8008b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6a1b      	ldr	r3, [r3, #32]
 8008b0e:	f023 0201 	bic.w	r2, r3, #1
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a1b      	ldr	r3, [r3, #32]
 8008b1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	699b      	ldr	r3, [r3, #24]
 8008b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f023 0303 	bic.w	r3, r3, #3
 8008b36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	68fa      	ldr	r2, [r7, #12]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	f023 0302 	bic.w	r3, r3, #2
 8008b48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	697a      	ldr	r2, [r7, #20]
 8008b50:	4313      	orrs	r3, r2
 8008b52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	4a30      	ldr	r2, [pc, #192]	; (8008c18 <TIM_OC1_SetConfig+0x118>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d119      	bne.n	8008b90 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d008      	beq.n	8008b76 <TIM_OC1_SetConfig+0x76>
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	68db      	ldr	r3, [r3, #12]
 8008b68:	2b08      	cmp	r3, #8
 8008b6a:	d004      	beq.n	8008b76 <TIM_OC1_SetConfig+0x76>
 8008b6c:	f641 21c7 	movw	r1, #6855	; 0x1ac7
 8008b70:	482a      	ldr	r0, [pc, #168]	; (8008c1c <TIM_OC1_SetConfig+0x11c>)
 8008b72:	f7f9 f8ac 	bl	8001cce <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008b76:	697b      	ldr	r3, [r7, #20]
 8008b78:	f023 0308 	bic.w	r3, r3, #8
 8008b7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	68db      	ldr	r3, [r3, #12]
 8008b82:	697a      	ldr	r2, [r7, #20]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	f023 0304 	bic.w	r3, r3, #4
 8008b8e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4a21      	ldr	r2, [pc, #132]	; (8008c18 <TIM_OC1_SetConfig+0x118>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d12d      	bne.n	8008bf4 <TIM_OC1_SetConfig+0xf4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	699b      	ldr	r3, [r3, #24]
 8008b9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ba0:	d008      	beq.n	8008bb4 <TIM_OC1_SetConfig+0xb4>
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	699b      	ldr	r3, [r3, #24]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d004      	beq.n	8008bb4 <TIM_OC1_SetConfig+0xb4>
 8008baa:	f641 21d4 	movw	r1, #6868	; 0x1ad4
 8008bae:	481b      	ldr	r0, [pc, #108]	; (8008c1c <TIM_OC1_SetConfig+0x11c>)
 8008bb0:	f7f9 f88d 	bl	8001cce <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	695b      	ldr	r3, [r3, #20]
 8008bb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bbc:	d008      	beq.n	8008bd0 <TIM_OC1_SetConfig+0xd0>
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	695b      	ldr	r3, [r3, #20]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d004      	beq.n	8008bd0 <TIM_OC1_SetConfig+0xd0>
 8008bc6:	f641 21d5 	movw	r1, #6869	; 0x1ad5
 8008bca:	4814      	ldr	r0, [pc, #80]	; (8008c1c <TIM_OC1_SetConfig+0x11c>)
 8008bcc:	f7f9 f87f 	bl	8001cce <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008bd0:	693b      	ldr	r3, [r7, #16]
 8008bd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008bd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008bde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	695b      	ldr	r3, [r3, #20]
 8008be4:	693a      	ldr	r2, [r7, #16]
 8008be6:	4313      	orrs	r3, r2
 8008be8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	699b      	ldr	r3, [r3, #24]
 8008bee:	693a      	ldr	r2, [r7, #16]
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	693a      	ldr	r2, [r7, #16]
 8008bf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	68fa      	ldr	r2, [r7, #12]
 8008bfe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	685a      	ldr	r2, [r3, #4]
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	697a      	ldr	r2, [r7, #20]
 8008c0c:	621a      	str	r2, [r3, #32]
}
 8008c0e:	bf00      	nop
 8008c10:	3718      	adds	r7, #24
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}
 8008c16:	bf00      	nop
 8008c18:	40010000 	.word	0x40010000
 8008c1c:	08011620 	.word	0x08011620

08008c20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b086      	sub	sp, #24
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6a1b      	ldr	r3, [r3, #32]
 8008c2e:	f023 0210 	bic.w	r2, r3, #16
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6a1b      	ldr	r3, [r3, #32]
 8008c3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	699b      	ldr	r3, [r3, #24]
 8008c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	021b      	lsls	r3, r3, #8
 8008c5e:	68fa      	ldr	r2, [r7, #12]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	f023 0320 	bic.w	r3, r3, #32
 8008c6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	689b      	ldr	r3, [r3, #8]
 8008c70:	011b      	lsls	r3, r3, #4
 8008c72:	697a      	ldr	r2, [r7, #20]
 8008c74:	4313      	orrs	r3, r2
 8008c76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	4a31      	ldr	r2, [pc, #196]	; (8008d40 <TIM_OC2_SetConfig+0x120>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d11a      	bne.n	8008cb6 <TIM_OC2_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	68db      	ldr	r3, [r3, #12]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d008      	beq.n	8008c9a <TIM_OC2_SetConfig+0x7a>
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	68db      	ldr	r3, [r3, #12]
 8008c8c:	2b08      	cmp	r3, #8
 8008c8e:	d004      	beq.n	8008c9a <TIM_OC2_SetConfig+0x7a>
 8008c90:	f641 3112 	movw	r1, #6930	; 0x1b12
 8008c94:	482b      	ldr	r0, [pc, #172]	; (8008d44 <TIM_OC2_SetConfig+0x124>)
 8008c96:	f7f9 f81a 	bl	8001cce <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ca0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	68db      	ldr	r3, [r3, #12]
 8008ca6:	011b      	lsls	r3, r3, #4
 8008ca8:	697a      	ldr	r2, [r7, #20]
 8008caa:	4313      	orrs	r3, r2
 8008cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cb4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	4a21      	ldr	r2, [pc, #132]	; (8008d40 <TIM_OC2_SetConfig+0x120>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d12f      	bne.n	8008d1e <TIM_OC2_SetConfig+0xfe>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	699b      	ldr	r3, [r3, #24]
 8008cc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cc6:	d008      	beq.n	8008cda <TIM_OC2_SetConfig+0xba>
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	699b      	ldr	r3, [r3, #24]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d004      	beq.n	8008cda <TIM_OC2_SetConfig+0xba>
 8008cd0:	f44f 51d9 	mov.w	r1, #6944	; 0x1b20
 8008cd4:	481b      	ldr	r0, [pc, #108]	; (8008d44 <TIM_OC2_SetConfig+0x124>)
 8008cd6:	f7f8 fffa 	bl	8001cce <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	695b      	ldr	r3, [r3, #20]
 8008cde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ce2:	d008      	beq.n	8008cf6 <TIM_OC2_SetConfig+0xd6>
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	695b      	ldr	r3, [r3, #20]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d004      	beq.n	8008cf6 <TIM_OC2_SetConfig+0xd6>
 8008cec:	f641 3121 	movw	r1, #6945	; 0x1b21
 8008cf0:	4814      	ldr	r0, [pc, #80]	; (8008d44 <TIM_OC2_SetConfig+0x124>)
 8008cf2:	f7f8 ffec 	bl	8001cce <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008cfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008d04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	695b      	ldr	r3, [r3, #20]
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	693a      	ldr	r2, [r7, #16]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	699b      	ldr	r3, [r3, #24]
 8008d16:	009b      	lsls	r3, r3, #2
 8008d18:	693a      	ldr	r2, [r7, #16]
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	693a      	ldr	r2, [r7, #16]
 8008d22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	685a      	ldr	r2, [r3, #4]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	697a      	ldr	r2, [r7, #20]
 8008d36:	621a      	str	r2, [r3, #32]
}
 8008d38:	bf00      	nop
 8008d3a:	3718      	adds	r7, #24
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}
 8008d40:	40010000 	.word	0x40010000
 8008d44:	08011620 	.word	0x08011620

08008d48 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b086      	sub	sp, #24
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6a1b      	ldr	r3, [r3, #32]
 8008d56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6a1b      	ldr	r3, [r3, #32]
 8008d62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	69db      	ldr	r3, [r3, #28]
 8008d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f023 0303 	bic.w	r3, r3, #3
 8008d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	68fa      	ldr	r2, [r7, #12]
 8008d86:	4313      	orrs	r3, r2
 8008d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	021b      	lsls	r3, r3, #8
 8008d98:	697a      	ldr	r2, [r7, #20]
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4a31      	ldr	r2, [pc, #196]	; (8008e68 <TIM_OC3_SetConfig+0x120>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d11a      	bne.n	8008ddc <TIM_OC3_SetConfig+0x94>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	68db      	ldr	r3, [r3, #12]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d008      	beq.n	8008dc0 <TIM_OC3_SetConfig+0x78>
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	68db      	ldr	r3, [r3, #12]
 8008db2:	2b08      	cmp	r3, #8
 8008db4:	d004      	beq.n	8008dc0 <TIM_OC3_SetConfig+0x78>
 8008db6:	f641 315d 	movw	r1, #7005	; 0x1b5d
 8008dba:	482c      	ldr	r0, [pc, #176]	; (8008e6c <TIM_OC3_SetConfig+0x124>)
 8008dbc:	f7f8 ff87 	bl	8001cce <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008dc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	68db      	ldr	r3, [r3, #12]
 8008dcc:	021b      	lsls	r3, r3, #8
 8008dce:	697a      	ldr	r2, [r7, #20]
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008dda:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4a22      	ldr	r2, [pc, #136]	; (8008e68 <TIM_OC3_SetConfig+0x120>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d12f      	bne.n	8008e44 <TIM_OC3_SetConfig+0xfc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	699b      	ldr	r3, [r3, #24]
 8008de8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008dec:	d008      	beq.n	8008e00 <TIM_OC3_SetConfig+0xb8>
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	699b      	ldr	r3, [r3, #24]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d004      	beq.n	8008e00 <TIM_OC3_SetConfig+0xb8>
 8008df6:	f641 316a 	movw	r1, #7018	; 0x1b6a
 8008dfa:	481c      	ldr	r0, [pc, #112]	; (8008e6c <TIM_OC3_SetConfig+0x124>)
 8008dfc:	f7f8 ff67 	bl	8001cce <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	695b      	ldr	r3, [r3, #20]
 8008e04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e08:	d008      	beq.n	8008e1c <TIM_OC3_SetConfig+0xd4>
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	695b      	ldr	r3, [r3, #20]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d004      	beq.n	8008e1c <TIM_OC3_SetConfig+0xd4>
 8008e12:	f641 316b 	movw	r1, #7019	; 0x1b6b
 8008e16:	4815      	ldr	r0, [pc, #84]	; (8008e6c <TIM_OC3_SetConfig+0x124>)
 8008e18:	f7f8 ff59 	bl	8001cce <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	695b      	ldr	r3, [r3, #20]
 8008e30:	011b      	lsls	r3, r3, #4
 8008e32:	693a      	ldr	r2, [r7, #16]
 8008e34:	4313      	orrs	r3, r2
 8008e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	699b      	ldr	r3, [r3, #24]
 8008e3c:	011b      	lsls	r3, r3, #4
 8008e3e:	693a      	ldr	r2, [r7, #16]
 8008e40:	4313      	orrs	r3, r2
 8008e42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	693a      	ldr	r2, [r7, #16]
 8008e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	68fa      	ldr	r2, [r7, #12]
 8008e4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	685a      	ldr	r2, [r3, #4]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	697a      	ldr	r2, [r7, #20]
 8008e5c:	621a      	str	r2, [r3, #32]
}
 8008e5e:	bf00      	nop
 8008e60:	3718      	adds	r7, #24
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	40010000 	.word	0x40010000
 8008e6c:	08011620 	.word	0x08011620

08008e70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b086      	sub	sp, #24
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a1b      	ldr	r3, [r3, #32]
 8008e7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6a1b      	ldr	r3, [r3, #32]
 8008e8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	69db      	ldr	r3, [r3, #28]
 8008e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ea6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	021b      	lsls	r3, r3, #8
 8008eae:	68fa      	ldr	r2, [r7, #12]
 8008eb0:	4313      	orrs	r3, r2
 8008eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008eba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	031b      	lsls	r3, r3, #12
 8008ec2:	693a      	ldr	r2, [r7, #16]
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	4a16      	ldr	r2, [pc, #88]	; (8008f24 <TIM_OC4_SetConfig+0xb4>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d117      	bne.n	8008f00 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	695b      	ldr	r3, [r3, #20]
 8008ed4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ed8:	d008      	beq.n	8008eec <TIM_OC4_SetConfig+0x7c>
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	695b      	ldr	r3, [r3, #20]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d004      	beq.n	8008eec <TIM_OC4_SetConfig+0x7c>
 8008ee2:	f641 31a9 	movw	r1, #7081	; 0x1ba9
 8008ee6:	4810      	ldr	r0, [pc, #64]	; (8008f28 <TIM_OC4_SetConfig+0xb8>)
 8008ee8:	f7f8 fef1 	bl	8001cce <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008ef2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	695b      	ldr	r3, [r3, #20]
 8008ef8:	019b      	lsls	r3, r3, #6
 8008efa:	697a      	ldr	r2, [r7, #20]
 8008efc:	4313      	orrs	r3, r2
 8008efe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	697a      	ldr	r2, [r7, #20]
 8008f04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	68fa      	ldr	r2, [r7, #12]
 8008f0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	685a      	ldr	r2, [r3, #4]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	693a      	ldr	r2, [r7, #16]
 8008f18:	621a      	str	r2, [r3, #32]
}
 8008f1a:	bf00      	nop
 8008f1c:	3718      	adds	r7, #24
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}
 8008f22:	bf00      	nop
 8008f24:	40010000 	.word	0x40010000
 8008f28:	08011620 	.word	0x08011620

08008f2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b087      	sub	sp, #28
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	6a1b      	ldr	r3, [r3, #32]
 8008f3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	6a1b      	ldr	r3, [r3, #32]
 8008f42:	f023 0201 	bic.w	r2, r3, #1
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	699b      	ldr	r3, [r3, #24]
 8008f4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	011b      	lsls	r3, r3, #4
 8008f5c:	693a      	ldr	r2, [r7, #16]
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f62:	697b      	ldr	r3, [r7, #20]
 8008f64:	f023 030a 	bic.w	r3, r3, #10
 8008f68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f6a:	697a      	ldr	r2, [r7, #20]
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	693a      	ldr	r2, [r7, #16]
 8008f76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	697a      	ldr	r2, [r7, #20]
 8008f7c:	621a      	str	r2, [r3, #32]
}
 8008f7e:	bf00      	nop
 8008f80:	371c      	adds	r7, #28
 8008f82:	46bd      	mov	sp, r7
 8008f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f88:	4770      	bx	lr

08008f8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f8a:	b480      	push	{r7}
 8008f8c:	b087      	sub	sp, #28
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	60f8      	str	r0, [r7, #12]
 8008f92:	60b9      	str	r1, [r7, #8]
 8008f94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	6a1b      	ldr	r3, [r3, #32]
 8008f9a:	f023 0210 	bic.w	r2, r3, #16
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	699b      	ldr	r3, [r3, #24]
 8008fa6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6a1b      	ldr	r3, [r3, #32]
 8008fac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008fb4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	031b      	lsls	r3, r3, #12
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008fc6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	011b      	lsls	r3, r3, #4
 8008fcc:	693a      	ldr	r2, [r7, #16]
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	697a      	ldr	r2, [r7, #20]
 8008fd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	693a      	ldr	r2, [r7, #16]
 8008fdc:	621a      	str	r2, [r3, #32]
}
 8008fde:	bf00      	nop
 8008fe0:	371c      	adds	r7, #28
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe8:	4770      	bx	lr

08008fea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008fea:	b480      	push	{r7}
 8008fec:	b085      	sub	sp, #20
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	6078      	str	r0, [r7, #4]
 8008ff2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	689b      	ldr	r3, [r3, #8]
 8008ff8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009000:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009002:	683a      	ldr	r2, [r7, #0]
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	4313      	orrs	r3, r2
 8009008:	f043 0307 	orr.w	r3, r3, #7
 800900c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	68fa      	ldr	r2, [r7, #12]
 8009012:	609a      	str	r2, [r3, #8]
}
 8009014:	bf00      	nop
 8009016:	3714      	adds	r7, #20
 8009018:	46bd      	mov	sp, r7
 800901a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901e:	4770      	bx	lr

08009020 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009020:	b480      	push	{r7}
 8009022:	b087      	sub	sp, #28
 8009024:	af00      	add	r7, sp, #0
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	60b9      	str	r1, [r7, #8]
 800902a:	607a      	str	r2, [r7, #4]
 800902c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	689b      	ldr	r3, [r3, #8]
 8009032:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800903a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	021a      	lsls	r2, r3, #8
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	431a      	orrs	r2, r3
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	4313      	orrs	r3, r2
 8009048:	697a      	ldr	r2, [r7, #20]
 800904a:	4313      	orrs	r3, r2
 800904c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	697a      	ldr	r2, [r7, #20]
 8009052:	609a      	str	r2, [r3, #8]
}
 8009054:	bf00      	nop
 8009056:	371c      	adds	r7, #28
 8009058:	46bd      	mov	sp, r7
 800905a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905e:	4770      	bx	lr

08009060 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b086      	sub	sp, #24
 8009064:	af00      	add	r7, sp, #0
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	60b9      	str	r1, [r7, #8]
 800906a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	4a2a      	ldr	r2, [pc, #168]	; (8009118 <TIM_CCxChannelCmd+0xb8>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d020      	beq.n	80090b6 <TIM_CCxChannelCmd+0x56>
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800907a:	d01c      	beq.n	80090b6 <TIM_CCxChannelCmd+0x56>
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	4a27      	ldr	r2, [pc, #156]	; (800911c <TIM_CCxChannelCmd+0xbc>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d018      	beq.n	80090b6 <TIM_CCxChannelCmd+0x56>
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	4a26      	ldr	r2, [pc, #152]	; (8009120 <TIM_CCxChannelCmd+0xc0>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d014      	beq.n	80090b6 <TIM_CCxChannelCmd+0x56>
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	4a25      	ldr	r2, [pc, #148]	; (8009124 <TIM_CCxChannelCmd+0xc4>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d010      	beq.n	80090b6 <TIM_CCxChannelCmd+0x56>
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	4a24      	ldr	r2, [pc, #144]	; (8009128 <TIM_CCxChannelCmd+0xc8>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d00c      	beq.n	80090b6 <TIM_CCxChannelCmd+0x56>
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	4a23      	ldr	r2, [pc, #140]	; (800912c <TIM_CCxChannelCmd+0xcc>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d008      	beq.n	80090b6 <TIM_CCxChannelCmd+0x56>
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	4a22      	ldr	r2, [pc, #136]	; (8009130 <TIM_CCxChannelCmd+0xd0>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d004      	beq.n	80090b6 <TIM_CCxChannelCmd+0x56>
 80090ac:	f641 5194 	movw	r1, #7572	; 0x1d94
 80090b0:	4820      	ldr	r0, [pc, #128]	; (8009134 <TIM_CCxChannelCmd+0xd4>)
 80090b2:	f7f8 fe0c 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d010      	beq.n	80090de <TIM_CCxChannelCmd+0x7e>
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	2b04      	cmp	r3, #4
 80090c0:	d00d      	beq.n	80090de <TIM_CCxChannelCmd+0x7e>
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	2b08      	cmp	r3, #8
 80090c6:	d00a      	beq.n	80090de <TIM_CCxChannelCmd+0x7e>
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	2b0c      	cmp	r3, #12
 80090cc:	d007      	beq.n	80090de <TIM_CCxChannelCmd+0x7e>
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	2b3c      	cmp	r3, #60	; 0x3c
 80090d2:	d004      	beq.n	80090de <TIM_CCxChannelCmd+0x7e>
 80090d4:	f641 5195 	movw	r1, #7573	; 0x1d95
 80090d8:	4816      	ldr	r0, [pc, #88]	; (8009134 <TIM_CCxChannelCmd+0xd4>)
 80090da:	f7f8 fdf8 	bl	8001cce <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	f003 031f 	and.w	r3, r3, #31
 80090e4:	2201      	movs	r2, #1
 80090e6:	fa02 f303 	lsl.w	r3, r2, r3
 80090ea:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	6a1a      	ldr	r2, [r3, #32]
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	43db      	mvns	r3, r3
 80090f4:	401a      	ands	r2, r3
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	6a1a      	ldr	r2, [r3, #32]
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	f003 031f 	and.w	r3, r3, #31
 8009104:	6879      	ldr	r1, [r7, #4]
 8009106:	fa01 f303 	lsl.w	r3, r1, r3
 800910a:	431a      	orrs	r2, r3
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	621a      	str	r2, [r3, #32]
}
 8009110:	bf00      	nop
 8009112:	3718      	adds	r7, #24
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}
 8009118:	40010000 	.word	0x40010000
 800911c:	40000400 	.word	0x40000400
 8009120:	40000800 	.word	0x40000800
 8009124:	40000c00 	.word	0x40000c00
 8009128:	40014000 	.word	0x40014000
 800912c:	40014400 	.word	0x40014400
 8009130:	40014800 	.word	0x40014800
 8009134:	08011620 	.word	0x08011620

08009138 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b084      	sub	sp, #16
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
 8009140:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a55      	ldr	r2, [pc, #340]	; (800929c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d018      	beq.n	800917e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009154:	d013      	beq.n	800917e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4a51      	ldr	r2, [pc, #324]	; (80092a0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d00e      	beq.n	800917e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	4a4f      	ldr	r2, [pc, #316]	; (80092a4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d009      	beq.n	800917e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	4a4e      	ldr	r2, [pc, #312]	; (80092a8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8009170:	4293      	cmp	r3, r2
 8009172:	d004      	beq.n	800917e <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009174:	f240 71b1 	movw	r1, #1969	; 0x7b1
 8009178:	484c      	ldr	r0, [pc, #304]	; (80092ac <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800917a:	f7f8 fda8 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d020      	beq.n	80091c8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	2b10      	cmp	r3, #16
 800918c:	d01c      	beq.n	80091c8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	2b20      	cmp	r3, #32
 8009194:	d018      	beq.n	80091c8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	2b30      	cmp	r3, #48	; 0x30
 800919c:	d014      	beq.n	80091c8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	2b40      	cmp	r3, #64	; 0x40
 80091a4:	d010      	beq.n	80091c8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	2b50      	cmp	r3, #80	; 0x50
 80091ac:	d00c      	beq.n	80091c8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	2b60      	cmp	r3, #96	; 0x60
 80091b4:	d008      	beq.n	80091c8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	2b70      	cmp	r3, #112	; 0x70
 80091bc:	d004      	beq.n	80091c8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80091be:	f240 71b2 	movw	r1, #1970	; 0x7b2
 80091c2:	483a      	ldr	r0, [pc, #232]	; (80092ac <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80091c4:	f7f8 fd83 	bl	8001cce <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	685b      	ldr	r3, [r3, #4]
 80091cc:	2b80      	cmp	r3, #128	; 0x80
 80091ce:	d008      	beq.n	80091e2 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d004      	beq.n	80091e2 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 80091d8:	f240 71b3 	movw	r1, #1971	; 0x7b3
 80091dc:	4833      	ldr	r0, [pc, #204]	; (80092ac <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80091de:	f7f8 fd76 	bl	8001cce <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091e8:	2b01      	cmp	r3, #1
 80091ea:	d101      	bne.n	80091f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80091ec:	2302      	movs	r3, #2
 80091ee:	e050      	b.n	8009292 <HAL_TIMEx_MasterConfigSynchronization+0x15a>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2201      	movs	r2, #1
 80091f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2202      	movs	r2, #2
 80091fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	689b      	ldr	r3, [r3, #8]
 800920e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009216:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	4313      	orrs	r3, r2
 8009220:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	68fa      	ldr	r2, [r7, #12]
 8009228:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4a1b      	ldr	r2, [pc, #108]	; (800929c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d018      	beq.n	8009266 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800923c:	d013      	beq.n	8009266 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4a17      	ldr	r2, [pc, #92]	; (80092a0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009244:	4293      	cmp	r3, r2
 8009246:	d00e      	beq.n	8009266 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a15      	ldr	r2, [pc, #84]	; (80092a4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d009      	beq.n	8009266 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4a14      	ldr	r2, [pc, #80]	; (80092a8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8009258:	4293      	cmp	r3, r2
 800925a:	d004      	beq.n	8009266 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a13      	ldr	r2, [pc, #76]	; (80092b0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d10c      	bne.n	8009280 <HAL_TIMEx_MasterConfigSynchronization+0x148>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800926c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	68ba      	ldr	r2, [r7, #8]
 8009274:	4313      	orrs	r3, r2
 8009276:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	68ba      	ldr	r2, [r7, #8]
 800927e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2201      	movs	r2, #1
 8009284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2200      	movs	r2, #0
 800928c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009290:	2300      	movs	r3, #0
}
 8009292:	4618      	mov	r0, r3
 8009294:	3710      	adds	r7, #16
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	40010000 	.word	0x40010000
 80092a0:	40000400 	.word	0x40000400
 80092a4:	40000800 	.word	0x40000800
 80092a8:	40000c00 	.word	0x40000c00
 80092ac:	08011658 	.word	0x08011658
 80092b0:	40014000 	.word	0x40014000

080092b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80092bc:	bf00      	nop
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr

080092c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80092dc:	b084      	sub	sp, #16
 80092de:	b580      	push	{r7, lr}
 80092e0:	b084      	sub	sp, #16
 80092e2:	af00      	add	r7, sp, #0
 80092e4:	6078      	str	r0, [r7, #4]
 80092e6:	f107 001c 	add.w	r0, r7, #28
 80092ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80092ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d122      	bne.n	800933a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092f8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009308:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800931c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800931e:	2b01      	cmp	r3, #1
 8009320:	d105      	bne.n	800932e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	68db      	ldr	r3, [r3, #12]
 8009326:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f001 fbee 	bl	800ab10 <USB_CoreReset>
 8009334:	4603      	mov	r3, r0
 8009336:	73fb      	strb	r3, [r7, #15]
 8009338:	e01a      	b.n	8009370 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	68db      	ldr	r3, [r3, #12]
 800933e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f001 fbe2 	bl	800ab10 <USB_CoreReset>
 800934c:	4603      	mov	r3, r0
 800934e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009350:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009352:	2b00      	cmp	r3, #0
 8009354:	d106      	bne.n	8009364 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800935a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	639a      	str	r2, [r3, #56]	; 0x38
 8009362:	e005      	b.n	8009370 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009368:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009372:	2b01      	cmp	r3, #1
 8009374:	d10b      	bne.n	800938e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	f043 0206 	orr.w	r2, r3, #6
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	f043 0220 	orr.w	r2, r3, #32
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800938e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009390:	4618      	mov	r0, r3
 8009392:	3710      	adds	r7, #16
 8009394:	46bd      	mov	sp, r7
 8009396:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800939a:	b004      	add	sp, #16
 800939c:	4770      	bx	lr
	...

080093a0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b087      	sub	sp, #28
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	4613      	mov	r3, r2
 80093ac:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80093ae:	79fb      	ldrb	r3, [r7, #7]
 80093b0:	2b02      	cmp	r3, #2
 80093b2:	d165      	bne.n	8009480 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	4a41      	ldr	r2, [pc, #260]	; (80094bc <USB_SetTurnaroundTime+0x11c>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d906      	bls.n	80093ca <USB_SetTurnaroundTime+0x2a>
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	4a40      	ldr	r2, [pc, #256]	; (80094c0 <USB_SetTurnaroundTime+0x120>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d202      	bcs.n	80093ca <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80093c4:	230f      	movs	r3, #15
 80093c6:	617b      	str	r3, [r7, #20]
 80093c8:	e062      	b.n	8009490 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	4a3c      	ldr	r2, [pc, #240]	; (80094c0 <USB_SetTurnaroundTime+0x120>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d306      	bcc.n	80093e0 <USB_SetTurnaroundTime+0x40>
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	4a3b      	ldr	r2, [pc, #236]	; (80094c4 <USB_SetTurnaroundTime+0x124>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d202      	bcs.n	80093e0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80093da:	230e      	movs	r3, #14
 80093dc:	617b      	str	r3, [r7, #20]
 80093de:	e057      	b.n	8009490 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	4a38      	ldr	r2, [pc, #224]	; (80094c4 <USB_SetTurnaroundTime+0x124>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d306      	bcc.n	80093f6 <USB_SetTurnaroundTime+0x56>
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	4a37      	ldr	r2, [pc, #220]	; (80094c8 <USB_SetTurnaroundTime+0x128>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d202      	bcs.n	80093f6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80093f0:	230d      	movs	r3, #13
 80093f2:	617b      	str	r3, [r7, #20]
 80093f4:	e04c      	b.n	8009490 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	4a33      	ldr	r2, [pc, #204]	; (80094c8 <USB_SetTurnaroundTime+0x128>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d306      	bcc.n	800940c <USB_SetTurnaroundTime+0x6c>
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	4a32      	ldr	r2, [pc, #200]	; (80094cc <USB_SetTurnaroundTime+0x12c>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d802      	bhi.n	800940c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009406:	230c      	movs	r3, #12
 8009408:	617b      	str	r3, [r7, #20]
 800940a:	e041      	b.n	8009490 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	4a2f      	ldr	r2, [pc, #188]	; (80094cc <USB_SetTurnaroundTime+0x12c>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d906      	bls.n	8009422 <USB_SetTurnaroundTime+0x82>
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	4a2e      	ldr	r2, [pc, #184]	; (80094d0 <USB_SetTurnaroundTime+0x130>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d802      	bhi.n	8009422 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800941c:	230b      	movs	r3, #11
 800941e:	617b      	str	r3, [r7, #20]
 8009420:	e036      	b.n	8009490 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	4a2a      	ldr	r2, [pc, #168]	; (80094d0 <USB_SetTurnaroundTime+0x130>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d906      	bls.n	8009438 <USB_SetTurnaroundTime+0x98>
 800942a:	68bb      	ldr	r3, [r7, #8]
 800942c:	4a29      	ldr	r2, [pc, #164]	; (80094d4 <USB_SetTurnaroundTime+0x134>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d802      	bhi.n	8009438 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009432:	230a      	movs	r3, #10
 8009434:	617b      	str	r3, [r7, #20]
 8009436:	e02b      	b.n	8009490 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	4a26      	ldr	r2, [pc, #152]	; (80094d4 <USB_SetTurnaroundTime+0x134>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d906      	bls.n	800944e <USB_SetTurnaroundTime+0xae>
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	4a25      	ldr	r2, [pc, #148]	; (80094d8 <USB_SetTurnaroundTime+0x138>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d202      	bcs.n	800944e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009448:	2309      	movs	r3, #9
 800944a:	617b      	str	r3, [r7, #20]
 800944c:	e020      	b.n	8009490 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	4a21      	ldr	r2, [pc, #132]	; (80094d8 <USB_SetTurnaroundTime+0x138>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d306      	bcc.n	8009464 <USB_SetTurnaroundTime+0xc4>
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	4a20      	ldr	r2, [pc, #128]	; (80094dc <USB_SetTurnaroundTime+0x13c>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d802      	bhi.n	8009464 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800945e:	2308      	movs	r3, #8
 8009460:	617b      	str	r3, [r7, #20]
 8009462:	e015      	b.n	8009490 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	4a1d      	ldr	r2, [pc, #116]	; (80094dc <USB_SetTurnaroundTime+0x13c>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d906      	bls.n	800947a <USB_SetTurnaroundTime+0xda>
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	4a1c      	ldr	r2, [pc, #112]	; (80094e0 <USB_SetTurnaroundTime+0x140>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d202      	bcs.n	800947a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009474:	2307      	movs	r3, #7
 8009476:	617b      	str	r3, [r7, #20]
 8009478:	e00a      	b.n	8009490 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800947a:	2306      	movs	r3, #6
 800947c:	617b      	str	r3, [r7, #20]
 800947e:	e007      	b.n	8009490 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009480:	79fb      	ldrb	r3, [r7, #7]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d102      	bne.n	800948c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009486:	2309      	movs	r3, #9
 8009488:	617b      	str	r3, [r7, #20]
 800948a:	e001      	b.n	8009490 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800948c:	2309      	movs	r3, #9
 800948e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	68db      	ldr	r3, [r3, #12]
 8009494:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	68da      	ldr	r2, [r3, #12]
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	029b      	lsls	r3, r3, #10
 80094a4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80094a8:	431a      	orrs	r2, r3
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80094ae:	2300      	movs	r3, #0
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	371c      	adds	r7, #28
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr
 80094bc:	00d8acbf 	.word	0x00d8acbf
 80094c0:	00e4e1c0 	.word	0x00e4e1c0
 80094c4:	00f42400 	.word	0x00f42400
 80094c8:	01067380 	.word	0x01067380
 80094cc:	011a499f 	.word	0x011a499f
 80094d0:	01312cff 	.word	0x01312cff
 80094d4:	014ca43f 	.word	0x014ca43f
 80094d8:	016e3600 	.word	0x016e3600
 80094dc:	01a6ab1f 	.word	0x01a6ab1f
 80094e0:	01e84800 	.word	0x01e84800

080094e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b083      	sub	sp, #12
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	f043 0201 	orr.w	r2, r3, #1
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80094f8:	2300      	movs	r3, #0
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	370c      	adds	r7, #12
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr

08009506 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009506:	b480      	push	{r7}
 8009508:	b083      	sub	sp, #12
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	f023 0201 	bic.w	r2, r3, #1
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800951a:	2300      	movs	r3, #0
}
 800951c:	4618      	mov	r0, r3
 800951e:	370c      	adds	r7, #12
 8009520:	46bd      	mov	sp, r7
 8009522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009526:	4770      	bx	lr

08009528 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b084      	sub	sp, #16
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
 8009530:	460b      	mov	r3, r1
 8009532:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009534:	2300      	movs	r3, #0
 8009536:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	68db      	ldr	r3, [r3, #12]
 800953c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009544:	78fb      	ldrb	r3, [r7, #3]
 8009546:	2b01      	cmp	r3, #1
 8009548:	d115      	bne.n	8009576 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	68db      	ldr	r3, [r3, #12]
 800954e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009556:	2001      	movs	r0, #1
 8009558:	f7f9 fc2e 	bl	8002db8 <HAL_Delay>
      ms++;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	3301      	adds	r3, #1
 8009560:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f001 fa45 	bl	800a9f2 <USB_GetMode>
 8009568:	4603      	mov	r3, r0
 800956a:	2b01      	cmp	r3, #1
 800956c:	d01e      	beq.n	80095ac <USB_SetCurrentMode+0x84>
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2b31      	cmp	r3, #49	; 0x31
 8009572:	d9f0      	bls.n	8009556 <USB_SetCurrentMode+0x2e>
 8009574:	e01a      	b.n	80095ac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009576:	78fb      	ldrb	r3, [r7, #3]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d115      	bne.n	80095a8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	68db      	ldr	r3, [r3, #12]
 8009580:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009588:	2001      	movs	r0, #1
 800958a:	f7f9 fc15 	bl	8002db8 <HAL_Delay>
      ms++;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	3301      	adds	r3, #1
 8009592:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f001 fa2c 	bl	800a9f2 <USB_GetMode>
 800959a:	4603      	mov	r3, r0
 800959c:	2b00      	cmp	r3, #0
 800959e:	d005      	beq.n	80095ac <USB_SetCurrentMode+0x84>
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2b31      	cmp	r3, #49	; 0x31
 80095a4:	d9f0      	bls.n	8009588 <USB_SetCurrentMode+0x60>
 80095a6:	e001      	b.n	80095ac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80095a8:	2301      	movs	r3, #1
 80095aa:	e005      	b.n	80095b8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2b32      	cmp	r3, #50	; 0x32
 80095b0:	d101      	bne.n	80095b6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	e000      	b.n	80095b8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80095b6:	2300      	movs	r3, #0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3710      	adds	r7, #16
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80095c0:	b084      	sub	sp, #16
 80095c2:	b580      	push	{r7, lr}
 80095c4:	b086      	sub	sp, #24
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
 80095ca:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80095ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80095d2:	2300      	movs	r3, #0
 80095d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80095da:	2300      	movs	r3, #0
 80095dc:	613b      	str	r3, [r7, #16]
 80095de:	e009      	b.n	80095f4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80095e0:	687a      	ldr	r2, [r7, #4]
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	3340      	adds	r3, #64	; 0x40
 80095e6:	009b      	lsls	r3, r3, #2
 80095e8:	4413      	add	r3, r2
 80095ea:	2200      	movs	r2, #0
 80095ec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	3301      	adds	r3, #1
 80095f2:	613b      	str	r3, [r7, #16]
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	2b0e      	cmp	r3, #14
 80095f8:	d9f2      	bls.n	80095e0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80095fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d11c      	bne.n	800963a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	68fa      	ldr	r2, [r7, #12]
 800960a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800960e:	f043 0302 	orr.w	r3, r3, #2
 8009612:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009618:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009624:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009630:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	639a      	str	r2, [r3, #56]	; 0x38
 8009638:	e00b      	b.n	8009652 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800963e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800964a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009658:	461a      	mov	r2, r3
 800965a:	2300      	movs	r3, #0
 800965c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009664:	4619      	mov	r1, r3
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800966c:	461a      	mov	r2, r3
 800966e:	680b      	ldr	r3, [r1, #0]
 8009670:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009674:	2b01      	cmp	r3, #1
 8009676:	d10c      	bne.n	8009692 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800967a:	2b00      	cmp	r3, #0
 800967c:	d104      	bne.n	8009688 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800967e:	2100      	movs	r1, #0
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f000 f965 	bl	8009950 <USB_SetDevSpeed>
 8009686:	e008      	b.n	800969a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009688:	2101      	movs	r1, #1
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f000 f960 	bl	8009950 <USB_SetDevSpeed>
 8009690:	e003      	b.n	800969a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009692:	2103      	movs	r1, #3
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 f95b 	bl	8009950 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800969a:	2110      	movs	r1, #16
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f000 f8f3 	bl	8009888 <USB_FlushTxFifo>
 80096a2:	4603      	mov	r3, r0
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d001      	beq.n	80096ac <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80096a8:	2301      	movs	r3, #1
 80096aa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f000 f91f 	bl	80098f0 <USB_FlushRxFifo>
 80096b2:	4603      	mov	r3, r0
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d001      	beq.n	80096bc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80096b8:	2301      	movs	r3, #1
 80096ba:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096c2:	461a      	mov	r2, r3
 80096c4:	2300      	movs	r3, #0
 80096c6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096ce:	461a      	mov	r2, r3
 80096d0:	2300      	movs	r3, #0
 80096d2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096da:	461a      	mov	r2, r3
 80096dc:	2300      	movs	r3, #0
 80096de:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80096e0:	2300      	movs	r3, #0
 80096e2:	613b      	str	r3, [r7, #16]
 80096e4:	e043      	b.n	800976e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	015a      	lsls	r2, r3, #5
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	4413      	add	r3, r2
 80096ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80096f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80096fc:	d118      	bne.n	8009730 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d10a      	bne.n	800971a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	015a      	lsls	r2, r3, #5
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	4413      	add	r3, r2
 800970c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009710:	461a      	mov	r2, r3
 8009712:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009716:	6013      	str	r3, [r2, #0]
 8009718:	e013      	b.n	8009742 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800971a:	693b      	ldr	r3, [r7, #16]
 800971c:	015a      	lsls	r2, r3, #5
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	4413      	add	r3, r2
 8009722:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009726:	461a      	mov	r2, r3
 8009728:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800972c:	6013      	str	r3, [r2, #0]
 800972e:	e008      	b.n	8009742 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	015a      	lsls	r2, r3, #5
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	4413      	add	r3, r2
 8009738:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800973c:	461a      	mov	r2, r3
 800973e:	2300      	movs	r3, #0
 8009740:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	015a      	lsls	r2, r3, #5
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	4413      	add	r3, r2
 800974a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800974e:	461a      	mov	r2, r3
 8009750:	2300      	movs	r3, #0
 8009752:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	015a      	lsls	r2, r3, #5
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	4413      	add	r3, r2
 800975c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009760:	461a      	mov	r2, r3
 8009762:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009766:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	3301      	adds	r3, #1
 800976c:	613b      	str	r3, [r7, #16]
 800976e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009770:	693a      	ldr	r2, [r7, #16]
 8009772:	429a      	cmp	r2, r3
 8009774:	d3b7      	bcc.n	80096e6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009776:	2300      	movs	r3, #0
 8009778:	613b      	str	r3, [r7, #16]
 800977a:	e043      	b.n	8009804 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	015a      	lsls	r2, r3, #5
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	4413      	add	r3, r2
 8009784:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800978e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009792:	d118      	bne.n	80097c6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d10a      	bne.n	80097b0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	015a      	lsls	r2, r3, #5
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	4413      	add	r3, r2
 80097a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097a6:	461a      	mov	r2, r3
 80097a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80097ac:	6013      	str	r3, [r2, #0]
 80097ae:	e013      	b.n	80097d8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	015a      	lsls	r2, r3, #5
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	4413      	add	r3, r2
 80097b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097bc:	461a      	mov	r2, r3
 80097be:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80097c2:	6013      	str	r3, [r2, #0]
 80097c4:	e008      	b.n	80097d8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	015a      	lsls	r2, r3, #5
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	4413      	add	r3, r2
 80097ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097d2:	461a      	mov	r2, r3
 80097d4:	2300      	movs	r3, #0
 80097d6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80097d8:	693b      	ldr	r3, [r7, #16]
 80097da:	015a      	lsls	r2, r3, #5
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	4413      	add	r3, r2
 80097e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097e4:	461a      	mov	r2, r3
 80097e6:	2300      	movs	r3, #0
 80097e8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	015a      	lsls	r2, r3, #5
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	4413      	add	r3, r2
 80097f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097f6:	461a      	mov	r2, r3
 80097f8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80097fc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	3301      	adds	r3, #1
 8009802:	613b      	str	r3, [r7, #16]
 8009804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009806:	693a      	ldr	r2, [r7, #16]
 8009808:	429a      	cmp	r2, r3
 800980a:	d3b7      	bcc.n	800977c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009812:	691b      	ldr	r3, [r3, #16]
 8009814:	68fa      	ldr	r2, [r7, #12]
 8009816:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800981a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800981e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2200      	movs	r2, #0
 8009824:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800982c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800982e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009830:	2b00      	cmp	r3, #0
 8009832:	d105      	bne.n	8009840 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	699b      	ldr	r3, [r3, #24]
 8009838:	f043 0210 	orr.w	r2, r3, #16
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	699a      	ldr	r2, [r3, #24]
 8009844:	4b0f      	ldr	r3, [pc, #60]	; (8009884 <USB_DevInit+0x2c4>)
 8009846:	4313      	orrs	r3, r2
 8009848:	687a      	ldr	r2, [r7, #4]
 800984a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800984c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800984e:	2b00      	cmp	r3, #0
 8009850:	d005      	beq.n	800985e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	699b      	ldr	r3, [r3, #24]
 8009856:	f043 0208 	orr.w	r2, r3, #8
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800985e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009860:	2b01      	cmp	r3, #1
 8009862:	d107      	bne.n	8009874 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	699b      	ldr	r3, [r3, #24]
 8009868:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800986c:	f043 0304 	orr.w	r3, r3, #4
 8009870:	687a      	ldr	r2, [r7, #4]
 8009872:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009874:	7dfb      	ldrb	r3, [r7, #23]
}
 8009876:	4618      	mov	r0, r3
 8009878:	3718      	adds	r7, #24
 800987a:	46bd      	mov	sp, r7
 800987c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009880:	b004      	add	sp, #16
 8009882:	4770      	bx	lr
 8009884:	803c3800 	.word	0x803c3800

08009888 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009888:	b480      	push	{r7}
 800988a:	b085      	sub	sp, #20
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
 8009890:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009892:	2300      	movs	r3, #0
 8009894:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	3301      	adds	r3, #1
 800989a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	4a13      	ldr	r2, [pc, #76]	; (80098ec <USB_FlushTxFifo+0x64>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d901      	bls.n	80098a8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80098a4:	2303      	movs	r3, #3
 80098a6:	e01b      	b.n	80098e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	691b      	ldr	r3, [r3, #16]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	daf2      	bge.n	8009896 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80098b0:	2300      	movs	r3, #0
 80098b2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	019b      	lsls	r3, r3, #6
 80098b8:	f043 0220 	orr.w	r2, r3, #32
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	3301      	adds	r3, #1
 80098c4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	4a08      	ldr	r2, [pc, #32]	; (80098ec <USB_FlushTxFifo+0x64>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d901      	bls.n	80098d2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80098ce:	2303      	movs	r3, #3
 80098d0:	e006      	b.n	80098e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	691b      	ldr	r3, [r3, #16]
 80098d6:	f003 0320 	and.w	r3, r3, #32
 80098da:	2b20      	cmp	r3, #32
 80098dc:	d0f0      	beq.n	80098c0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80098de:	2300      	movs	r3, #0
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3714      	adds	r7, #20
 80098e4:	46bd      	mov	sp, r7
 80098e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ea:	4770      	bx	lr
 80098ec:	00030d40 	.word	0x00030d40

080098f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80098f8:	2300      	movs	r3, #0
 80098fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	3301      	adds	r3, #1
 8009900:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	4a11      	ldr	r2, [pc, #68]	; (800994c <USB_FlushRxFifo+0x5c>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d901      	bls.n	800990e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800990a:	2303      	movs	r3, #3
 800990c:	e018      	b.n	8009940 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	691b      	ldr	r3, [r3, #16]
 8009912:	2b00      	cmp	r3, #0
 8009914:	daf2      	bge.n	80098fc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009916:	2300      	movs	r3, #0
 8009918:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2210      	movs	r2, #16
 800991e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	3301      	adds	r3, #1
 8009924:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	4a08      	ldr	r2, [pc, #32]	; (800994c <USB_FlushRxFifo+0x5c>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d901      	bls.n	8009932 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800992e:	2303      	movs	r3, #3
 8009930:	e006      	b.n	8009940 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	691b      	ldr	r3, [r3, #16]
 8009936:	f003 0310 	and.w	r3, r3, #16
 800993a:	2b10      	cmp	r3, #16
 800993c:	d0f0      	beq.n	8009920 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800993e:	2300      	movs	r3, #0
}
 8009940:	4618      	mov	r0, r3
 8009942:	3714      	adds	r7, #20
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr
 800994c:	00030d40 	.word	0x00030d40

08009950 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009950:	b480      	push	{r7}
 8009952:	b085      	sub	sp, #20
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
 8009958:	460b      	mov	r3, r1
 800995a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	78fb      	ldrb	r3, [r7, #3]
 800996a:	68f9      	ldr	r1, [r7, #12]
 800996c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009970:	4313      	orrs	r3, r2
 8009972:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009974:	2300      	movs	r3, #0
}
 8009976:	4618      	mov	r0, r3
 8009978:	3714      	adds	r7, #20
 800997a:	46bd      	mov	sp, r7
 800997c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009980:	4770      	bx	lr

08009982 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009982:	b480      	push	{r7}
 8009984:	b087      	sub	sp, #28
 8009986:	af00      	add	r7, sp, #0
 8009988:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009994:	689b      	ldr	r3, [r3, #8]
 8009996:	f003 0306 	and.w	r3, r3, #6
 800999a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d102      	bne.n	80099a8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80099a2:	2300      	movs	r3, #0
 80099a4:	75fb      	strb	r3, [r7, #23]
 80099a6:	e00a      	b.n	80099be <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	2b02      	cmp	r3, #2
 80099ac:	d002      	beq.n	80099b4 <USB_GetDevSpeed+0x32>
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	2b06      	cmp	r3, #6
 80099b2:	d102      	bne.n	80099ba <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80099b4:	2302      	movs	r3, #2
 80099b6:	75fb      	strb	r3, [r7, #23]
 80099b8:	e001      	b.n	80099be <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80099ba:	230f      	movs	r3, #15
 80099bc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80099be:	7dfb      	ldrb	r3, [r7, #23]
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	371c      	adds	r7, #28
 80099c4:	46bd      	mov	sp, r7
 80099c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ca:	4770      	bx	lr

080099cc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80099cc:	b480      	push	{r7}
 80099ce:	b085      	sub	sp, #20
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
 80099d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	781b      	ldrb	r3, [r3, #0]
 80099de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	785b      	ldrb	r3, [r3, #1]
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d13a      	bne.n	8009a5e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099ee:	69da      	ldr	r2, [r3, #28]
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	781b      	ldrb	r3, [r3, #0]
 80099f4:	f003 030f 	and.w	r3, r3, #15
 80099f8:	2101      	movs	r1, #1
 80099fa:	fa01 f303 	lsl.w	r3, r1, r3
 80099fe:	b29b      	uxth	r3, r3
 8009a00:	68f9      	ldr	r1, [r7, #12]
 8009a02:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a06:	4313      	orrs	r3, r2
 8009a08:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	015a      	lsls	r2, r3, #5
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	4413      	add	r3, r2
 8009a12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d155      	bne.n	8009acc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	015a      	lsls	r2, r3, #5
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	4413      	add	r3, r2
 8009a28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a2c:	681a      	ldr	r2, [r3, #0]
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	68db      	ldr	r3, [r3, #12]
 8009a32:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	791b      	ldrb	r3, [r3, #4]
 8009a3a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009a3c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	059b      	lsls	r3, r3, #22
 8009a42:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009a44:	4313      	orrs	r3, r2
 8009a46:	68ba      	ldr	r2, [r7, #8]
 8009a48:	0151      	lsls	r1, r2, #5
 8009a4a:	68fa      	ldr	r2, [r7, #12]
 8009a4c:	440a      	add	r2, r1
 8009a4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009a56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a5a:	6013      	str	r3, [r2, #0]
 8009a5c:	e036      	b.n	8009acc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a64:	69da      	ldr	r2, [r3, #28]
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	781b      	ldrb	r3, [r3, #0]
 8009a6a:	f003 030f 	and.w	r3, r3, #15
 8009a6e:	2101      	movs	r1, #1
 8009a70:	fa01 f303 	lsl.w	r3, r1, r3
 8009a74:	041b      	lsls	r3, r3, #16
 8009a76:	68f9      	ldr	r1, [r7, #12]
 8009a78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	015a      	lsls	r2, r3, #5
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	4413      	add	r3, r2
 8009a88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d11a      	bne.n	8009acc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	015a      	lsls	r2, r3, #5
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	4413      	add	r3, r2
 8009a9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009aa2:	681a      	ldr	r2, [r3, #0]
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	68db      	ldr	r3, [r3, #12]
 8009aa8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	791b      	ldrb	r3, [r3, #4]
 8009ab0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009ab2:	430b      	orrs	r3, r1
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	68ba      	ldr	r2, [r7, #8]
 8009ab8:	0151      	lsls	r1, r2, #5
 8009aba:	68fa      	ldr	r2, [r7, #12]
 8009abc:	440a      	add	r2, r1
 8009abe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ac2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009ac6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009aca:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009acc:	2300      	movs	r3, #0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3714      	adds	r7, #20
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad8:	4770      	bx	lr
	...

08009adc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b085      	sub	sp, #20
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	781b      	ldrb	r3, [r3, #0]
 8009aee:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	785b      	ldrb	r3, [r3, #1]
 8009af4:	2b01      	cmp	r3, #1
 8009af6:	d161      	bne.n	8009bbc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	015a      	lsls	r2, r3, #5
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	4413      	add	r3, r2
 8009b00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009b0a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009b0e:	d11f      	bne.n	8009b50 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	015a      	lsls	r2, r3, #5
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	4413      	add	r3, r2
 8009b18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	68ba      	ldr	r2, [r7, #8]
 8009b20:	0151      	lsls	r1, r2, #5
 8009b22:	68fa      	ldr	r2, [r7, #12]
 8009b24:	440a      	add	r2, r1
 8009b26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b2a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009b2e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	015a      	lsls	r2, r3, #5
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	4413      	add	r3, r2
 8009b38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	68ba      	ldr	r2, [r7, #8]
 8009b40:	0151      	lsls	r1, r2, #5
 8009b42:	68fa      	ldr	r2, [r7, #12]
 8009b44:	440a      	add	r2, r1
 8009b46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b4a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009b4e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	781b      	ldrb	r3, [r3, #0]
 8009b5c:	f003 030f 	and.w	r3, r3, #15
 8009b60:	2101      	movs	r1, #1
 8009b62:	fa01 f303 	lsl.w	r3, r1, r3
 8009b66:	b29b      	uxth	r3, r3
 8009b68:	43db      	mvns	r3, r3
 8009b6a:	68f9      	ldr	r1, [r7, #12]
 8009b6c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009b70:	4013      	ands	r3, r2
 8009b72:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b7a:	69da      	ldr	r2, [r3, #28]
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	781b      	ldrb	r3, [r3, #0]
 8009b80:	f003 030f 	and.w	r3, r3, #15
 8009b84:	2101      	movs	r1, #1
 8009b86:	fa01 f303 	lsl.w	r3, r1, r3
 8009b8a:	b29b      	uxth	r3, r3
 8009b8c:	43db      	mvns	r3, r3
 8009b8e:	68f9      	ldr	r1, [r7, #12]
 8009b90:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009b94:	4013      	ands	r3, r2
 8009b96:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	015a      	lsls	r2, r3, #5
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	4413      	add	r3, r2
 8009ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ba4:	681a      	ldr	r2, [r3, #0]
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	0159      	lsls	r1, r3, #5
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	440b      	add	r3, r1
 8009bae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bb2:	4619      	mov	r1, r3
 8009bb4:	4b35      	ldr	r3, [pc, #212]	; (8009c8c <USB_DeactivateEndpoint+0x1b0>)
 8009bb6:	4013      	ands	r3, r2
 8009bb8:	600b      	str	r3, [r1, #0]
 8009bba:	e060      	b.n	8009c7e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	015a      	lsls	r2, r3, #5
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009bce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009bd2:	d11f      	bne.n	8009c14 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	015a      	lsls	r2, r3, #5
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	4413      	add	r3, r2
 8009bdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	68ba      	ldr	r2, [r7, #8]
 8009be4:	0151      	lsls	r1, r2, #5
 8009be6:	68fa      	ldr	r2, [r7, #12]
 8009be8:	440a      	add	r2, r1
 8009bea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009bee:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009bf2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	015a      	lsls	r2, r3, #5
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	4413      	add	r3, r2
 8009bfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	68ba      	ldr	r2, [r7, #8]
 8009c04:	0151      	lsls	r1, r2, #5
 8009c06:	68fa      	ldr	r2, [r7, #12]
 8009c08:	440a      	add	r2, r1
 8009c0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c0e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009c12:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	f003 030f 	and.w	r3, r3, #15
 8009c24:	2101      	movs	r1, #1
 8009c26:	fa01 f303 	lsl.w	r3, r1, r3
 8009c2a:	041b      	lsls	r3, r3, #16
 8009c2c:	43db      	mvns	r3, r3
 8009c2e:	68f9      	ldr	r1, [r7, #12]
 8009c30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009c34:	4013      	ands	r3, r2
 8009c36:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c3e:	69da      	ldr	r2, [r3, #28]
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	781b      	ldrb	r3, [r3, #0]
 8009c44:	f003 030f 	and.w	r3, r3, #15
 8009c48:	2101      	movs	r1, #1
 8009c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8009c4e:	041b      	lsls	r3, r3, #16
 8009c50:	43db      	mvns	r3, r3
 8009c52:	68f9      	ldr	r1, [r7, #12]
 8009c54:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009c58:	4013      	ands	r3, r2
 8009c5a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	015a      	lsls	r2, r3, #5
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	4413      	add	r3, r2
 8009c64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c68:	681a      	ldr	r2, [r3, #0]
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	0159      	lsls	r1, r3, #5
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	440b      	add	r3, r1
 8009c72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c76:	4619      	mov	r1, r3
 8009c78:	4b05      	ldr	r3, [pc, #20]	; (8009c90 <USB_DeactivateEndpoint+0x1b4>)
 8009c7a:	4013      	ands	r3, r2
 8009c7c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009c7e:	2300      	movs	r3, #0
}
 8009c80:	4618      	mov	r0, r3
 8009c82:	3714      	adds	r7, #20
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr
 8009c8c:	ec337800 	.word	0xec337800
 8009c90:	eff37800 	.word	0xeff37800

08009c94 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b08a      	sub	sp, #40	; 0x28
 8009c98:	af02      	add	r7, sp, #8
 8009c9a:	60f8      	str	r0, [r7, #12]
 8009c9c:	60b9      	str	r1, [r7, #8]
 8009c9e:	4613      	mov	r3, r2
 8009ca0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	781b      	ldrb	r3, [r3, #0]
 8009caa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	785b      	ldrb	r3, [r3, #1]
 8009cb0:	2b01      	cmp	r3, #1
 8009cb2:	f040 815c 	bne.w	8009f6e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	699b      	ldr	r3, [r3, #24]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d132      	bne.n	8009d24 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009cbe:	69bb      	ldr	r3, [r7, #24]
 8009cc0:	015a      	lsls	r2, r3, #5
 8009cc2:	69fb      	ldr	r3, [r7, #28]
 8009cc4:	4413      	add	r3, r2
 8009cc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cca:	691b      	ldr	r3, [r3, #16]
 8009ccc:	69ba      	ldr	r2, [r7, #24]
 8009cce:	0151      	lsls	r1, r2, #5
 8009cd0:	69fa      	ldr	r2, [r7, #28]
 8009cd2:	440a      	add	r2, r1
 8009cd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009cd8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009cdc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009ce0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009ce2:	69bb      	ldr	r3, [r7, #24]
 8009ce4:	015a      	lsls	r2, r3, #5
 8009ce6:	69fb      	ldr	r3, [r7, #28]
 8009ce8:	4413      	add	r3, r2
 8009cea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cee:	691b      	ldr	r3, [r3, #16]
 8009cf0:	69ba      	ldr	r2, [r7, #24]
 8009cf2:	0151      	lsls	r1, r2, #5
 8009cf4:	69fa      	ldr	r2, [r7, #28]
 8009cf6:	440a      	add	r2, r1
 8009cf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009cfc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009d00:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009d02:	69bb      	ldr	r3, [r7, #24]
 8009d04:	015a      	lsls	r2, r3, #5
 8009d06:	69fb      	ldr	r3, [r7, #28]
 8009d08:	4413      	add	r3, r2
 8009d0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d0e:	691b      	ldr	r3, [r3, #16]
 8009d10:	69ba      	ldr	r2, [r7, #24]
 8009d12:	0151      	lsls	r1, r2, #5
 8009d14:	69fa      	ldr	r2, [r7, #28]
 8009d16:	440a      	add	r2, r1
 8009d18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d1c:	0cdb      	lsrs	r3, r3, #19
 8009d1e:	04db      	lsls	r3, r3, #19
 8009d20:	6113      	str	r3, [r2, #16]
 8009d22:	e074      	b.n	8009e0e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009d24:	69bb      	ldr	r3, [r7, #24]
 8009d26:	015a      	lsls	r2, r3, #5
 8009d28:	69fb      	ldr	r3, [r7, #28]
 8009d2a:	4413      	add	r3, r2
 8009d2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d30:	691b      	ldr	r3, [r3, #16]
 8009d32:	69ba      	ldr	r2, [r7, #24]
 8009d34:	0151      	lsls	r1, r2, #5
 8009d36:	69fa      	ldr	r2, [r7, #28]
 8009d38:	440a      	add	r2, r1
 8009d3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d3e:	0cdb      	lsrs	r3, r3, #19
 8009d40:	04db      	lsls	r3, r3, #19
 8009d42:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009d44:	69bb      	ldr	r3, [r7, #24]
 8009d46:	015a      	lsls	r2, r3, #5
 8009d48:	69fb      	ldr	r3, [r7, #28]
 8009d4a:	4413      	add	r3, r2
 8009d4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d50:	691b      	ldr	r3, [r3, #16]
 8009d52:	69ba      	ldr	r2, [r7, #24]
 8009d54:	0151      	lsls	r1, r2, #5
 8009d56:	69fa      	ldr	r2, [r7, #28]
 8009d58:	440a      	add	r2, r1
 8009d5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d5e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009d62:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009d66:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009d68:	69bb      	ldr	r3, [r7, #24]
 8009d6a:	015a      	lsls	r2, r3, #5
 8009d6c:	69fb      	ldr	r3, [r7, #28]
 8009d6e:	4413      	add	r3, r2
 8009d70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d74:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	6999      	ldr	r1, [r3, #24]
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	68db      	ldr	r3, [r3, #12]
 8009d7e:	440b      	add	r3, r1
 8009d80:	1e59      	subs	r1, r3, #1
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	68db      	ldr	r3, [r3, #12]
 8009d86:	fbb1 f3f3 	udiv	r3, r1, r3
 8009d8a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009d8c:	4b9d      	ldr	r3, [pc, #628]	; (800a004 <USB_EPStartXfer+0x370>)
 8009d8e:	400b      	ands	r3, r1
 8009d90:	69b9      	ldr	r1, [r7, #24]
 8009d92:	0148      	lsls	r0, r1, #5
 8009d94:	69f9      	ldr	r1, [r7, #28]
 8009d96:	4401      	add	r1, r0
 8009d98:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009da0:	69bb      	ldr	r3, [r7, #24]
 8009da2:	015a      	lsls	r2, r3, #5
 8009da4:	69fb      	ldr	r3, [r7, #28]
 8009da6:	4413      	add	r3, r2
 8009da8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dac:	691a      	ldr	r2, [r3, #16]
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	699b      	ldr	r3, [r3, #24]
 8009db2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009db6:	69b9      	ldr	r1, [r7, #24]
 8009db8:	0148      	lsls	r0, r1, #5
 8009dba:	69f9      	ldr	r1, [r7, #28]
 8009dbc:	4401      	add	r1, r0
 8009dbe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009dc6:	68bb      	ldr	r3, [r7, #8]
 8009dc8:	791b      	ldrb	r3, [r3, #4]
 8009dca:	2b01      	cmp	r3, #1
 8009dcc:	d11f      	bne.n	8009e0e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009dce:	69bb      	ldr	r3, [r7, #24]
 8009dd0:	015a      	lsls	r2, r3, #5
 8009dd2:	69fb      	ldr	r3, [r7, #28]
 8009dd4:	4413      	add	r3, r2
 8009dd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dda:	691b      	ldr	r3, [r3, #16]
 8009ddc:	69ba      	ldr	r2, [r7, #24]
 8009dde:	0151      	lsls	r1, r2, #5
 8009de0:	69fa      	ldr	r2, [r7, #28]
 8009de2:	440a      	add	r2, r1
 8009de4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009de8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009dec:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009dee:	69bb      	ldr	r3, [r7, #24]
 8009df0:	015a      	lsls	r2, r3, #5
 8009df2:	69fb      	ldr	r3, [r7, #28]
 8009df4:	4413      	add	r3, r2
 8009df6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dfa:	691b      	ldr	r3, [r3, #16]
 8009dfc:	69ba      	ldr	r2, [r7, #24]
 8009dfe:	0151      	lsls	r1, r2, #5
 8009e00:	69fa      	ldr	r2, [r7, #28]
 8009e02:	440a      	add	r2, r1
 8009e04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e08:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009e0c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8009e0e:	79fb      	ldrb	r3, [r7, #7]
 8009e10:	2b01      	cmp	r3, #1
 8009e12:	d14b      	bne.n	8009eac <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	695b      	ldr	r3, [r3, #20]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d009      	beq.n	8009e30 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009e1c:	69bb      	ldr	r3, [r7, #24]
 8009e1e:	015a      	lsls	r2, r3, #5
 8009e20:	69fb      	ldr	r3, [r7, #28]
 8009e22:	4413      	add	r3, r2
 8009e24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e28:	461a      	mov	r2, r3
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	695b      	ldr	r3, [r3, #20]
 8009e2e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	791b      	ldrb	r3, [r3, #4]
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	d128      	bne.n	8009e8a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009e38:	69fb      	ldr	r3, [r7, #28]
 8009e3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e3e:	689b      	ldr	r3, [r3, #8]
 8009e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d110      	bne.n	8009e6a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009e48:	69bb      	ldr	r3, [r7, #24]
 8009e4a:	015a      	lsls	r2, r3, #5
 8009e4c:	69fb      	ldr	r3, [r7, #28]
 8009e4e:	4413      	add	r3, r2
 8009e50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	69ba      	ldr	r2, [r7, #24]
 8009e58:	0151      	lsls	r1, r2, #5
 8009e5a:	69fa      	ldr	r2, [r7, #28]
 8009e5c:	440a      	add	r2, r1
 8009e5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e62:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009e66:	6013      	str	r3, [r2, #0]
 8009e68:	e00f      	b.n	8009e8a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009e6a:	69bb      	ldr	r3, [r7, #24]
 8009e6c:	015a      	lsls	r2, r3, #5
 8009e6e:	69fb      	ldr	r3, [r7, #28]
 8009e70:	4413      	add	r3, r2
 8009e72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	69ba      	ldr	r2, [r7, #24]
 8009e7a:	0151      	lsls	r1, r2, #5
 8009e7c:	69fa      	ldr	r2, [r7, #28]
 8009e7e:	440a      	add	r2, r1
 8009e80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e88:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009e8a:	69bb      	ldr	r3, [r7, #24]
 8009e8c:	015a      	lsls	r2, r3, #5
 8009e8e:	69fb      	ldr	r3, [r7, #28]
 8009e90:	4413      	add	r3, r2
 8009e92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	69ba      	ldr	r2, [r7, #24]
 8009e9a:	0151      	lsls	r1, r2, #5
 8009e9c:	69fa      	ldr	r2, [r7, #28]
 8009e9e:	440a      	add	r2, r1
 8009ea0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ea4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009ea8:	6013      	str	r3, [r2, #0]
 8009eaa:	e133      	b.n	800a114 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009eac:	69bb      	ldr	r3, [r7, #24]
 8009eae:	015a      	lsls	r2, r3, #5
 8009eb0:	69fb      	ldr	r3, [r7, #28]
 8009eb2:	4413      	add	r3, r2
 8009eb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	69ba      	ldr	r2, [r7, #24]
 8009ebc:	0151      	lsls	r1, r2, #5
 8009ebe:	69fa      	ldr	r2, [r7, #28]
 8009ec0:	440a      	add	r2, r1
 8009ec2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ec6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009eca:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	791b      	ldrb	r3, [r3, #4]
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d015      	beq.n	8009f00 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	699b      	ldr	r3, [r3, #24]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	f000 811b 	beq.w	800a114 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009ede:	69fb      	ldr	r3, [r7, #28]
 8009ee0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ee4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	781b      	ldrb	r3, [r3, #0]
 8009eea:	f003 030f 	and.w	r3, r3, #15
 8009eee:	2101      	movs	r1, #1
 8009ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8009ef4:	69f9      	ldr	r1, [r7, #28]
 8009ef6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009efa:	4313      	orrs	r3, r2
 8009efc:	634b      	str	r3, [r1, #52]	; 0x34
 8009efe:	e109      	b.n	800a114 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009f00:	69fb      	ldr	r3, [r7, #28]
 8009f02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d110      	bne.n	8009f32 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009f10:	69bb      	ldr	r3, [r7, #24]
 8009f12:	015a      	lsls	r2, r3, #5
 8009f14:	69fb      	ldr	r3, [r7, #28]
 8009f16:	4413      	add	r3, r2
 8009f18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	69ba      	ldr	r2, [r7, #24]
 8009f20:	0151      	lsls	r1, r2, #5
 8009f22:	69fa      	ldr	r2, [r7, #28]
 8009f24:	440a      	add	r2, r1
 8009f26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f2a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009f2e:	6013      	str	r3, [r2, #0]
 8009f30:	e00f      	b.n	8009f52 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009f32:	69bb      	ldr	r3, [r7, #24]
 8009f34:	015a      	lsls	r2, r3, #5
 8009f36:	69fb      	ldr	r3, [r7, #28]
 8009f38:	4413      	add	r3, r2
 8009f3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	69ba      	ldr	r2, [r7, #24]
 8009f42:	0151      	lsls	r1, r2, #5
 8009f44:	69fa      	ldr	r2, [r7, #28]
 8009f46:	440a      	add	r2, r1
 8009f48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f50:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	6919      	ldr	r1, [r3, #16]
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	781a      	ldrb	r2, [r3, #0]
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	699b      	ldr	r3, [r3, #24]
 8009f5e:	b298      	uxth	r0, r3
 8009f60:	79fb      	ldrb	r3, [r7, #7]
 8009f62:	9300      	str	r3, [sp, #0]
 8009f64:	4603      	mov	r3, r0
 8009f66:	68f8      	ldr	r0, [r7, #12]
 8009f68:	f000 fade 	bl	800a528 <USB_WritePacket>
 8009f6c:	e0d2      	b.n	800a114 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009f6e:	69bb      	ldr	r3, [r7, #24]
 8009f70:	015a      	lsls	r2, r3, #5
 8009f72:	69fb      	ldr	r3, [r7, #28]
 8009f74:	4413      	add	r3, r2
 8009f76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f7a:	691b      	ldr	r3, [r3, #16]
 8009f7c:	69ba      	ldr	r2, [r7, #24]
 8009f7e:	0151      	lsls	r1, r2, #5
 8009f80:	69fa      	ldr	r2, [r7, #28]
 8009f82:	440a      	add	r2, r1
 8009f84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f88:	0cdb      	lsrs	r3, r3, #19
 8009f8a:	04db      	lsls	r3, r3, #19
 8009f8c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009f8e:	69bb      	ldr	r3, [r7, #24]
 8009f90:	015a      	lsls	r2, r3, #5
 8009f92:	69fb      	ldr	r3, [r7, #28]
 8009f94:	4413      	add	r3, r2
 8009f96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f9a:	691b      	ldr	r3, [r3, #16]
 8009f9c:	69ba      	ldr	r2, [r7, #24]
 8009f9e:	0151      	lsls	r1, r2, #5
 8009fa0:	69fa      	ldr	r2, [r7, #28]
 8009fa2:	440a      	add	r2, r1
 8009fa4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009fa8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009fac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009fb0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	699b      	ldr	r3, [r3, #24]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d126      	bne.n	800a008 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009fba:	69bb      	ldr	r3, [r7, #24]
 8009fbc:	015a      	lsls	r2, r3, #5
 8009fbe:	69fb      	ldr	r3, [r7, #28]
 8009fc0:	4413      	add	r3, r2
 8009fc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009fc6:	691a      	ldr	r2, [r3, #16]
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	68db      	ldr	r3, [r3, #12]
 8009fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fd0:	69b9      	ldr	r1, [r7, #24]
 8009fd2:	0148      	lsls	r0, r1, #5
 8009fd4:	69f9      	ldr	r1, [r7, #28]
 8009fd6:	4401      	add	r1, r0
 8009fd8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009fe0:	69bb      	ldr	r3, [r7, #24]
 8009fe2:	015a      	lsls	r2, r3, #5
 8009fe4:	69fb      	ldr	r3, [r7, #28]
 8009fe6:	4413      	add	r3, r2
 8009fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009fec:	691b      	ldr	r3, [r3, #16]
 8009fee:	69ba      	ldr	r2, [r7, #24]
 8009ff0:	0151      	lsls	r1, r2, #5
 8009ff2:	69fa      	ldr	r2, [r7, #28]
 8009ff4:	440a      	add	r2, r1
 8009ff6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ffa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009ffe:	6113      	str	r3, [r2, #16]
 800a000:	e03a      	b.n	800a078 <USB_EPStartXfer+0x3e4>
 800a002:	bf00      	nop
 800a004:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	699a      	ldr	r2, [r3, #24]
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	68db      	ldr	r3, [r3, #12]
 800a010:	4413      	add	r3, r2
 800a012:	1e5a      	subs	r2, r3, #1
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	68db      	ldr	r3, [r3, #12]
 800a018:	fbb2 f3f3 	udiv	r3, r2, r3
 800a01c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	68db      	ldr	r3, [r3, #12]
 800a022:	8afa      	ldrh	r2, [r7, #22]
 800a024:	fb03 f202 	mul.w	r2, r3, r2
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a02c:	69bb      	ldr	r3, [r7, #24]
 800a02e:	015a      	lsls	r2, r3, #5
 800a030:	69fb      	ldr	r3, [r7, #28]
 800a032:	4413      	add	r3, r2
 800a034:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a038:	691a      	ldr	r2, [r3, #16]
 800a03a:	8afb      	ldrh	r3, [r7, #22]
 800a03c:	04d9      	lsls	r1, r3, #19
 800a03e:	4b38      	ldr	r3, [pc, #224]	; (800a120 <USB_EPStartXfer+0x48c>)
 800a040:	400b      	ands	r3, r1
 800a042:	69b9      	ldr	r1, [r7, #24]
 800a044:	0148      	lsls	r0, r1, #5
 800a046:	69f9      	ldr	r1, [r7, #28]
 800a048:	4401      	add	r1, r0
 800a04a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a04e:	4313      	orrs	r3, r2
 800a050:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a052:	69bb      	ldr	r3, [r7, #24]
 800a054:	015a      	lsls	r2, r3, #5
 800a056:	69fb      	ldr	r3, [r7, #28]
 800a058:	4413      	add	r3, r2
 800a05a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a05e:	691a      	ldr	r2, [r3, #16]
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	69db      	ldr	r3, [r3, #28]
 800a064:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a068:	69b9      	ldr	r1, [r7, #24]
 800a06a:	0148      	lsls	r0, r1, #5
 800a06c:	69f9      	ldr	r1, [r7, #28]
 800a06e:	4401      	add	r1, r0
 800a070:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a074:	4313      	orrs	r3, r2
 800a076:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a078:	79fb      	ldrb	r3, [r7, #7]
 800a07a:	2b01      	cmp	r3, #1
 800a07c:	d10d      	bne.n	800a09a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d009      	beq.n	800a09a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	6919      	ldr	r1, [r3, #16]
 800a08a:	69bb      	ldr	r3, [r7, #24]
 800a08c:	015a      	lsls	r2, r3, #5
 800a08e:	69fb      	ldr	r3, [r7, #28]
 800a090:	4413      	add	r3, r2
 800a092:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a096:	460a      	mov	r2, r1
 800a098:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	791b      	ldrb	r3, [r3, #4]
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d128      	bne.n	800a0f4 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a0a2:	69fb      	ldr	r3, [r7, #28]
 800a0a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0a8:	689b      	ldr	r3, [r3, #8]
 800a0aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d110      	bne.n	800a0d4 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a0b2:	69bb      	ldr	r3, [r7, #24]
 800a0b4:	015a      	lsls	r2, r3, #5
 800a0b6:	69fb      	ldr	r3, [r7, #28]
 800a0b8:	4413      	add	r3, r2
 800a0ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	69ba      	ldr	r2, [r7, #24]
 800a0c2:	0151      	lsls	r1, r2, #5
 800a0c4:	69fa      	ldr	r2, [r7, #28]
 800a0c6:	440a      	add	r2, r1
 800a0c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a0cc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a0d0:	6013      	str	r3, [r2, #0]
 800a0d2:	e00f      	b.n	800a0f4 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a0d4:	69bb      	ldr	r3, [r7, #24]
 800a0d6:	015a      	lsls	r2, r3, #5
 800a0d8:	69fb      	ldr	r3, [r7, #28]
 800a0da:	4413      	add	r3, r2
 800a0dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	69ba      	ldr	r2, [r7, #24]
 800a0e4:	0151      	lsls	r1, r2, #5
 800a0e6:	69fa      	ldr	r2, [r7, #28]
 800a0e8:	440a      	add	r2, r1
 800a0ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a0ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a0f2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a0f4:	69bb      	ldr	r3, [r7, #24]
 800a0f6:	015a      	lsls	r2, r3, #5
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	4413      	add	r3, r2
 800a0fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	69ba      	ldr	r2, [r7, #24]
 800a104:	0151      	lsls	r1, r2, #5
 800a106:	69fa      	ldr	r2, [r7, #28]
 800a108:	440a      	add	r2, r1
 800a10a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a10e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a112:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a114:	2300      	movs	r3, #0
}
 800a116:	4618      	mov	r0, r3
 800a118:	3720      	adds	r7, #32
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}
 800a11e:	bf00      	nop
 800a120:	1ff80000 	.word	0x1ff80000

0800a124 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a124:	b480      	push	{r7}
 800a126:	b087      	sub	sp, #28
 800a128:	af00      	add	r7, sp, #0
 800a12a:	60f8      	str	r0, [r7, #12]
 800a12c:	60b9      	str	r1, [r7, #8]
 800a12e:	4613      	mov	r3, r2
 800a130:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	781b      	ldrb	r3, [r3, #0]
 800a13a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	785b      	ldrb	r3, [r3, #1]
 800a140:	2b01      	cmp	r3, #1
 800a142:	f040 80ce 	bne.w	800a2e2 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	699b      	ldr	r3, [r3, #24]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d132      	bne.n	800a1b4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a14e:	693b      	ldr	r3, [r7, #16]
 800a150:	015a      	lsls	r2, r3, #5
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	4413      	add	r3, r2
 800a156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a15a:	691b      	ldr	r3, [r3, #16]
 800a15c:	693a      	ldr	r2, [r7, #16]
 800a15e:	0151      	lsls	r1, r2, #5
 800a160:	697a      	ldr	r2, [r7, #20]
 800a162:	440a      	add	r2, r1
 800a164:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a168:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a16c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a170:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	015a      	lsls	r2, r3, #5
 800a176:	697b      	ldr	r3, [r7, #20]
 800a178:	4413      	add	r3, r2
 800a17a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a17e:	691b      	ldr	r3, [r3, #16]
 800a180:	693a      	ldr	r2, [r7, #16]
 800a182:	0151      	lsls	r1, r2, #5
 800a184:	697a      	ldr	r2, [r7, #20]
 800a186:	440a      	add	r2, r1
 800a188:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a18c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a190:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	015a      	lsls	r2, r3, #5
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	4413      	add	r3, r2
 800a19a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a19e:	691b      	ldr	r3, [r3, #16]
 800a1a0:	693a      	ldr	r2, [r7, #16]
 800a1a2:	0151      	lsls	r1, r2, #5
 800a1a4:	697a      	ldr	r2, [r7, #20]
 800a1a6:	440a      	add	r2, r1
 800a1a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1ac:	0cdb      	lsrs	r3, r3, #19
 800a1ae:	04db      	lsls	r3, r3, #19
 800a1b0:	6113      	str	r3, [r2, #16]
 800a1b2:	e04e      	b.n	800a252 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a1b4:	693b      	ldr	r3, [r7, #16]
 800a1b6:	015a      	lsls	r2, r3, #5
 800a1b8:	697b      	ldr	r3, [r7, #20]
 800a1ba:	4413      	add	r3, r2
 800a1bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1c0:	691b      	ldr	r3, [r3, #16]
 800a1c2:	693a      	ldr	r2, [r7, #16]
 800a1c4:	0151      	lsls	r1, r2, #5
 800a1c6:	697a      	ldr	r2, [r7, #20]
 800a1c8:	440a      	add	r2, r1
 800a1ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1ce:	0cdb      	lsrs	r3, r3, #19
 800a1d0:	04db      	lsls	r3, r3, #19
 800a1d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a1d4:	693b      	ldr	r3, [r7, #16]
 800a1d6:	015a      	lsls	r2, r3, #5
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	4413      	add	r3, r2
 800a1dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1e0:	691b      	ldr	r3, [r3, #16]
 800a1e2:	693a      	ldr	r2, [r7, #16]
 800a1e4:	0151      	lsls	r1, r2, #5
 800a1e6:	697a      	ldr	r2, [r7, #20]
 800a1e8:	440a      	add	r2, r1
 800a1ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1ee:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a1f2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a1f6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	699a      	ldr	r2, [r3, #24]
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	68db      	ldr	r3, [r3, #12]
 800a200:	429a      	cmp	r2, r3
 800a202:	d903      	bls.n	800a20c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	68da      	ldr	r2, [r3, #12]
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	015a      	lsls	r2, r3, #5
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	4413      	add	r3, r2
 800a214:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a218:	691b      	ldr	r3, [r3, #16]
 800a21a:	693a      	ldr	r2, [r7, #16]
 800a21c:	0151      	lsls	r1, r2, #5
 800a21e:	697a      	ldr	r2, [r7, #20]
 800a220:	440a      	add	r2, r1
 800a222:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a226:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a22a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	015a      	lsls	r2, r3, #5
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	4413      	add	r3, r2
 800a234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a238:	691a      	ldr	r2, [r3, #16]
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	699b      	ldr	r3, [r3, #24]
 800a23e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a242:	6939      	ldr	r1, [r7, #16]
 800a244:	0148      	lsls	r0, r1, #5
 800a246:	6979      	ldr	r1, [r7, #20]
 800a248:	4401      	add	r1, r0
 800a24a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a24e:	4313      	orrs	r3, r2
 800a250:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a252:	79fb      	ldrb	r3, [r7, #7]
 800a254:	2b01      	cmp	r3, #1
 800a256:	d11e      	bne.n	800a296 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	695b      	ldr	r3, [r3, #20]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d009      	beq.n	800a274 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a260:	693b      	ldr	r3, [r7, #16]
 800a262:	015a      	lsls	r2, r3, #5
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	4413      	add	r3, r2
 800a268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a26c:	461a      	mov	r2, r3
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	695b      	ldr	r3, [r3, #20]
 800a272:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a274:	693b      	ldr	r3, [r7, #16]
 800a276:	015a      	lsls	r2, r3, #5
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	4413      	add	r3, r2
 800a27c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	693a      	ldr	r2, [r7, #16]
 800a284:	0151      	lsls	r1, r2, #5
 800a286:	697a      	ldr	r2, [r7, #20]
 800a288:	440a      	add	r2, r1
 800a28a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a28e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a292:	6013      	str	r3, [r2, #0]
 800a294:	e097      	b.n	800a3c6 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	015a      	lsls	r2, r3, #5
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	4413      	add	r3, r2
 800a29e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	693a      	ldr	r2, [r7, #16]
 800a2a6:	0151      	lsls	r1, r2, #5
 800a2a8:	697a      	ldr	r2, [r7, #20]
 800a2aa:	440a      	add	r2, r1
 800a2ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a2b0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a2b4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	699b      	ldr	r3, [r3, #24]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	f000 8083 	beq.w	800a3c6 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	781b      	ldrb	r3, [r3, #0]
 800a2cc:	f003 030f 	and.w	r3, r3, #15
 800a2d0:	2101      	movs	r1, #1
 800a2d2:	fa01 f303 	lsl.w	r3, r1, r3
 800a2d6:	6979      	ldr	r1, [r7, #20]
 800a2d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a2dc:	4313      	orrs	r3, r2
 800a2de:	634b      	str	r3, [r1, #52]	; 0x34
 800a2e0:	e071      	b.n	800a3c6 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a2e2:	693b      	ldr	r3, [r7, #16]
 800a2e4:	015a      	lsls	r2, r3, #5
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	4413      	add	r3, r2
 800a2ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2ee:	691b      	ldr	r3, [r3, #16]
 800a2f0:	693a      	ldr	r2, [r7, #16]
 800a2f2:	0151      	lsls	r1, r2, #5
 800a2f4:	697a      	ldr	r2, [r7, #20]
 800a2f6:	440a      	add	r2, r1
 800a2f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2fc:	0cdb      	lsrs	r3, r3, #19
 800a2fe:	04db      	lsls	r3, r3, #19
 800a300:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a302:	693b      	ldr	r3, [r7, #16]
 800a304:	015a      	lsls	r2, r3, #5
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	4413      	add	r3, r2
 800a30a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a30e:	691b      	ldr	r3, [r3, #16]
 800a310:	693a      	ldr	r2, [r7, #16]
 800a312:	0151      	lsls	r1, r2, #5
 800a314:	697a      	ldr	r2, [r7, #20]
 800a316:	440a      	add	r2, r1
 800a318:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a31c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a320:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a324:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	699b      	ldr	r3, [r3, #24]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d003      	beq.n	800a336 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	68da      	ldr	r2, [r3, #12]
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	68da      	ldr	r2, [r3, #12]
 800a33a:	68bb      	ldr	r3, [r7, #8]
 800a33c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	015a      	lsls	r2, r3, #5
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	4413      	add	r3, r2
 800a346:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a34a:	691b      	ldr	r3, [r3, #16]
 800a34c:	693a      	ldr	r2, [r7, #16]
 800a34e:	0151      	lsls	r1, r2, #5
 800a350:	697a      	ldr	r2, [r7, #20]
 800a352:	440a      	add	r2, r1
 800a354:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a358:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a35c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	015a      	lsls	r2, r3, #5
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	4413      	add	r3, r2
 800a366:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a36a:	691a      	ldr	r2, [r3, #16]
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	69db      	ldr	r3, [r3, #28]
 800a370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a374:	6939      	ldr	r1, [r7, #16]
 800a376:	0148      	lsls	r0, r1, #5
 800a378:	6979      	ldr	r1, [r7, #20]
 800a37a:	4401      	add	r1, r0
 800a37c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a380:	4313      	orrs	r3, r2
 800a382:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800a384:	79fb      	ldrb	r3, [r7, #7]
 800a386:	2b01      	cmp	r3, #1
 800a388:	d10d      	bne.n	800a3a6 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a38a:	68bb      	ldr	r3, [r7, #8]
 800a38c:	691b      	ldr	r3, [r3, #16]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d009      	beq.n	800a3a6 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	6919      	ldr	r1, [r3, #16]
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	015a      	lsls	r2, r3, #5
 800a39a:	697b      	ldr	r3, [r7, #20]
 800a39c:	4413      	add	r3, r2
 800a39e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3a2:	460a      	mov	r2, r1
 800a3a4:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a3a6:	693b      	ldr	r3, [r7, #16]
 800a3a8:	015a      	lsls	r2, r3, #5
 800a3aa:	697b      	ldr	r3, [r7, #20]
 800a3ac:	4413      	add	r3, r2
 800a3ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	693a      	ldr	r2, [r7, #16]
 800a3b6:	0151      	lsls	r1, r2, #5
 800a3b8:	697a      	ldr	r2, [r7, #20]
 800a3ba:	440a      	add	r2, r1
 800a3bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a3c0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a3c4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a3c6:	2300      	movs	r3, #0
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	371c      	adds	r7, #28
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr

0800a3d4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b087      	sub	sp, #28
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	785b      	ldrb	r3, [r3, #1]
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d14a      	bne.n	800a488 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	781b      	ldrb	r3, [r3, #0]
 800a3f6:	015a      	lsls	r2, r3, #5
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	4413      	add	r3, r2
 800a3fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a406:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a40a:	f040 8086 	bne.w	800a51a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	781b      	ldrb	r3, [r3, #0]
 800a412:	015a      	lsls	r2, r3, #5
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	4413      	add	r3, r2
 800a418:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	683a      	ldr	r2, [r7, #0]
 800a420:	7812      	ldrb	r2, [r2, #0]
 800a422:	0151      	lsls	r1, r2, #5
 800a424:	693a      	ldr	r2, [r7, #16]
 800a426:	440a      	add	r2, r1
 800a428:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a42c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a430:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	781b      	ldrb	r3, [r3, #0]
 800a436:	015a      	lsls	r2, r3, #5
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	4413      	add	r3, r2
 800a43c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	683a      	ldr	r2, [r7, #0]
 800a444:	7812      	ldrb	r2, [r2, #0]
 800a446:	0151      	lsls	r1, r2, #5
 800a448:	693a      	ldr	r2, [r7, #16]
 800a44a:	440a      	add	r2, r1
 800a44c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a450:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a454:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	3301      	adds	r3, #1
 800a45a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	f242 7210 	movw	r2, #10000	; 0x2710
 800a462:	4293      	cmp	r3, r2
 800a464:	d902      	bls.n	800a46c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a466:	2301      	movs	r3, #1
 800a468:	75fb      	strb	r3, [r7, #23]
          break;
 800a46a:	e056      	b.n	800a51a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	015a      	lsls	r2, r3, #5
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	4413      	add	r3, r2
 800a476:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a480:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a484:	d0e7      	beq.n	800a456 <USB_EPStopXfer+0x82>
 800a486:	e048      	b.n	800a51a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	781b      	ldrb	r3, [r3, #0]
 800a48c:	015a      	lsls	r2, r3, #5
 800a48e:	693b      	ldr	r3, [r7, #16]
 800a490:	4413      	add	r3, r2
 800a492:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a49c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a4a0:	d13b      	bne.n	800a51a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	781b      	ldrb	r3, [r3, #0]
 800a4a6:	015a      	lsls	r2, r3, #5
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	4413      	add	r3, r2
 800a4ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	683a      	ldr	r2, [r7, #0]
 800a4b4:	7812      	ldrb	r2, [r2, #0]
 800a4b6:	0151      	lsls	r1, r2, #5
 800a4b8:	693a      	ldr	r2, [r7, #16]
 800a4ba:	440a      	add	r2, r1
 800a4bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4c0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a4c4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	781b      	ldrb	r3, [r3, #0]
 800a4ca:	015a      	lsls	r2, r3, #5
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	4413      	add	r3, r2
 800a4d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	683a      	ldr	r2, [r7, #0]
 800a4d8:	7812      	ldrb	r2, [r2, #0]
 800a4da:	0151      	lsls	r1, r2, #5
 800a4dc:	693a      	ldr	r2, [r7, #16]
 800a4de:	440a      	add	r2, r1
 800a4e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a4e8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f242 7210 	movw	r2, #10000	; 0x2710
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d902      	bls.n	800a500 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	75fb      	strb	r3, [r7, #23]
          break;
 800a4fe:	e00c      	b.n	800a51a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	781b      	ldrb	r3, [r3, #0]
 800a504:	015a      	lsls	r2, r3, #5
 800a506:	693b      	ldr	r3, [r7, #16]
 800a508:	4413      	add	r3, r2
 800a50a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a514:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a518:	d0e7      	beq.n	800a4ea <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a51a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	371c      	adds	r7, #28
 800a520:	46bd      	mov	sp, r7
 800a522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a526:	4770      	bx	lr

0800a528 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a528:	b480      	push	{r7}
 800a52a:	b089      	sub	sp, #36	; 0x24
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	60f8      	str	r0, [r7, #12]
 800a530:	60b9      	str	r1, [r7, #8]
 800a532:	4611      	mov	r1, r2
 800a534:	461a      	mov	r2, r3
 800a536:	460b      	mov	r3, r1
 800a538:	71fb      	strb	r3, [r7, #7]
 800a53a:	4613      	mov	r3, r2
 800a53c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a546:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d123      	bne.n	800a596 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a54e:	88bb      	ldrh	r3, [r7, #4]
 800a550:	3303      	adds	r3, #3
 800a552:	089b      	lsrs	r3, r3, #2
 800a554:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a556:	2300      	movs	r3, #0
 800a558:	61bb      	str	r3, [r7, #24]
 800a55a:	e018      	b.n	800a58e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a55c:	79fb      	ldrb	r3, [r7, #7]
 800a55e:	031a      	lsls	r2, r3, #12
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	4413      	add	r3, r2
 800a564:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a568:	461a      	mov	r2, r3
 800a56a:	69fb      	ldr	r3, [r7, #28]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a570:	69fb      	ldr	r3, [r7, #28]
 800a572:	3301      	adds	r3, #1
 800a574:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a576:	69fb      	ldr	r3, [r7, #28]
 800a578:	3301      	adds	r3, #1
 800a57a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a57c:	69fb      	ldr	r3, [r7, #28]
 800a57e:	3301      	adds	r3, #1
 800a580:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a582:	69fb      	ldr	r3, [r7, #28]
 800a584:	3301      	adds	r3, #1
 800a586:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a588:	69bb      	ldr	r3, [r7, #24]
 800a58a:	3301      	adds	r3, #1
 800a58c:	61bb      	str	r3, [r7, #24]
 800a58e:	69ba      	ldr	r2, [r7, #24]
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	429a      	cmp	r2, r3
 800a594:	d3e2      	bcc.n	800a55c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a596:	2300      	movs	r3, #0
}
 800a598:	4618      	mov	r0, r3
 800a59a:	3724      	adds	r7, #36	; 0x24
 800a59c:	46bd      	mov	sp, r7
 800a59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a2:	4770      	bx	lr

0800a5a4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	b08b      	sub	sp, #44	; 0x2c
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	60f8      	str	r0, [r7, #12]
 800a5ac:	60b9      	str	r1, [r7, #8]
 800a5ae:	4613      	mov	r3, r2
 800a5b0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a5b6:	68bb      	ldr	r3, [r7, #8]
 800a5b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a5ba:	88fb      	ldrh	r3, [r7, #6]
 800a5bc:	089b      	lsrs	r3, r3, #2
 800a5be:	b29b      	uxth	r3, r3
 800a5c0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a5c2:	88fb      	ldrh	r3, [r7, #6]
 800a5c4:	f003 0303 	and.w	r3, r3, #3
 800a5c8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	623b      	str	r3, [r7, #32]
 800a5ce:	e014      	b.n	800a5fa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a5d0:	69bb      	ldr	r3, [r7, #24]
 800a5d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5d6:	681a      	ldr	r2, [r3, #0]
 800a5d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5da:	601a      	str	r2, [r3, #0]
    pDest++;
 800a5dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5de:	3301      	adds	r3, #1
 800a5e0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a5e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5e4:	3301      	adds	r3, #1
 800a5e6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a5e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ea:	3301      	adds	r3, #1
 800a5ec:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a5ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5f0:	3301      	adds	r3, #1
 800a5f2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a5f4:	6a3b      	ldr	r3, [r7, #32]
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	623b      	str	r3, [r7, #32]
 800a5fa:	6a3a      	ldr	r2, [r7, #32]
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d3e6      	bcc.n	800a5d0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a602:	8bfb      	ldrh	r3, [r7, #30]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d01e      	beq.n	800a646 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a608:	2300      	movs	r3, #0
 800a60a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a60c:	69bb      	ldr	r3, [r7, #24]
 800a60e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a612:	461a      	mov	r2, r3
 800a614:	f107 0310 	add.w	r3, r7, #16
 800a618:	6812      	ldr	r2, [r2, #0]
 800a61a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a61c:	693a      	ldr	r2, [r7, #16]
 800a61e:	6a3b      	ldr	r3, [r7, #32]
 800a620:	b2db      	uxtb	r3, r3
 800a622:	00db      	lsls	r3, r3, #3
 800a624:	fa22 f303 	lsr.w	r3, r2, r3
 800a628:	b2da      	uxtb	r2, r3
 800a62a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62c:	701a      	strb	r2, [r3, #0]
      i++;
 800a62e:	6a3b      	ldr	r3, [r7, #32]
 800a630:	3301      	adds	r3, #1
 800a632:	623b      	str	r3, [r7, #32]
      pDest++;
 800a634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a636:	3301      	adds	r3, #1
 800a638:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a63a:	8bfb      	ldrh	r3, [r7, #30]
 800a63c:	3b01      	subs	r3, #1
 800a63e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a640:	8bfb      	ldrh	r3, [r7, #30]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d1ea      	bne.n	800a61c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a648:	4618      	mov	r0, r3
 800a64a:	372c      	adds	r7, #44	; 0x2c
 800a64c:	46bd      	mov	sp, r7
 800a64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a652:	4770      	bx	lr

0800a654 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a654:	b480      	push	{r7}
 800a656:	b085      	sub	sp, #20
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
 800a65c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	781b      	ldrb	r3, [r3, #0]
 800a666:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	785b      	ldrb	r3, [r3, #1]
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d12c      	bne.n	800a6ca <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	015a      	lsls	r2, r3, #5
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	4413      	add	r3, r2
 800a678:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	db12      	blt.n	800a6a8 <USB_EPSetStall+0x54>
 800a682:	68bb      	ldr	r3, [r7, #8]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d00f      	beq.n	800a6a8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	015a      	lsls	r2, r3, #5
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	4413      	add	r3, r2
 800a690:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	68ba      	ldr	r2, [r7, #8]
 800a698:	0151      	lsls	r1, r2, #5
 800a69a:	68fa      	ldr	r2, [r7, #12]
 800a69c:	440a      	add	r2, r1
 800a69e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a6a2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a6a6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	015a      	lsls	r2, r3, #5
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	4413      	add	r3, r2
 800a6b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	68ba      	ldr	r2, [r7, #8]
 800a6b8:	0151      	lsls	r1, r2, #5
 800a6ba:	68fa      	ldr	r2, [r7, #12]
 800a6bc:	440a      	add	r2, r1
 800a6be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a6c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a6c6:	6013      	str	r3, [r2, #0]
 800a6c8:	e02b      	b.n	800a722 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	015a      	lsls	r2, r3, #5
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	4413      	add	r3, r2
 800a6d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	db12      	blt.n	800a702 <USB_EPSetStall+0xae>
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d00f      	beq.n	800a702 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	015a      	lsls	r2, r3, #5
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	4413      	add	r3, r2
 800a6ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	68ba      	ldr	r2, [r7, #8]
 800a6f2:	0151      	lsls	r1, r2, #5
 800a6f4:	68fa      	ldr	r2, [r7, #12]
 800a6f6:	440a      	add	r2, r1
 800a6f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a6fc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a700:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	015a      	lsls	r2, r3, #5
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	4413      	add	r3, r2
 800a70a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	68ba      	ldr	r2, [r7, #8]
 800a712:	0151      	lsls	r1, r2, #5
 800a714:	68fa      	ldr	r2, [r7, #12]
 800a716:	440a      	add	r2, r1
 800a718:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a71c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a720:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a722:	2300      	movs	r3, #0
}
 800a724:	4618      	mov	r0, r3
 800a726:	3714      	adds	r7, #20
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr

0800a730 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a730:	b480      	push	{r7}
 800a732:	b085      	sub	sp, #20
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
 800a738:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	785b      	ldrb	r3, [r3, #1]
 800a748:	2b01      	cmp	r3, #1
 800a74a:	d128      	bne.n	800a79e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	015a      	lsls	r2, r3, #5
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	4413      	add	r3, r2
 800a754:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	68ba      	ldr	r2, [r7, #8]
 800a75c:	0151      	lsls	r1, r2, #5
 800a75e:	68fa      	ldr	r2, [r7, #12]
 800a760:	440a      	add	r2, r1
 800a762:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a766:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a76a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	791b      	ldrb	r3, [r3, #4]
 800a770:	2b03      	cmp	r3, #3
 800a772:	d003      	beq.n	800a77c <USB_EPClearStall+0x4c>
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	791b      	ldrb	r3, [r3, #4]
 800a778:	2b02      	cmp	r3, #2
 800a77a:	d138      	bne.n	800a7ee <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	015a      	lsls	r2, r3, #5
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	4413      	add	r3, r2
 800a784:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	68ba      	ldr	r2, [r7, #8]
 800a78c:	0151      	lsls	r1, r2, #5
 800a78e:	68fa      	ldr	r2, [r7, #12]
 800a790:	440a      	add	r2, r1
 800a792:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a79a:	6013      	str	r3, [r2, #0]
 800a79c:	e027      	b.n	800a7ee <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	015a      	lsls	r2, r3, #5
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	4413      	add	r3, r2
 800a7a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	68ba      	ldr	r2, [r7, #8]
 800a7ae:	0151      	lsls	r1, r2, #5
 800a7b0:	68fa      	ldr	r2, [r7, #12]
 800a7b2:	440a      	add	r2, r1
 800a7b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7b8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a7bc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	791b      	ldrb	r3, [r3, #4]
 800a7c2:	2b03      	cmp	r3, #3
 800a7c4:	d003      	beq.n	800a7ce <USB_EPClearStall+0x9e>
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	791b      	ldrb	r3, [r3, #4]
 800a7ca:	2b02      	cmp	r3, #2
 800a7cc:	d10f      	bne.n	800a7ee <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	015a      	lsls	r2, r3, #5
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	4413      	add	r3, r2
 800a7d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	68ba      	ldr	r2, [r7, #8]
 800a7de:	0151      	lsls	r1, r2, #5
 800a7e0:	68fa      	ldr	r2, [r7, #12]
 800a7e2:	440a      	add	r2, r1
 800a7e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a7ec:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a7ee:	2300      	movs	r3, #0
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3714      	adds	r7, #20
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr

0800a7fc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b085      	sub	sp, #20
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	460b      	mov	r3, r1
 800a806:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	68fa      	ldr	r2, [r7, #12]
 800a816:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a81a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a81e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a826:	681a      	ldr	r2, [r3, #0]
 800a828:	78fb      	ldrb	r3, [r7, #3]
 800a82a:	011b      	lsls	r3, r3, #4
 800a82c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a830:	68f9      	ldr	r1, [r7, #12]
 800a832:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a836:	4313      	orrs	r3, r2
 800a838:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a83a:	2300      	movs	r3, #0
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3714      	adds	r7, #20
 800a840:	46bd      	mov	sp, r7
 800a842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a846:	4770      	bx	lr

0800a848 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a848:	b480      	push	{r7}
 800a84a:	b085      	sub	sp, #20
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	68fa      	ldr	r2, [r7, #12]
 800a85e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a862:	f023 0303 	bic.w	r3, r3, #3
 800a866:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	68fa      	ldr	r2, [r7, #12]
 800a872:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a876:	f023 0302 	bic.w	r3, r3, #2
 800a87a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a87c:	2300      	movs	r3, #0
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3714      	adds	r7, #20
 800a882:	46bd      	mov	sp, r7
 800a884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a888:	4770      	bx	lr

0800a88a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a88a:	b480      	push	{r7}
 800a88c:	b085      	sub	sp, #20
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	68fa      	ldr	r2, [r7, #12]
 800a8a0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a8a4:	f023 0303 	bic.w	r3, r3, #3
 800a8a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8b0:	685b      	ldr	r3, [r3, #4]
 800a8b2:	68fa      	ldr	r2, [r7, #12]
 800a8b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a8b8:	f043 0302 	orr.w	r3, r3, #2
 800a8bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a8be:	2300      	movs	r3, #0
}
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	3714      	adds	r7, #20
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr

0800a8cc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b085      	sub	sp, #20
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	695b      	ldr	r3, [r3, #20]
 800a8d8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	699b      	ldr	r3, [r3, #24]
 800a8de:	68fa      	ldr	r2, [r7, #12]
 800a8e0:	4013      	ands	r3, r2
 800a8e2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
}
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	3714      	adds	r7, #20
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f0:	4770      	bx	lr

0800a8f2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a8f2:	b480      	push	{r7}
 800a8f4:	b085      	sub	sp, #20
 800a8f6:	af00      	add	r7, sp, #0
 800a8f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a904:	699b      	ldr	r3, [r3, #24]
 800a906:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a90e:	69db      	ldr	r3, [r3, #28]
 800a910:	68ba      	ldr	r2, [r7, #8]
 800a912:	4013      	ands	r3, r2
 800a914:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	0c1b      	lsrs	r3, r3, #16
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3714      	adds	r7, #20
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr

0800a926 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a926:	b480      	push	{r7}
 800a928:	b085      	sub	sp, #20
 800a92a:	af00      	add	r7, sp, #0
 800a92c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a938:	699b      	ldr	r3, [r3, #24]
 800a93a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a942:	69db      	ldr	r3, [r3, #28]
 800a944:	68ba      	ldr	r2, [r7, #8]
 800a946:	4013      	ands	r3, r2
 800a948:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	b29b      	uxth	r3, r3
}
 800a94e:	4618      	mov	r0, r3
 800a950:	3714      	adds	r7, #20
 800a952:	46bd      	mov	sp, r7
 800a954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a958:	4770      	bx	lr

0800a95a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a95a:	b480      	push	{r7}
 800a95c:	b085      	sub	sp, #20
 800a95e:	af00      	add	r7, sp, #0
 800a960:	6078      	str	r0, [r7, #4]
 800a962:	460b      	mov	r3, r1
 800a964:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a96a:	78fb      	ldrb	r3, [r7, #3]
 800a96c:	015a      	lsls	r2, r3, #5
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	4413      	add	r3, r2
 800a972:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a976:	689b      	ldr	r3, [r3, #8]
 800a978:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a980:	695b      	ldr	r3, [r3, #20]
 800a982:	68ba      	ldr	r2, [r7, #8]
 800a984:	4013      	ands	r3, r2
 800a986:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a988:	68bb      	ldr	r3, [r7, #8]
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3714      	adds	r7, #20
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr

0800a996 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a996:	b480      	push	{r7}
 800a998:	b087      	sub	sp, #28
 800a99a:	af00      	add	r7, sp, #0
 800a99c:	6078      	str	r0, [r7, #4]
 800a99e:	460b      	mov	r3, r1
 800a9a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9ac:	691b      	ldr	r3, [r3, #16]
 800a9ae:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9b8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a9ba:	78fb      	ldrb	r3, [r7, #3]
 800a9bc:	f003 030f 	and.w	r3, r3, #15
 800a9c0:	68fa      	ldr	r2, [r7, #12]
 800a9c2:	fa22 f303 	lsr.w	r3, r2, r3
 800a9c6:	01db      	lsls	r3, r3, #7
 800a9c8:	b2db      	uxtb	r3, r3
 800a9ca:	693a      	ldr	r2, [r7, #16]
 800a9cc:	4313      	orrs	r3, r2
 800a9ce:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a9d0:	78fb      	ldrb	r3, [r7, #3]
 800a9d2:	015a      	lsls	r2, r3, #5
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	4413      	add	r3, r2
 800a9d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9dc:	689b      	ldr	r3, [r3, #8]
 800a9de:	693a      	ldr	r2, [r7, #16]
 800a9e0:	4013      	ands	r3, r2
 800a9e2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a9e4:	68bb      	ldr	r3, [r7, #8]
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	371c      	adds	r7, #28
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f0:	4770      	bx	lr

0800a9f2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a9f2:	b480      	push	{r7}
 800a9f4:	b083      	sub	sp, #12
 800a9f6:	af00      	add	r7, sp, #0
 800a9f8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	695b      	ldr	r3, [r3, #20]
 800a9fe:	f003 0301 	and.w	r3, r3, #1
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	370c      	adds	r7, #12
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr

0800aa0e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800aa0e:	b480      	push	{r7}
 800aa10:	b085      	sub	sp, #20
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	68fa      	ldr	r2, [r7, #12]
 800aa24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa28:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800aa2c:	f023 0307 	bic.w	r3, r3, #7
 800aa30:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa38:	685b      	ldr	r3, [r3, #4]
 800aa3a:	68fa      	ldr	r2, [r7, #12]
 800aa3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800aa40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa44:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800aa46:	2300      	movs	r3, #0
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3714      	adds	r7, #20
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr

0800aa54 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800aa54:	b480      	push	{r7}
 800aa56:	b087      	sub	sp, #28
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	60f8      	str	r0, [r7, #12]
 800aa5c:	460b      	mov	r3, r1
 800aa5e:	607a      	str	r2, [r7, #4]
 800aa60:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	333c      	adds	r3, #60	; 0x3c
 800aa6a:	3304      	adds	r3, #4
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800aa70:	693b      	ldr	r3, [r7, #16]
 800aa72:	4a26      	ldr	r2, [pc, #152]	; (800ab0c <USB_EP0_OutStart+0xb8>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d90a      	bls.n	800aa8e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa88:	d101      	bne.n	800aa8e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	e037      	b.n	800aafe <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa94:	461a      	mov	r2, r3
 800aa96:	2300      	movs	r3, #0
 800aa98:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aaa0:	691b      	ldr	r3, [r3, #16]
 800aaa2:	697a      	ldr	r2, [r7, #20]
 800aaa4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aaa8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800aaac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aab4:	691b      	ldr	r3, [r3, #16]
 800aab6:	697a      	ldr	r2, [r7, #20]
 800aab8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aabc:	f043 0318 	orr.w	r3, r3, #24
 800aac0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800aac2:	697b      	ldr	r3, [r7, #20]
 800aac4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aac8:	691b      	ldr	r3, [r3, #16]
 800aaca:	697a      	ldr	r2, [r7, #20]
 800aacc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aad0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800aad4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800aad6:	7afb      	ldrb	r3, [r7, #11]
 800aad8:	2b01      	cmp	r3, #1
 800aada:	d10f      	bne.n	800aafc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aae2:	461a      	mov	r2, r3
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	697a      	ldr	r2, [r7, #20]
 800aaf2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aaf6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800aafa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aafc:	2300      	movs	r3, #0
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	371c      	adds	r7, #28
 800ab02:	46bd      	mov	sp, r7
 800ab04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab08:	4770      	bx	lr
 800ab0a:	bf00      	nop
 800ab0c:	4f54300a 	.word	0x4f54300a

0800ab10 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ab10:	b480      	push	{r7}
 800ab12:	b085      	sub	sp, #20
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ab18:	2300      	movs	r3, #0
 800ab1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	3301      	adds	r3, #1
 800ab20:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	4a13      	ldr	r2, [pc, #76]	; (800ab74 <USB_CoreReset+0x64>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d901      	bls.n	800ab2e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ab2a:	2303      	movs	r3, #3
 800ab2c:	e01b      	b.n	800ab66 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	691b      	ldr	r3, [r3, #16]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	daf2      	bge.n	800ab1c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ab36:	2300      	movs	r3, #0
 800ab38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	691b      	ldr	r3, [r3, #16]
 800ab3e:	f043 0201 	orr.w	r2, r3, #1
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	3301      	adds	r3, #1
 800ab4a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	4a09      	ldr	r2, [pc, #36]	; (800ab74 <USB_CoreReset+0x64>)
 800ab50:	4293      	cmp	r3, r2
 800ab52:	d901      	bls.n	800ab58 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ab54:	2303      	movs	r3, #3
 800ab56:	e006      	b.n	800ab66 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	691b      	ldr	r3, [r3, #16]
 800ab5c:	f003 0301 	and.w	r3, r3, #1
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d0f0      	beq.n	800ab46 <USB_CoreReset+0x36>

  return HAL_OK;
 800ab64:	2300      	movs	r3, #0
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3714      	adds	r7, #20
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr
 800ab72:	bf00      	nop
 800ab74:	00030d40 	.word	0x00030d40

0800ab78 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b084      	sub	sp, #16
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	460b      	mov	r3, r1
 800ab82:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ab84:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ab88:	f005 fe6e 	bl	8010868 <USBD_static_malloc>
 800ab8c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d109      	bne.n	800aba8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	32b0      	adds	r2, #176	; 0xb0
 800ab9e:	2100      	movs	r1, #0
 800aba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800aba4:	2302      	movs	r3, #2
 800aba6:	e0d4      	b.n	800ad52 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800aba8:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800abac:	2100      	movs	r1, #0
 800abae:	68f8      	ldr	r0, [r7, #12]
 800abb0:	f005 fee6 	bl	8010980 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	32b0      	adds	r2, #176	; 0xb0
 800abbe:	68f9      	ldr	r1, [r7, #12]
 800abc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	32b0      	adds	r2, #176	; 0xb0
 800abce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	7c1b      	ldrb	r3, [r3, #16]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d138      	bne.n	800ac52 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800abe0:	4b5e      	ldr	r3, [pc, #376]	; (800ad5c <USBD_CDC_Init+0x1e4>)
 800abe2:	7819      	ldrb	r1, [r3, #0]
 800abe4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800abe8:	2202      	movs	r2, #2
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f005 fd19 	bl	8010622 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800abf0:	4b5a      	ldr	r3, [pc, #360]	; (800ad5c <USBD_CDC_Init+0x1e4>)
 800abf2:	781b      	ldrb	r3, [r3, #0]
 800abf4:	f003 020f 	and.w	r2, r3, #15
 800abf8:	6879      	ldr	r1, [r7, #4]
 800abfa:	4613      	mov	r3, r2
 800abfc:	009b      	lsls	r3, r3, #2
 800abfe:	4413      	add	r3, r2
 800ac00:	009b      	lsls	r3, r3, #2
 800ac02:	440b      	add	r3, r1
 800ac04:	3324      	adds	r3, #36	; 0x24
 800ac06:	2201      	movs	r2, #1
 800ac08:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ac0a:	4b55      	ldr	r3, [pc, #340]	; (800ad60 <USBD_CDC_Init+0x1e8>)
 800ac0c:	7819      	ldrb	r1, [r3, #0]
 800ac0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ac12:	2202      	movs	r2, #2
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f005 fd04 	bl	8010622 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ac1a:	4b51      	ldr	r3, [pc, #324]	; (800ad60 <USBD_CDC_Init+0x1e8>)
 800ac1c:	781b      	ldrb	r3, [r3, #0]
 800ac1e:	f003 020f 	and.w	r2, r3, #15
 800ac22:	6879      	ldr	r1, [r7, #4]
 800ac24:	4613      	mov	r3, r2
 800ac26:	009b      	lsls	r3, r3, #2
 800ac28:	4413      	add	r3, r2
 800ac2a:	009b      	lsls	r3, r3, #2
 800ac2c:	440b      	add	r3, r1
 800ac2e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ac32:	2201      	movs	r2, #1
 800ac34:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ac36:	4b4b      	ldr	r3, [pc, #300]	; (800ad64 <USBD_CDC_Init+0x1ec>)
 800ac38:	781b      	ldrb	r3, [r3, #0]
 800ac3a:	f003 020f 	and.w	r2, r3, #15
 800ac3e:	6879      	ldr	r1, [r7, #4]
 800ac40:	4613      	mov	r3, r2
 800ac42:	009b      	lsls	r3, r3, #2
 800ac44:	4413      	add	r3, r2
 800ac46:	009b      	lsls	r3, r3, #2
 800ac48:	440b      	add	r3, r1
 800ac4a:	3326      	adds	r3, #38	; 0x26
 800ac4c:	2210      	movs	r2, #16
 800ac4e:	801a      	strh	r2, [r3, #0]
 800ac50:	e035      	b.n	800acbe <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ac52:	4b42      	ldr	r3, [pc, #264]	; (800ad5c <USBD_CDC_Init+0x1e4>)
 800ac54:	7819      	ldrb	r1, [r3, #0]
 800ac56:	2340      	movs	r3, #64	; 0x40
 800ac58:	2202      	movs	r2, #2
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	f005 fce1 	bl	8010622 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ac60:	4b3e      	ldr	r3, [pc, #248]	; (800ad5c <USBD_CDC_Init+0x1e4>)
 800ac62:	781b      	ldrb	r3, [r3, #0]
 800ac64:	f003 020f 	and.w	r2, r3, #15
 800ac68:	6879      	ldr	r1, [r7, #4]
 800ac6a:	4613      	mov	r3, r2
 800ac6c:	009b      	lsls	r3, r3, #2
 800ac6e:	4413      	add	r3, r2
 800ac70:	009b      	lsls	r3, r3, #2
 800ac72:	440b      	add	r3, r1
 800ac74:	3324      	adds	r3, #36	; 0x24
 800ac76:	2201      	movs	r2, #1
 800ac78:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ac7a:	4b39      	ldr	r3, [pc, #228]	; (800ad60 <USBD_CDC_Init+0x1e8>)
 800ac7c:	7819      	ldrb	r1, [r3, #0]
 800ac7e:	2340      	movs	r3, #64	; 0x40
 800ac80:	2202      	movs	r2, #2
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f005 fccd 	bl	8010622 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ac88:	4b35      	ldr	r3, [pc, #212]	; (800ad60 <USBD_CDC_Init+0x1e8>)
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	f003 020f 	and.w	r2, r3, #15
 800ac90:	6879      	ldr	r1, [r7, #4]
 800ac92:	4613      	mov	r3, r2
 800ac94:	009b      	lsls	r3, r3, #2
 800ac96:	4413      	add	r3, r2
 800ac98:	009b      	lsls	r3, r3, #2
 800ac9a:	440b      	add	r3, r1
 800ac9c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800aca0:	2201      	movs	r2, #1
 800aca2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800aca4:	4b2f      	ldr	r3, [pc, #188]	; (800ad64 <USBD_CDC_Init+0x1ec>)
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	f003 020f 	and.w	r2, r3, #15
 800acac:	6879      	ldr	r1, [r7, #4]
 800acae:	4613      	mov	r3, r2
 800acb0:	009b      	lsls	r3, r3, #2
 800acb2:	4413      	add	r3, r2
 800acb4:	009b      	lsls	r3, r3, #2
 800acb6:	440b      	add	r3, r1
 800acb8:	3326      	adds	r3, #38	; 0x26
 800acba:	2210      	movs	r2, #16
 800acbc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800acbe:	4b29      	ldr	r3, [pc, #164]	; (800ad64 <USBD_CDC_Init+0x1ec>)
 800acc0:	7819      	ldrb	r1, [r3, #0]
 800acc2:	2308      	movs	r3, #8
 800acc4:	2203      	movs	r2, #3
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	f005 fcab 	bl	8010622 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800accc:	4b25      	ldr	r3, [pc, #148]	; (800ad64 <USBD_CDC_Init+0x1ec>)
 800acce:	781b      	ldrb	r3, [r3, #0]
 800acd0:	f003 020f 	and.w	r2, r3, #15
 800acd4:	6879      	ldr	r1, [r7, #4]
 800acd6:	4613      	mov	r3, r2
 800acd8:	009b      	lsls	r3, r3, #2
 800acda:	4413      	add	r3, r2
 800acdc:	009b      	lsls	r3, r3, #2
 800acde:	440b      	add	r3, r1
 800ace0:	3324      	adds	r3, #36	; 0x24
 800ace2:	2201      	movs	r2, #1
 800ace4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2200      	movs	r2, #0
 800acea:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800acf4:	687a      	ldr	r2, [r7, #4]
 800acf6:	33b0      	adds	r3, #176	; 0xb0
 800acf8:	009b      	lsls	r3, r3, #2
 800acfa:	4413      	add	r3, r2
 800acfc:	685b      	ldr	r3, [r3, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2200      	movs	r2, #0
 800ad06:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d101      	bne.n	800ad20 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800ad1c:	2302      	movs	r3, #2
 800ad1e:	e018      	b.n	800ad52 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	7c1b      	ldrb	r3, [r3, #16]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d10a      	bne.n	800ad3e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ad28:	4b0d      	ldr	r3, [pc, #52]	; (800ad60 <USBD_CDC_Init+0x1e8>)
 800ad2a:	7819      	ldrb	r1, [r3, #0]
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ad32:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f005 fd62 	bl	8010800 <USBD_LL_PrepareReceive>
 800ad3c:	e008      	b.n	800ad50 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ad3e:	4b08      	ldr	r3, [pc, #32]	; (800ad60 <USBD_CDC_Init+0x1e8>)
 800ad40:	7819      	ldrb	r1, [r3, #0]
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ad48:	2340      	movs	r3, #64	; 0x40
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f005 fd58 	bl	8010800 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ad50:	2300      	movs	r3, #0
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	3710      	adds	r7, #16
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}
 800ad5a:	bf00      	nop
 800ad5c:	2000011f 	.word	0x2000011f
 800ad60:	20000120 	.word	0x20000120
 800ad64:	20000121 	.word	0x20000121

0800ad68 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b082      	sub	sp, #8
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
 800ad70:	460b      	mov	r3, r1
 800ad72:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800ad74:	4b3a      	ldr	r3, [pc, #232]	; (800ae60 <USBD_CDC_DeInit+0xf8>)
 800ad76:	781b      	ldrb	r3, [r3, #0]
 800ad78:	4619      	mov	r1, r3
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f005 fc77 	bl	801066e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800ad80:	4b37      	ldr	r3, [pc, #220]	; (800ae60 <USBD_CDC_DeInit+0xf8>)
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	f003 020f 	and.w	r2, r3, #15
 800ad88:	6879      	ldr	r1, [r7, #4]
 800ad8a:	4613      	mov	r3, r2
 800ad8c:	009b      	lsls	r3, r3, #2
 800ad8e:	4413      	add	r3, r2
 800ad90:	009b      	lsls	r3, r3, #2
 800ad92:	440b      	add	r3, r1
 800ad94:	3324      	adds	r3, #36	; 0x24
 800ad96:	2200      	movs	r2, #0
 800ad98:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ad9a:	4b32      	ldr	r3, [pc, #200]	; (800ae64 <USBD_CDC_DeInit+0xfc>)
 800ad9c:	781b      	ldrb	r3, [r3, #0]
 800ad9e:	4619      	mov	r1, r3
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f005 fc64 	bl	801066e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800ada6:	4b2f      	ldr	r3, [pc, #188]	; (800ae64 <USBD_CDC_DeInit+0xfc>)
 800ada8:	781b      	ldrb	r3, [r3, #0]
 800adaa:	f003 020f 	and.w	r2, r3, #15
 800adae:	6879      	ldr	r1, [r7, #4]
 800adb0:	4613      	mov	r3, r2
 800adb2:	009b      	lsls	r3, r3, #2
 800adb4:	4413      	add	r3, r2
 800adb6:	009b      	lsls	r3, r3, #2
 800adb8:	440b      	add	r3, r1
 800adba:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800adbe:	2200      	movs	r2, #0
 800adc0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800adc2:	4b29      	ldr	r3, [pc, #164]	; (800ae68 <USBD_CDC_DeInit+0x100>)
 800adc4:	781b      	ldrb	r3, [r3, #0]
 800adc6:	4619      	mov	r1, r3
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f005 fc50 	bl	801066e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800adce:	4b26      	ldr	r3, [pc, #152]	; (800ae68 <USBD_CDC_DeInit+0x100>)
 800add0:	781b      	ldrb	r3, [r3, #0]
 800add2:	f003 020f 	and.w	r2, r3, #15
 800add6:	6879      	ldr	r1, [r7, #4]
 800add8:	4613      	mov	r3, r2
 800adda:	009b      	lsls	r3, r3, #2
 800addc:	4413      	add	r3, r2
 800adde:	009b      	lsls	r3, r3, #2
 800ade0:	440b      	add	r3, r1
 800ade2:	3324      	adds	r3, #36	; 0x24
 800ade4:	2200      	movs	r2, #0
 800ade6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800ade8:	4b1f      	ldr	r3, [pc, #124]	; (800ae68 <USBD_CDC_DeInit+0x100>)
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	f003 020f 	and.w	r2, r3, #15
 800adf0:	6879      	ldr	r1, [r7, #4]
 800adf2:	4613      	mov	r3, r2
 800adf4:	009b      	lsls	r3, r3, #2
 800adf6:	4413      	add	r3, r2
 800adf8:	009b      	lsls	r3, r3, #2
 800adfa:	440b      	add	r3, r1
 800adfc:	3326      	adds	r3, #38	; 0x26
 800adfe:	2200      	movs	r2, #0
 800ae00:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	32b0      	adds	r2, #176	; 0xb0
 800ae0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d01f      	beq.n	800ae54 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ae1a:	687a      	ldr	r2, [r7, #4]
 800ae1c:	33b0      	adds	r3, #176	; 0xb0
 800ae1e:	009b      	lsls	r3, r3, #2
 800ae20:	4413      	add	r3, r2
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	685b      	ldr	r3, [r3, #4]
 800ae26:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	32b0      	adds	r2, #176	; 0xb0
 800ae32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae36:	4618      	mov	r0, r3
 800ae38:	f005 fd24 	bl	8010884 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	32b0      	adds	r2, #176	; 0xb0
 800ae46:	2100      	movs	r1, #0
 800ae48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ae54:	2300      	movs	r3, #0
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	2000011f 	.word	0x2000011f
 800ae64:	20000120 	.word	0x20000120
 800ae68:	20000121 	.word	0x20000121

0800ae6c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b086      	sub	sp, #24
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
 800ae74:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	32b0      	adds	r2, #176	; 0xb0
 800ae80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae84:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ae86:	2300      	movs	r3, #0
 800ae88:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ae92:	693b      	ldr	r3, [r7, #16]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d101      	bne.n	800ae9c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800ae98:	2303      	movs	r3, #3
 800ae9a:	e0bf      	b.n	800b01c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	781b      	ldrb	r3, [r3, #0]
 800aea0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d050      	beq.n	800af4a <USBD_CDC_Setup+0xde>
 800aea8:	2b20      	cmp	r3, #32
 800aeaa:	f040 80af 	bne.w	800b00c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800aeae:	683b      	ldr	r3, [r7, #0]
 800aeb0:	88db      	ldrh	r3, [r3, #6]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d03a      	beq.n	800af2c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	781b      	ldrb	r3, [r3, #0]
 800aeba:	b25b      	sxtb	r3, r3
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	da1b      	bge.n	800aef8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800aec6:	687a      	ldr	r2, [r7, #4]
 800aec8:	33b0      	adds	r3, #176	; 0xb0
 800aeca:	009b      	lsls	r3, r3, #2
 800aecc:	4413      	add	r3, r2
 800aece:	685b      	ldr	r3, [r3, #4]
 800aed0:	689b      	ldr	r3, [r3, #8]
 800aed2:	683a      	ldr	r2, [r7, #0]
 800aed4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800aed6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aed8:	683a      	ldr	r2, [r7, #0]
 800aeda:	88d2      	ldrh	r2, [r2, #6]
 800aedc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	88db      	ldrh	r3, [r3, #6]
 800aee2:	2b07      	cmp	r3, #7
 800aee4:	bf28      	it	cs
 800aee6:	2307      	movcs	r3, #7
 800aee8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800aeea:	693b      	ldr	r3, [r7, #16]
 800aeec:	89fa      	ldrh	r2, [r7, #14]
 800aeee:	4619      	mov	r1, r3
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f001 fd43 	bl	800c97c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800aef6:	e090      	b.n	800b01a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	785a      	ldrb	r2, [r3, #1]
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	88db      	ldrh	r3, [r3, #6]
 800af06:	2b3f      	cmp	r3, #63	; 0x3f
 800af08:	d803      	bhi.n	800af12 <USBD_CDC_Setup+0xa6>
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	88db      	ldrh	r3, [r3, #6]
 800af0e:	b2da      	uxtb	r2, r3
 800af10:	e000      	b.n	800af14 <USBD_CDC_Setup+0xa8>
 800af12:	2240      	movs	r2, #64	; 0x40
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800af1a:	6939      	ldr	r1, [r7, #16]
 800af1c:	693b      	ldr	r3, [r7, #16]
 800af1e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800af22:	461a      	mov	r2, r3
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f001 fd55 	bl	800c9d4 <USBD_CtlPrepareRx>
      break;
 800af2a:	e076      	b.n	800b01a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800af32:	687a      	ldr	r2, [r7, #4]
 800af34:	33b0      	adds	r3, #176	; 0xb0
 800af36:	009b      	lsls	r3, r3, #2
 800af38:	4413      	add	r3, r2
 800af3a:	685b      	ldr	r3, [r3, #4]
 800af3c:	689b      	ldr	r3, [r3, #8]
 800af3e:	683a      	ldr	r2, [r7, #0]
 800af40:	7850      	ldrb	r0, [r2, #1]
 800af42:	2200      	movs	r2, #0
 800af44:	6839      	ldr	r1, [r7, #0]
 800af46:	4798      	blx	r3
      break;
 800af48:	e067      	b.n	800b01a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	785b      	ldrb	r3, [r3, #1]
 800af4e:	2b0b      	cmp	r3, #11
 800af50:	d851      	bhi.n	800aff6 <USBD_CDC_Setup+0x18a>
 800af52:	a201      	add	r2, pc, #4	; (adr r2, 800af58 <USBD_CDC_Setup+0xec>)
 800af54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af58:	0800af89 	.word	0x0800af89
 800af5c:	0800b005 	.word	0x0800b005
 800af60:	0800aff7 	.word	0x0800aff7
 800af64:	0800aff7 	.word	0x0800aff7
 800af68:	0800aff7 	.word	0x0800aff7
 800af6c:	0800aff7 	.word	0x0800aff7
 800af70:	0800aff7 	.word	0x0800aff7
 800af74:	0800aff7 	.word	0x0800aff7
 800af78:	0800aff7 	.word	0x0800aff7
 800af7c:	0800aff7 	.word	0x0800aff7
 800af80:	0800afb3 	.word	0x0800afb3
 800af84:	0800afdd 	.word	0x0800afdd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af8e:	b2db      	uxtb	r3, r3
 800af90:	2b03      	cmp	r3, #3
 800af92:	d107      	bne.n	800afa4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800af94:	f107 030a 	add.w	r3, r7, #10
 800af98:	2202      	movs	r2, #2
 800af9a:	4619      	mov	r1, r3
 800af9c:	6878      	ldr	r0, [r7, #4]
 800af9e:	f001 fced 	bl	800c97c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800afa2:	e032      	b.n	800b00a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800afa4:	6839      	ldr	r1, [r7, #0]
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f001 fc77 	bl	800c89a <USBD_CtlError>
            ret = USBD_FAIL;
 800afac:	2303      	movs	r3, #3
 800afae:	75fb      	strb	r3, [r7, #23]
          break;
 800afb0:	e02b      	b.n	800b00a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afb8:	b2db      	uxtb	r3, r3
 800afba:	2b03      	cmp	r3, #3
 800afbc:	d107      	bne.n	800afce <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800afbe:	f107 030d 	add.w	r3, r7, #13
 800afc2:	2201      	movs	r2, #1
 800afc4:	4619      	mov	r1, r3
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f001 fcd8 	bl	800c97c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800afcc:	e01d      	b.n	800b00a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800afce:	6839      	ldr	r1, [r7, #0]
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	f001 fc62 	bl	800c89a <USBD_CtlError>
            ret = USBD_FAIL;
 800afd6:	2303      	movs	r3, #3
 800afd8:	75fb      	strb	r3, [r7, #23]
          break;
 800afda:	e016      	b.n	800b00a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afe2:	b2db      	uxtb	r3, r3
 800afe4:	2b03      	cmp	r3, #3
 800afe6:	d00f      	beq.n	800b008 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800afe8:	6839      	ldr	r1, [r7, #0]
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f001 fc55 	bl	800c89a <USBD_CtlError>
            ret = USBD_FAIL;
 800aff0:	2303      	movs	r3, #3
 800aff2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800aff4:	e008      	b.n	800b008 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800aff6:	6839      	ldr	r1, [r7, #0]
 800aff8:	6878      	ldr	r0, [r7, #4]
 800affa:	f001 fc4e 	bl	800c89a <USBD_CtlError>
          ret = USBD_FAIL;
 800affe:	2303      	movs	r3, #3
 800b000:	75fb      	strb	r3, [r7, #23]
          break;
 800b002:	e002      	b.n	800b00a <USBD_CDC_Setup+0x19e>
          break;
 800b004:	bf00      	nop
 800b006:	e008      	b.n	800b01a <USBD_CDC_Setup+0x1ae>
          break;
 800b008:	bf00      	nop
      }
      break;
 800b00a:	e006      	b.n	800b01a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b00c:	6839      	ldr	r1, [r7, #0]
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f001 fc43 	bl	800c89a <USBD_CtlError>
      ret = USBD_FAIL;
 800b014:	2303      	movs	r3, #3
 800b016:	75fb      	strb	r3, [r7, #23]
      break;
 800b018:	bf00      	nop
  }

  return (uint8_t)ret;
 800b01a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3718      	adds	r7, #24
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}

0800b024 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b084      	sub	sp, #16
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
 800b02c:	460b      	mov	r3, r1
 800b02e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b036:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	32b0      	adds	r2, #176	; 0xb0
 800b042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d101      	bne.n	800b04e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b04a:	2303      	movs	r3, #3
 800b04c:	e065      	b.n	800b11a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	32b0      	adds	r2, #176	; 0xb0
 800b058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b05c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b05e:	78fb      	ldrb	r3, [r7, #3]
 800b060:	f003 020f 	and.w	r2, r3, #15
 800b064:	6879      	ldr	r1, [r7, #4]
 800b066:	4613      	mov	r3, r2
 800b068:	009b      	lsls	r3, r3, #2
 800b06a:	4413      	add	r3, r2
 800b06c:	009b      	lsls	r3, r3, #2
 800b06e:	440b      	add	r3, r1
 800b070:	3318      	adds	r3, #24
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d02f      	beq.n	800b0d8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b078:	78fb      	ldrb	r3, [r7, #3]
 800b07a:	f003 020f 	and.w	r2, r3, #15
 800b07e:	6879      	ldr	r1, [r7, #4]
 800b080:	4613      	mov	r3, r2
 800b082:	009b      	lsls	r3, r3, #2
 800b084:	4413      	add	r3, r2
 800b086:	009b      	lsls	r3, r3, #2
 800b088:	440b      	add	r3, r1
 800b08a:	3318      	adds	r3, #24
 800b08c:	681a      	ldr	r2, [r3, #0]
 800b08e:	78fb      	ldrb	r3, [r7, #3]
 800b090:	f003 010f 	and.w	r1, r3, #15
 800b094:	68f8      	ldr	r0, [r7, #12]
 800b096:	460b      	mov	r3, r1
 800b098:	00db      	lsls	r3, r3, #3
 800b09a:	440b      	add	r3, r1
 800b09c:	009b      	lsls	r3, r3, #2
 800b09e:	4403      	add	r3, r0
 800b0a0:	3348      	adds	r3, #72	; 0x48
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	fbb2 f1f3 	udiv	r1, r2, r3
 800b0a8:	fb01 f303 	mul.w	r3, r1, r3
 800b0ac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d112      	bne.n	800b0d8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b0b2:	78fb      	ldrb	r3, [r7, #3]
 800b0b4:	f003 020f 	and.w	r2, r3, #15
 800b0b8:	6879      	ldr	r1, [r7, #4]
 800b0ba:	4613      	mov	r3, r2
 800b0bc:	009b      	lsls	r3, r3, #2
 800b0be:	4413      	add	r3, r2
 800b0c0:	009b      	lsls	r3, r3, #2
 800b0c2:	440b      	add	r3, r1
 800b0c4:	3318      	adds	r3, #24
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b0ca:	78f9      	ldrb	r1, [r7, #3]
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f005 fb74 	bl	80107be <USBD_LL_Transmit>
 800b0d6:	e01f      	b.n	800b118 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b0e6:	687a      	ldr	r2, [r7, #4]
 800b0e8:	33b0      	adds	r3, #176	; 0xb0
 800b0ea:	009b      	lsls	r3, r3, #2
 800b0ec:	4413      	add	r3, r2
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	691b      	ldr	r3, [r3, #16]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d010      	beq.n	800b118 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b0fc:	687a      	ldr	r2, [r7, #4]
 800b0fe:	33b0      	adds	r3, #176	; 0xb0
 800b100:	009b      	lsls	r3, r3, #2
 800b102:	4413      	add	r3, r2
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	691b      	ldr	r3, [r3, #16]
 800b108:	68ba      	ldr	r2, [r7, #8]
 800b10a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800b10e:	68ba      	ldr	r2, [r7, #8]
 800b110:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800b114:	78fa      	ldrb	r2, [r7, #3]
 800b116:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b118:	2300      	movs	r3, #0
}
 800b11a:	4618      	mov	r0, r3
 800b11c:	3710      	adds	r7, #16
 800b11e:	46bd      	mov	sp, r7
 800b120:	bd80      	pop	{r7, pc}

0800b122 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b122:	b580      	push	{r7, lr}
 800b124:	b084      	sub	sp, #16
 800b126:	af00      	add	r7, sp, #0
 800b128:	6078      	str	r0, [r7, #4]
 800b12a:	460b      	mov	r3, r1
 800b12c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	32b0      	adds	r2, #176	; 0xb0
 800b138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b13c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	32b0      	adds	r2, #176	; 0xb0
 800b148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d101      	bne.n	800b154 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b150:	2303      	movs	r3, #3
 800b152:	e01a      	b.n	800b18a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b154:	78fb      	ldrb	r3, [r7, #3]
 800b156:	4619      	mov	r1, r3
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f005 fb72 	bl	8010842 <USBD_LL_GetRxDataSize>
 800b15e:	4602      	mov	r2, r0
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b16c:	687a      	ldr	r2, [r7, #4]
 800b16e:	33b0      	adds	r3, #176	; 0xb0
 800b170:	009b      	lsls	r3, r3, #2
 800b172:	4413      	add	r3, r2
 800b174:	685b      	ldr	r3, [r3, #4]
 800b176:	68db      	ldr	r3, [r3, #12]
 800b178:	68fa      	ldr	r2, [r7, #12]
 800b17a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b17e:	68fa      	ldr	r2, [r7, #12]
 800b180:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b184:	4611      	mov	r1, r2
 800b186:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b188:	2300      	movs	r3, #0
}
 800b18a:	4618      	mov	r0, r3
 800b18c:	3710      	adds	r7, #16
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}

0800b192 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b192:	b580      	push	{r7, lr}
 800b194:	b084      	sub	sp, #16
 800b196:	af00      	add	r7, sp, #0
 800b198:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	32b0      	adds	r2, #176	; 0xb0
 800b1a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1a8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d101      	bne.n	800b1b4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b1b0:	2303      	movs	r3, #3
 800b1b2:	e025      	b.n	800b200 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b1ba:	687a      	ldr	r2, [r7, #4]
 800b1bc:	33b0      	adds	r3, #176	; 0xb0
 800b1be:	009b      	lsls	r3, r3, #2
 800b1c0:	4413      	add	r3, r2
 800b1c2:	685b      	ldr	r3, [r3, #4]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d01a      	beq.n	800b1fe <USBD_CDC_EP0_RxReady+0x6c>
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b1ce:	2bff      	cmp	r3, #255	; 0xff
 800b1d0:	d015      	beq.n	800b1fe <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b1d8:	687a      	ldr	r2, [r7, #4]
 800b1da:	33b0      	adds	r3, #176	; 0xb0
 800b1dc:	009b      	lsls	r3, r3, #2
 800b1de:	4413      	add	r3, r2
 800b1e0:	685b      	ldr	r3, [r3, #4]
 800b1e2:	689b      	ldr	r3, [r3, #8]
 800b1e4:	68fa      	ldr	r2, [r7, #12]
 800b1e6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800b1ea:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b1ec:	68fa      	ldr	r2, [r7, #12]
 800b1ee:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b1f2:	b292      	uxth	r2, r2
 800b1f4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	22ff      	movs	r2, #255	; 0xff
 800b1fa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800b1fe:	2300      	movs	r3, #0
}
 800b200:	4618      	mov	r0, r3
 800b202:	3710      	adds	r7, #16
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}

0800b208 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b086      	sub	sp, #24
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b210:	2182      	movs	r1, #130	; 0x82
 800b212:	4818      	ldr	r0, [pc, #96]	; (800b274 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b214:	f000 fd09 	bl	800bc2a <USBD_GetEpDesc>
 800b218:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b21a:	2101      	movs	r1, #1
 800b21c:	4815      	ldr	r0, [pc, #84]	; (800b274 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b21e:	f000 fd04 	bl	800bc2a <USBD_GetEpDesc>
 800b222:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b224:	2181      	movs	r1, #129	; 0x81
 800b226:	4813      	ldr	r0, [pc, #76]	; (800b274 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b228:	f000 fcff 	bl	800bc2a <USBD_GetEpDesc>
 800b22c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d002      	beq.n	800b23a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	2210      	movs	r2, #16
 800b238:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b23a:	693b      	ldr	r3, [r7, #16]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d006      	beq.n	800b24e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b240:	693b      	ldr	r3, [r7, #16]
 800b242:	2200      	movs	r2, #0
 800b244:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b248:	711a      	strb	r2, [r3, #4]
 800b24a:	2200      	movs	r2, #0
 800b24c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d006      	beq.n	800b262 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	2200      	movs	r2, #0
 800b258:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b25c:	711a      	strb	r2, [r3, #4]
 800b25e:	2200      	movs	r2, #0
 800b260:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2243      	movs	r2, #67	; 0x43
 800b266:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b268:	4b02      	ldr	r3, [pc, #8]	; (800b274 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b26a:	4618      	mov	r0, r3
 800b26c:	3718      	adds	r7, #24
 800b26e:	46bd      	mov	sp, r7
 800b270:	bd80      	pop	{r7, pc}
 800b272:	bf00      	nop
 800b274:	200000dc 	.word	0x200000dc

0800b278 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b278:	b580      	push	{r7, lr}
 800b27a:	b086      	sub	sp, #24
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b280:	2182      	movs	r1, #130	; 0x82
 800b282:	4818      	ldr	r0, [pc, #96]	; (800b2e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b284:	f000 fcd1 	bl	800bc2a <USBD_GetEpDesc>
 800b288:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b28a:	2101      	movs	r1, #1
 800b28c:	4815      	ldr	r0, [pc, #84]	; (800b2e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b28e:	f000 fccc 	bl	800bc2a <USBD_GetEpDesc>
 800b292:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b294:	2181      	movs	r1, #129	; 0x81
 800b296:	4813      	ldr	r0, [pc, #76]	; (800b2e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b298:	f000 fcc7 	bl	800bc2a <USBD_GetEpDesc>
 800b29c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d002      	beq.n	800b2aa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	2210      	movs	r2, #16
 800b2a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d006      	beq.n	800b2be <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	711a      	strb	r2, [r3, #4]
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	f042 0202 	orr.w	r2, r2, #2
 800b2bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d006      	beq.n	800b2d2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	711a      	strb	r2, [r3, #4]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	f042 0202 	orr.w	r2, r2, #2
 800b2d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	2243      	movs	r2, #67	; 0x43
 800b2d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b2d8:	4b02      	ldr	r3, [pc, #8]	; (800b2e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b2da:	4618      	mov	r0, r3
 800b2dc:	3718      	adds	r7, #24
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}
 800b2e2:	bf00      	nop
 800b2e4:	200000dc 	.word	0x200000dc

0800b2e8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b086      	sub	sp, #24
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b2f0:	2182      	movs	r1, #130	; 0x82
 800b2f2:	4818      	ldr	r0, [pc, #96]	; (800b354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b2f4:	f000 fc99 	bl	800bc2a <USBD_GetEpDesc>
 800b2f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b2fa:	2101      	movs	r1, #1
 800b2fc:	4815      	ldr	r0, [pc, #84]	; (800b354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b2fe:	f000 fc94 	bl	800bc2a <USBD_GetEpDesc>
 800b302:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b304:	2181      	movs	r1, #129	; 0x81
 800b306:	4813      	ldr	r0, [pc, #76]	; (800b354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b308:	f000 fc8f 	bl	800bc2a <USBD_GetEpDesc>
 800b30c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d002      	beq.n	800b31a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b314:	697b      	ldr	r3, [r7, #20]
 800b316:	2210      	movs	r2, #16
 800b318:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d006      	beq.n	800b32e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b320:	693b      	ldr	r3, [r7, #16]
 800b322:	2200      	movs	r2, #0
 800b324:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b328:	711a      	strb	r2, [r3, #4]
 800b32a:	2200      	movs	r2, #0
 800b32c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d006      	beq.n	800b342 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	2200      	movs	r2, #0
 800b338:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b33c:	711a      	strb	r2, [r3, #4]
 800b33e:	2200      	movs	r2, #0
 800b340:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2243      	movs	r2, #67	; 0x43
 800b346:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b348:	4b02      	ldr	r3, [pc, #8]	; (800b354 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	3718      	adds	r7, #24
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}
 800b352:	bf00      	nop
 800b354:	200000dc 	.word	0x200000dc

0800b358 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b358:	b480      	push	{r7}
 800b35a:	b083      	sub	sp, #12
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	220a      	movs	r2, #10
 800b364:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b366:	4b03      	ldr	r3, [pc, #12]	; (800b374 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b368:	4618      	mov	r0, r3
 800b36a:	370c      	adds	r7, #12
 800b36c:	46bd      	mov	sp, r7
 800b36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b372:	4770      	bx	lr
 800b374:	20000098 	.word	0x20000098

0800b378 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b378:	b480      	push	{r7}
 800b37a:	b083      	sub	sp, #12
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
 800b380:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d101      	bne.n	800b38c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b388:	2303      	movs	r3, #3
 800b38a:	e009      	b.n	800b3a0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b392:	687a      	ldr	r2, [r7, #4]
 800b394:	33b0      	adds	r3, #176	; 0xb0
 800b396:	009b      	lsls	r3, r3, #2
 800b398:	4413      	add	r3, r2
 800b39a:	683a      	ldr	r2, [r7, #0]
 800b39c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b39e:	2300      	movs	r3, #0
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	370c      	adds	r7, #12
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3aa:	4770      	bx	lr

0800b3ac <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b087      	sub	sp, #28
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	60f8      	str	r0, [r7, #12]
 800b3b4:	60b9      	str	r1, [r7, #8]
 800b3b6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	32b0      	adds	r2, #176	; 0xb0
 800b3c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3c6:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800b3c8:	697b      	ldr	r3, [r7, #20]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d101      	bne.n	800b3d2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b3ce:	2303      	movs	r3, #3
 800b3d0:	e008      	b.n	800b3e4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b3d2:	697b      	ldr	r3, [r7, #20]
 800b3d4:	68ba      	ldr	r2, [r7, #8]
 800b3d6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	687a      	ldr	r2, [r7, #4]
 800b3de:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b3e2:	2300      	movs	r3, #0
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	371c      	adds	r7, #28
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ee:	4770      	bx	lr

0800b3f0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b3f0:	b480      	push	{r7}
 800b3f2:	b085      	sub	sp, #20
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
 800b3f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	32b0      	adds	r2, #176	; 0xb0
 800b404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b408:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d101      	bne.n	800b414 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b410:	2303      	movs	r3, #3
 800b412:	e004      	b.n	800b41e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	683a      	ldr	r2, [r7, #0]
 800b418:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b41c:	2300      	movs	r3, #0
}
 800b41e:	4618      	mov	r0, r3
 800b420:	3714      	adds	r7, #20
 800b422:	46bd      	mov	sp, r7
 800b424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b428:	4770      	bx	lr
	...

0800b42c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	32b0      	adds	r2, #176	; 0xb0
 800b43e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b442:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	32b0      	adds	r2, #176	; 0xb0
 800b44e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d101      	bne.n	800b45a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b456:	2303      	movs	r3, #3
 800b458:	e018      	b.n	800b48c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	7c1b      	ldrb	r3, [r3, #16]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d10a      	bne.n	800b478 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b462:	4b0c      	ldr	r3, [pc, #48]	; (800b494 <USBD_CDC_ReceivePacket+0x68>)
 800b464:	7819      	ldrb	r1, [r3, #0]
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b46c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f005 f9c5 	bl	8010800 <USBD_LL_PrepareReceive>
 800b476:	e008      	b.n	800b48a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b478:	4b06      	ldr	r3, [pc, #24]	; (800b494 <USBD_CDC_ReceivePacket+0x68>)
 800b47a:	7819      	ldrb	r1, [r3, #0]
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b482:	2340      	movs	r3, #64	; 0x40
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f005 f9bb 	bl	8010800 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b48a:	2300      	movs	r3, #0
}
 800b48c:	4618      	mov	r0, r3
 800b48e:	3710      	adds	r7, #16
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}
 800b494:	20000120 	.word	0x20000120

0800b498 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b086      	sub	sp, #24
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	60f8      	str	r0, [r7, #12]
 800b4a0:	60b9      	str	r1, [r7, #8]
 800b4a2:	4613      	mov	r3, r2
 800b4a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d101      	bne.n	800b4b0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b4ac:	2303      	movs	r3, #3
 800b4ae:	e01f      	b.n	800b4f0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b4c8:	68bb      	ldr	r3, [r7, #8]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d003      	beq.n	800b4d6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	68ba      	ldr	r2, [r7, #8]
 800b4d2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	2201      	movs	r2, #1
 800b4da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	79fa      	ldrb	r2, [r7, #7]
 800b4e2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b4e4:	68f8      	ldr	r0, [r7, #12]
 800b4e6:	f005 f835 	bl	8010554 <USBD_LL_Init>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b4ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3718      	adds	r7, #24
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}

0800b4f8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b084      	sub	sp, #16
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
 800b500:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b502:	2300      	movs	r3, #0
 800b504:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d101      	bne.n	800b510 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b50c:	2303      	movs	r3, #3
 800b50e:	e025      	b.n	800b55c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	683a      	ldr	r2, [r7, #0]
 800b514:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	32ae      	adds	r2, #174	; 0xae
 800b522:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d00f      	beq.n	800b54c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	32ae      	adds	r2, #174	; 0xae
 800b536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b53a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b53c:	f107 020e 	add.w	r2, r7, #14
 800b540:	4610      	mov	r0, r2
 800b542:	4798      	blx	r3
 800b544:	4602      	mov	r2, r0
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800b552:	1c5a      	adds	r2, r3, #1
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800b55a:	2300      	movs	r3, #0
}
 800b55c:	4618      	mov	r0, r3
 800b55e:	3710      	adds	r7, #16
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}

0800b564 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b082      	sub	sp, #8
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b56c:	6878      	ldr	r0, [r7, #4]
 800b56e:	f005 f83d 	bl	80105ec <USBD_LL_Start>
 800b572:	4603      	mov	r3, r0
}
 800b574:	4618      	mov	r0, r3
 800b576:	3708      	adds	r7, #8
 800b578:	46bd      	mov	sp, r7
 800b57a:	bd80      	pop	{r7, pc}

0800b57c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b57c:	b480      	push	{r7}
 800b57e:	b083      	sub	sp, #12
 800b580:	af00      	add	r7, sp, #0
 800b582:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b584:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b586:	4618      	mov	r0, r3
 800b588:	370c      	adds	r7, #12
 800b58a:	46bd      	mov	sp, r7
 800b58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b590:	4770      	bx	lr

0800b592 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b592:	b580      	push	{r7, lr}
 800b594:	b084      	sub	sp, #16
 800b596:	af00      	add	r7, sp, #0
 800b598:	6078      	str	r0, [r7, #4]
 800b59a:	460b      	mov	r3, r1
 800b59c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b59e:	2300      	movs	r3, #0
 800b5a0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d009      	beq.n	800b5c0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	78fa      	ldrb	r2, [r7, #3]
 800b5b6:	4611      	mov	r1, r2
 800b5b8:	6878      	ldr	r0, [r7, #4]
 800b5ba:	4798      	blx	r3
 800b5bc:	4603      	mov	r3, r0
 800b5be:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b5c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	3710      	adds	r7, #16
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}

0800b5ca <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b5ca:	b580      	push	{r7, lr}
 800b5cc:	b084      	sub	sp, #16
 800b5ce:	af00      	add	r7, sp, #0
 800b5d0:	6078      	str	r0, [r7, #4]
 800b5d2:	460b      	mov	r3, r1
 800b5d4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b5e0:	685b      	ldr	r3, [r3, #4]
 800b5e2:	78fa      	ldrb	r2, [r7, #3]
 800b5e4:	4611      	mov	r1, r2
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	4798      	blx	r3
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d001      	beq.n	800b5f4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b5f0:	2303      	movs	r3, #3
 800b5f2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b5f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3710      	adds	r7, #16
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bd80      	pop	{r7, pc}

0800b5fe <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b5fe:	b580      	push	{r7, lr}
 800b600:	b084      	sub	sp, #16
 800b602:	af00      	add	r7, sp, #0
 800b604:	6078      	str	r0, [r7, #4]
 800b606:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b60e:	6839      	ldr	r1, [r7, #0]
 800b610:	4618      	mov	r0, r3
 800b612:	f001 f908 	bl	800c826 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2201      	movs	r2, #1
 800b61a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b624:	461a      	mov	r2, r3
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b632:	f003 031f 	and.w	r3, r3, #31
 800b636:	2b02      	cmp	r3, #2
 800b638:	d01a      	beq.n	800b670 <USBD_LL_SetupStage+0x72>
 800b63a:	2b02      	cmp	r3, #2
 800b63c:	d822      	bhi.n	800b684 <USBD_LL_SetupStage+0x86>
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d002      	beq.n	800b648 <USBD_LL_SetupStage+0x4a>
 800b642:	2b01      	cmp	r3, #1
 800b644:	d00a      	beq.n	800b65c <USBD_LL_SetupStage+0x5e>
 800b646:	e01d      	b.n	800b684 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b64e:	4619      	mov	r1, r3
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	f000 fb5f 	bl	800bd14 <USBD_StdDevReq>
 800b656:	4603      	mov	r3, r0
 800b658:	73fb      	strb	r3, [r7, #15]
      break;
 800b65a:	e020      	b.n	800b69e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b662:	4619      	mov	r1, r3
 800b664:	6878      	ldr	r0, [r7, #4]
 800b666:	f000 fbc7 	bl	800bdf8 <USBD_StdItfReq>
 800b66a:	4603      	mov	r3, r0
 800b66c:	73fb      	strb	r3, [r7, #15]
      break;
 800b66e:	e016      	b.n	800b69e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b676:	4619      	mov	r1, r3
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f000 fc29 	bl	800bed0 <USBD_StdEPReq>
 800b67e:	4603      	mov	r3, r0
 800b680:	73fb      	strb	r3, [r7, #15]
      break;
 800b682:	e00c      	b.n	800b69e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b68a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b68e:	b2db      	uxtb	r3, r3
 800b690:	4619      	mov	r1, r3
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f005 f80a 	bl	80106ac <USBD_LL_StallEP>
 800b698:	4603      	mov	r3, r0
 800b69a:	73fb      	strb	r3, [r7, #15]
      break;
 800b69c:	bf00      	nop
  }

  return ret;
 800b69e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3710      	adds	r7, #16
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b086      	sub	sp, #24
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	60f8      	str	r0, [r7, #12]
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	607a      	str	r2, [r7, #4]
 800b6b4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b6ba:	7afb      	ldrb	r3, [r7, #11]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d16e      	bne.n	800b79e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b6c6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b6ce:	2b03      	cmp	r3, #3
 800b6d0:	f040 8098 	bne.w	800b804 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b6d4:	693b      	ldr	r3, [r7, #16]
 800b6d6:	689a      	ldr	r2, [r3, #8]
 800b6d8:	693b      	ldr	r3, [r7, #16]
 800b6da:	68db      	ldr	r3, [r3, #12]
 800b6dc:	429a      	cmp	r2, r3
 800b6de:	d913      	bls.n	800b708 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b6e0:	693b      	ldr	r3, [r7, #16]
 800b6e2:	689a      	ldr	r2, [r3, #8]
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	68db      	ldr	r3, [r3, #12]
 800b6e8:	1ad2      	subs	r2, r2, r3
 800b6ea:	693b      	ldr	r3, [r7, #16]
 800b6ec:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b6ee:	693b      	ldr	r3, [r7, #16]
 800b6f0:	68da      	ldr	r2, [r3, #12]
 800b6f2:	693b      	ldr	r3, [r7, #16]
 800b6f4:	689b      	ldr	r3, [r3, #8]
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	bf28      	it	cs
 800b6fa:	4613      	movcs	r3, r2
 800b6fc:	461a      	mov	r2, r3
 800b6fe:	6879      	ldr	r1, [r7, #4]
 800b700:	68f8      	ldr	r0, [r7, #12]
 800b702:	f001 f984 	bl	800ca0e <USBD_CtlContinueRx>
 800b706:	e07d      	b.n	800b804 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b70e:	f003 031f 	and.w	r3, r3, #31
 800b712:	2b02      	cmp	r3, #2
 800b714:	d014      	beq.n	800b740 <USBD_LL_DataOutStage+0x98>
 800b716:	2b02      	cmp	r3, #2
 800b718:	d81d      	bhi.n	800b756 <USBD_LL_DataOutStage+0xae>
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d002      	beq.n	800b724 <USBD_LL_DataOutStage+0x7c>
 800b71e:	2b01      	cmp	r3, #1
 800b720:	d003      	beq.n	800b72a <USBD_LL_DataOutStage+0x82>
 800b722:	e018      	b.n	800b756 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b724:	2300      	movs	r3, #0
 800b726:	75bb      	strb	r3, [r7, #22]
            break;
 800b728:	e018      	b.n	800b75c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b730:	b2db      	uxtb	r3, r3
 800b732:	4619      	mov	r1, r3
 800b734:	68f8      	ldr	r0, [r7, #12]
 800b736:	f000 fa5e 	bl	800bbf6 <USBD_CoreFindIF>
 800b73a:	4603      	mov	r3, r0
 800b73c:	75bb      	strb	r3, [r7, #22]
            break;
 800b73e:	e00d      	b.n	800b75c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b746:	b2db      	uxtb	r3, r3
 800b748:	4619      	mov	r1, r3
 800b74a:	68f8      	ldr	r0, [r7, #12]
 800b74c:	f000 fa60 	bl	800bc10 <USBD_CoreFindEP>
 800b750:	4603      	mov	r3, r0
 800b752:	75bb      	strb	r3, [r7, #22]
            break;
 800b754:	e002      	b.n	800b75c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b756:	2300      	movs	r3, #0
 800b758:	75bb      	strb	r3, [r7, #22]
            break;
 800b75a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b75c:	7dbb      	ldrb	r3, [r7, #22]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d119      	bne.n	800b796 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b768:	b2db      	uxtb	r3, r3
 800b76a:	2b03      	cmp	r3, #3
 800b76c:	d113      	bne.n	800b796 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b76e:	7dba      	ldrb	r2, [r7, #22]
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	32ae      	adds	r2, #174	; 0xae
 800b774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b778:	691b      	ldr	r3, [r3, #16]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d00b      	beq.n	800b796 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800b77e:	7dba      	ldrb	r2, [r7, #22]
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b786:	7dba      	ldrb	r2, [r7, #22]
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	32ae      	adds	r2, #174	; 0xae
 800b78c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b790:	691b      	ldr	r3, [r3, #16]
 800b792:	68f8      	ldr	r0, [r7, #12]
 800b794:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b796:	68f8      	ldr	r0, [r7, #12]
 800b798:	f001 f94a 	bl	800ca30 <USBD_CtlSendStatus>
 800b79c:	e032      	b.n	800b804 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b79e:	7afb      	ldrb	r3, [r7, #11]
 800b7a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b7a4:	b2db      	uxtb	r3, r3
 800b7a6:	4619      	mov	r1, r3
 800b7a8:	68f8      	ldr	r0, [r7, #12]
 800b7aa:	f000 fa31 	bl	800bc10 <USBD_CoreFindEP>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b7b2:	7dbb      	ldrb	r3, [r7, #22]
 800b7b4:	2bff      	cmp	r3, #255	; 0xff
 800b7b6:	d025      	beq.n	800b804 <USBD_LL_DataOutStage+0x15c>
 800b7b8:	7dbb      	ldrb	r3, [r7, #22]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d122      	bne.n	800b804 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b7c4:	b2db      	uxtb	r3, r3
 800b7c6:	2b03      	cmp	r3, #3
 800b7c8:	d117      	bne.n	800b7fa <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b7ca:	7dba      	ldrb	r2, [r7, #22]
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	32ae      	adds	r2, #174	; 0xae
 800b7d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7d4:	699b      	ldr	r3, [r3, #24]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d00f      	beq.n	800b7fa <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b7da:	7dba      	ldrb	r2, [r7, #22]
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b7e2:	7dba      	ldrb	r2, [r7, #22]
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	32ae      	adds	r2, #174	; 0xae
 800b7e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7ec:	699b      	ldr	r3, [r3, #24]
 800b7ee:	7afa      	ldrb	r2, [r7, #11]
 800b7f0:	4611      	mov	r1, r2
 800b7f2:	68f8      	ldr	r0, [r7, #12]
 800b7f4:	4798      	blx	r3
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b7fa:	7dfb      	ldrb	r3, [r7, #23]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d001      	beq.n	800b804 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b800:	7dfb      	ldrb	r3, [r7, #23]
 800b802:	e000      	b.n	800b806 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b804:	2300      	movs	r3, #0
}
 800b806:	4618      	mov	r0, r3
 800b808:	3718      	adds	r7, #24
 800b80a:	46bd      	mov	sp, r7
 800b80c:	bd80      	pop	{r7, pc}

0800b80e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b80e:	b580      	push	{r7, lr}
 800b810:	b086      	sub	sp, #24
 800b812:	af00      	add	r7, sp, #0
 800b814:	60f8      	str	r0, [r7, #12]
 800b816:	460b      	mov	r3, r1
 800b818:	607a      	str	r2, [r7, #4]
 800b81a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b81c:	7afb      	ldrb	r3, [r7, #11]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d16f      	bne.n	800b902 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	3314      	adds	r3, #20
 800b826:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b82e:	2b02      	cmp	r3, #2
 800b830:	d15a      	bne.n	800b8e8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b832:	693b      	ldr	r3, [r7, #16]
 800b834:	689a      	ldr	r2, [r3, #8]
 800b836:	693b      	ldr	r3, [r7, #16]
 800b838:	68db      	ldr	r3, [r3, #12]
 800b83a:	429a      	cmp	r2, r3
 800b83c:	d914      	bls.n	800b868 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b83e:	693b      	ldr	r3, [r7, #16]
 800b840:	689a      	ldr	r2, [r3, #8]
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	68db      	ldr	r3, [r3, #12]
 800b846:	1ad2      	subs	r2, r2, r3
 800b848:	693b      	ldr	r3, [r7, #16]
 800b84a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	689b      	ldr	r3, [r3, #8]
 800b850:	461a      	mov	r2, r3
 800b852:	6879      	ldr	r1, [r7, #4]
 800b854:	68f8      	ldr	r0, [r7, #12]
 800b856:	f001 f8ac 	bl	800c9b2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b85a:	2300      	movs	r3, #0
 800b85c:	2200      	movs	r2, #0
 800b85e:	2100      	movs	r1, #0
 800b860:	68f8      	ldr	r0, [r7, #12]
 800b862:	f004 ffcd 	bl	8010800 <USBD_LL_PrepareReceive>
 800b866:	e03f      	b.n	800b8e8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	68da      	ldr	r2, [r3, #12]
 800b86c:	693b      	ldr	r3, [r7, #16]
 800b86e:	689b      	ldr	r3, [r3, #8]
 800b870:	429a      	cmp	r2, r3
 800b872:	d11c      	bne.n	800b8ae <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b874:	693b      	ldr	r3, [r7, #16]
 800b876:	685a      	ldr	r2, [r3, #4]
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b87c:	429a      	cmp	r2, r3
 800b87e:	d316      	bcc.n	800b8ae <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b880:	693b      	ldr	r3, [r7, #16]
 800b882:	685a      	ldr	r2, [r3, #4]
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b88a:	429a      	cmp	r2, r3
 800b88c:	d20f      	bcs.n	800b8ae <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b88e:	2200      	movs	r2, #0
 800b890:	2100      	movs	r1, #0
 800b892:	68f8      	ldr	r0, [r7, #12]
 800b894:	f001 f88d 	bl	800c9b2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	2200      	movs	r2, #0
 800b89c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	2100      	movs	r1, #0
 800b8a6:	68f8      	ldr	r0, [r7, #12]
 800b8a8:	f004 ffaa 	bl	8010800 <USBD_LL_PrepareReceive>
 800b8ac:	e01c      	b.n	800b8e8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8b4:	b2db      	uxtb	r3, r3
 800b8b6:	2b03      	cmp	r3, #3
 800b8b8:	d10f      	bne.n	800b8da <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8c0:	68db      	ldr	r3, [r3, #12]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d009      	beq.n	800b8da <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8d4:	68db      	ldr	r3, [r3, #12]
 800b8d6:	68f8      	ldr	r0, [r7, #12]
 800b8d8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b8da:	2180      	movs	r1, #128	; 0x80
 800b8dc:	68f8      	ldr	r0, [r7, #12]
 800b8de:	f004 fee5 	bl	80106ac <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b8e2:	68f8      	ldr	r0, [r7, #12]
 800b8e4:	f001 f8b7 	bl	800ca56 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d03a      	beq.n	800b968 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b8f2:	68f8      	ldr	r0, [r7, #12]
 800b8f4:	f7ff fe42 	bl	800b57c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b900:	e032      	b.n	800b968 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b902:	7afb      	ldrb	r3, [r7, #11]
 800b904:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b908:	b2db      	uxtb	r3, r3
 800b90a:	4619      	mov	r1, r3
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	f000 f97f 	bl	800bc10 <USBD_CoreFindEP>
 800b912:	4603      	mov	r3, r0
 800b914:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b916:	7dfb      	ldrb	r3, [r7, #23]
 800b918:	2bff      	cmp	r3, #255	; 0xff
 800b91a:	d025      	beq.n	800b968 <USBD_LL_DataInStage+0x15a>
 800b91c:	7dfb      	ldrb	r3, [r7, #23]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d122      	bne.n	800b968 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b928:	b2db      	uxtb	r3, r3
 800b92a:	2b03      	cmp	r3, #3
 800b92c:	d11c      	bne.n	800b968 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b92e:	7dfa      	ldrb	r2, [r7, #23]
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	32ae      	adds	r2, #174	; 0xae
 800b934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b938:	695b      	ldr	r3, [r3, #20]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d014      	beq.n	800b968 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b93e:	7dfa      	ldrb	r2, [r7, #23]
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b946:	7dfa      	ldrb	r2, [r7, #23]
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	32ae      	adds	r2, #174	; 0xae
 800b94c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b950:	695b      	ldr	r3, [r3, #20]
 800b952:	7afa      	ldrb	r2, [r7, #11]
 800b954:	4611      	mov	r1, r2
 800b956:	68f8      	ldr	r0, [r7, #12]
 800b958:	4798      	blx	r3
 800b95a:	4603      	mov	r3, r0
 800b95c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b95e:	7dbb      	ldrb	r3, [r7, #22]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d001      	beq.n	800b968 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b964:	7dbb      	ldrb	r3, [r7, #22]
 800b966:	e000      	b.n	800b96a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b968:	2300      	movs	r3, #0
}
 800b96a:	4618      	mov	r0, r3
 800b96c:	3718      	adds	r7, #24
 800b96e:	46bd      	mov	sp, r7
 800b970:	bd80      	pop	{r7, pc}

0800b972 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b972:	b580      	push	{r7, lr}
 800b974:	b084      	sub	sp, #16
 800b976:	af00      	add	r7, sp, #0
 800b978:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b97a:	2300      	movs	r3, #0
 800b97c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	2201      	movs	r2, #1
 800b982:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	2200      	movs	r2, #0
 800b98a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2200      	movs	r2, #0
 800b992:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2200      	movs	r2, #0
 800b998:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d014      	beq.n	800b9d8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9b4:	685b      	ldr	r3, [r3, #4]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d00e      	beq.n	800b9d8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9c0:	685b      	ldr	r3, [r3, #4]
 800b9c2:	687a      	ldr	r2, [r7, #4]
 800b9c4:	6852      	ldr	r2, [r2, #4]
 800b9c6:	b2d2      	uxtb	r2, r2
 800b9c8:	4611      	mov	r1, r2
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	4798      	blx	r3
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d001      	beq.n	800b9d8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b9d4:	2303      	movs	r3, #3
 800b9d6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b9d8:	2340      	movs	r3, #64	; 0x40
 800b9da:	2200      	movs	r2, #0
 800b9dc:	2100      	movs	r1, #0
 800b9de:	6878      	ldr	r0, [r7, #4]
 800b9e0:	f004 fe1f 	bl	8010622 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2201      	movs	r2, #1
 800b9e8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	2240      	movs	r2, #64	; 0x40
 800b9f0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b9f4:	2340      	movs	r3, #64	; 0x40
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	2180      	movs	r1, #128	; 0x80
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	f004 fe11 	bl	8010622 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2201      	movs	r2, #1
 800ba04:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	2240      	movs	r2, #64	; 0x40
 800ba0a:	621a      	str	r2, [r3, #32]

  return ret;
 800ba0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba0e:	4618      	mov	r0, r3
 800ba10:	3710      	adds	r7, #16
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}

0800ba16 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ba16:	b480      	push	{r7}
 800ba18:	b083      	sub	sp, #12
 800ba1a:	af00      	add	r7, sp, #0
 800ba1c:	6078      	str	r0, [r7, #4]
 800ba1e:	460b      	mov	r3, r1
 800ba20:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	78fa      	ldrb	r2, [r7, #3]
 800ba26:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ba28:	2300      	movs	r3, #0
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	370c      	adds	r7, #12
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba34:	4770      	bx	lr

0800ba36 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ba36:	b480      	push	{r7}
 800ba38:	b083      	sub	sp, #12
 800ba3a:	af00      	add	r7, sp, #0
 800ba3c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba44:	b2da      	uxtb	r2, r3
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	2204      	movs	r2, #4
 800ba50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ba54:	2300      	movs	r3, #0
}
 800ba56:	4618      	mov	r0, r3
 800ba58:	370c      	adds	r7, #12
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba60:	4770      	bx	lr

0800ba62 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ba62:	b480      	push	{r7}
 800ba64:	b083      	sub	sp, #12
 800ba66:	af00      	add	r7, sp, #0
 800ba68:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba70:	b2db      	uxtb	r3, r3
 800ba72:	2b04      	cmp	r3, #4
 800ba74:	d106      	bne.n	800ba84 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800ba7c:	b2da      	uxtb	r2, r3
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ba84:	2300      	movs	r3, #0
}
 800ba86:	4618      	mov	r0, r3
 800ba88:	370c      	adds	r7, #12
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba90:	4770      	bx	lr

0800ba92 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ba92:	b580      	push	{r7, lr}
 800ba94:	b082      	sub	sp, #8
 800ba96:	af00      	add	r7, sp, #0
 800ba98:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800baa0:	b2db      	uxtb	r3, r3
 800baa2:	2b03      	cmp	r3, #3
 800baa4:	d110      	bne.n	800bac8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800baac:	2b00      	cmp	r3, #0
 800baae:	d00b      	beq.n	800bac8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bab6:	69db      	ldr	r3, [r3, #28]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d005      	beq.n	800bac8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bac2:	69db      	ldr	r3, [r3, #28]
 800bac4:	6878      	ldr	r0, [r7, #4]
 800bac6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800bac8:	2300      	movs	r3, #0
}
 800baca:	4618      	mov	r0, r3
 800bacc:	3708      	adds	r7, #8
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}

0800bad2 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bad2:	b580      	push	{r7, lr}
 800bad4:	b082      	sub	sp, #8
 800bad6:	af00      	add	r7, sp, #0
 800bad8:	6078      	str	r0, [r7, #4]
 800bada:	460b      	mov	r3, r1
 800badc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	32ae      	adds	r2, #174	; 0xae
 800bae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d101      	bne.n	800baf4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800baf0:	2303      	movs	r3, #3
 800baf2:	e01c      	b.n	800bb2e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bafa:	b2db      	uxtb	r3, r3
 800bafc:	2b03      	cmp	r3, #3
 800bafe:	d115      	bne.n	800bb2c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	32ae      	adds	r2, #174	; 0xae
 800bb0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb0e:	6a1b      	ldr	r3, [r3, #32]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d00b      	beq.n	800bb2c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	32ae      	adds	r2, #174	; 0xae
 800bb1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb22:	6a1b      	ldr	r3, [r3, #32]
 800bb24:	78fa      	ldrb	r2, [r7, #3]
 800bb26:	4611      	mov	r1, r2
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bb2c:	2300      	movs	r3, #0
}
 800bb2e:	4618      	mov	r0, r3
 800bb30:	3708      	adds	r7, #8
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}

0800bb36 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800bb36:	b580      	push	{r7, lr}
 800bb38:	b082      	sub	sp, #8
 800bb3a:	af00      	add	r7, sp, #0
 800bb3c:	6078      	str	r0, [r7, #4]
 800bb3e:	460b      	mov	r3, r1
 800bb40:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	32ae      	adds	r2, #174	; 0xae
 800bb4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d101      	bne.n	800bb58 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800bb54:	2303      	movs	r3, #3
 800bb56:	e01c      	b.n	800bb92 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb5e:	b2db      	uxtb	r3, r3
 800bb60:	2b03      	cmp	r3, #3
 800bb62:	d115      	bne.n	800bb90 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	32ae      	adds	r2, #174	; 0xae
 800bb6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d00b      	beq.n	800bb90 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	32ae      	adds	r2, #174	; 0xae
 800bb82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb88:	78fa      	ldrb	r2, [r7, #3]
 800bb8a:	4611      	mov	r1, r2
 800bb8c:	6878      	ldr	r0, [r7, #4]
 800bb8e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bb90:	2300      	movs	r3, #0
}
 800bb92:	4618      	mov	r0, r3
 800bb94:	3708      	adds	r7, #8
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}

0800bb9a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800bb9a:	b480      	push	{r7}
 800bb9c:	b083      	sub	sp, #12
 800bb9e:	af00      	add	r7, sp, #0
 800bba0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bba2:	2300      	movs	r3, #0
}
 800bba4:	4618      	mov	r0, r3
 800bba6:	370c      	adds	r7, #12
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbae:	4770      	bx	lr

0800bbb0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b084      	sub	sp, #16
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2201      	movs	r2, #1
 800bbc0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d00e      	beq.n	800bbec <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	687a      	ldr	r2, [r7, #4]
 800bbd8:	6852      	ldr	r2, [r2, #4]
 800bbda:	b2d2      	uxtb	r2, r2
 800bbdc:	4611      	mov	r1, r2
 800bbde:	6878      	ldr	r0, [r7, #4]
 800bbe0:	4798      	blx	r3
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d001      	beq.n	800bbec <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800bbe8:	2303      	movs	r3, #3
 800bbea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bbec:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	3710      	adds	r7, #16
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	bd80      	pop	{r7, pc}

0800bbf6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bbf6:	b480      	push	{r7}
 800bbf8:	b083      	sub	sp, #12
 800bbfa:	af00      	add	r7, sp, #0
 800bbfc:	6078      	str	r0, [r7, #4]
 800bbfe:	460b      	mov	r3, r1
 800bc00:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bc02:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	370c      	adds	r7, #12
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0e:	4770      	bx	lr

0800bc10 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bc10:	b480      	push	{r7}
 800bc12:	b083      	sub	sp, #12
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
 800bc18:	460b      	mov	r3, r1
 800bc1a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bc1c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	370c      	adds	r7, #12
 800bc22:	46bd      	mov	sp, r7
 800bc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc28:	4770      	bx	lr

0800bc2a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800bc2a:	b580      	push	{r7, lr}
 800bc2c:	b086      	sub	sp, #24
 800bc2e:	af00      	add	r7, sp, #0
 800bc30:	6078      	str	r0, [r7, #4]
 800bc32:	460b      	mov	r3, r1
 800bc34:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	885b      	ldrh	r3, [r3, #2]
 800bc46:	b29a      	uxth	r2, r3
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	781b      	ldrb	r3, [r3, #0]
 800bc4c:	b29b      	uxth	r3, r3
 800bc4e:	429a      	cmp	r2, r3
 800bc50:	d920      	bls.n	800bc94 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	781b      	ldrb	r3, [r3, #0]
 800bc56:	b29b      	uxth	r3, r3
 800bc58:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bc5a:	e013      	b.n	800bc84 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bc5c:	f107 030a 	add.w	r3, r7, #10
 800bc60:	4619      	mov	r1, r3
 800bc62:	6978      	ldr	r0, [r7, #20]
 800bc64:	f000 f81b 	bl	800bc9e <USBD_GetNextDesc>
 800bc68:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bc6a:	697b      	ldr	r3, [r7, #20]
 800bc6c:	785b      	ldrb	r3, [r3, #1]
 800bc6e:	2b05      	cmp	r3, #5
 800bc70:	d108      	bne.n	800bc84 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800bc72:	697b      	ldr	r3, [r7, #20]
 800bc74:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bc76:	693b      	ldr	r3, [r7, #16]
 800bc78:	789b      	ldrb	r3, [r3, #2]
 800bc7a:	78fa      	ldrb	r2, [r7, #3]
 800bc7c:	429a      	cmp	r2, r3
 800bc7e:	d008      	beq.n	800bc92 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bc80:	2300      	movs	r3, #0
 800bc82:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	885b      	ldrh	r3, [r3, #2]
 800bc88:	b29a      	uxth	r2, r3
 800bc8a:	897b      	ldrh	r3, [r7, #10]
 800bc8c:	429a      	cmp	r2, r3
 800bc8e:	d8e5      	bhi.n	800bc5c <USBD_GetEpDesc+0x32>
 800bc90:	e000      	b.n	800bc94 <USBD_GetEpDesc+0x6a>
          break;
 800bc92:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800bc94:	693b      	ldr	r3, [r7, #16]
}
 800bc96:	4618      	mov	r0, r3
 800bc98:	3718      	adds	r7, #24
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	bd80      	pop	{r7, pc}

0800bc9e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bc9e:	b480      	push	{r7}
 800bca0:	b085      	sub	sp, #20
 800bca2:	af00      	add	r7, sp, #0
 800bca4:	6078      	str	r0, [r7, #4]
 800bca6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bcac:	683b      	ldr	r3, [r7, #0]
 800bcae:	881a      	ldrh	r2, [r3, #0]
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	781b      	ldrb	r3, [r3, #0]
 800bcb4:	b29b      	uxth	r3, r3
 800bcb6:	4413      	add	r3, r2
 800bcb8:	b29a      	uxth	r2, r3
 800bcba:	683b      	ldr	r3, [r7, #0]
 800bcbc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	781b      	ldrb	r3, [r3, #0]
 800bcc2:	461a      	mov	r2, r3
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	4413      	add	r3, r2
 800bcc8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bcca:	68fb      	ldr	r3, [r7, #12]
}
 800bccc:	4618      	mov	r0, r3
 800bcce:	3714      	adds	r7, #20
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd6:	4770      	bx	lr

0800bcd8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bcd8:	b480      	push	{r7}
 800bcda:	b087      	sub	sp, #28
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bce4:	697b      	ldr	r3, [r7, #20]
 800bce6:	781b      	ldrb	r3, [r3, #0]
 800bce8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bcea:	697b      	ldr	r3, [r7, #20]
 800bcec:	3301      	adds	r3, #1
 800bcee:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bcf0:	697b      	ldr	r3, [r7, #20]
 800bcf2:	781b      	ldrb	r3, [r3, #0]
 800bcf4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bcf6:	8a3b      	ldrh	r3, [r7, #16]
 800bcf8:	021b      	lsls	r3, r3, #8
 800bcfa:	b21a      	sxth	r2, r3
 800bcfc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bd00:	4313      	orrs	r3, r2
 800bd02:	b21b      	sxth	r3, r3
 800bd04:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bd06:	89fb      	ldrh	r3, [r7, #14]
}
 800bd08:	4618      	mov	r0, r3
 800bd0a:	371c      	adds	r7, #28
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd12:	4770      	bx	lr

0800bd14 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b084      	sub	sp, #16
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd1e:	2300      	movs	r3, #0
 800bd20:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	781b      	ldrb	r3, [r3, #0]
 800bd26:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bd2a:	2b40      	cmp	r3, #64	; 0x40
 800bd2c:	d005      	beq.n	800bd3a <USBD_StdDevReq+0x26>
 800bd2e:	2b40      	cmp	r3, #64	; 0x40
 800bd30:	d857      	bhi.n	800bde2 <USBD_StdDevReq+0xce>
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d00f      	beq.n	800bd56 <USBD_StdDevReq+0x42>
 800bd36:	2b20      	cmp	r3, #32
 800bd38:	d153      	bne.n	800bde2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	32ae      	adds	r2, #174	; 0xae
 800bd44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd48:	689b      	ldr	r3, [r3, #8]
 800bd4a:	6839      	ldr	r1, [r7, #0]
 800bd4c:	6878      	ldr	r0, [r7, #4]
 800bd4e:	4798      	blx	r3
 800bd50:	4603      	mov	r3, r0
 800bd52:	73fb      	strb	r3, [r7, #15]
      break;
 800bd54:	e04a      	b.n	800bdec <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	785b      	ldrb	r3, [r3, #1]
 800bd5a:	2b09      	cmp	r3, #9
 800bd5c:	d83b      	bhi.n	800bdd6 <USBD_StdDevReq+0xc2>
 800bd5e:	a201      	add	r2, pc, #4	; (adr r2, 800bd64 <USBD_StdDevReq+0x50>)
 800bd60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd64:	0800bdb9 	.word	0x0800bdb9
 800bd68:	0800bdcd 	.word	0x0800bdcd
 800bd6c:	0800bdd7 	.word	0x0800bdd7
 800bd70:	0800bdc3 	.word	0x0800bdc3
 800bd74:	0800bdd7 	.word	0x0800bdd7
 800bd78:	0800bd97 	.word	0x0800bd97
 800bd7c:	0800bd8d 	.word	0x0800bd8d
 800bd80:	0800bdd7 	.word	0x0800bdd7
 800bd84:	0800bdaf 	.word	0x0800bdaf
 800bd88:	0800bda1 	.word	0x0800bda1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bd8c:	6839      	ldr	r1, [r7, #0]
 800bd8e:	6878      	ldr	r0, [r7, #4]
 800bd90:	f000 fa3c 	bl	800c20c <USBD_GetDescriptor>
          break;
 800bd94:	e024      	b.n	800bde0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bd96:	6839      	ldr	r1, [r7, #0]
 800bd98:	6878      	ldr	r0, [r7, #4]
 800bd9a:	f000 fba1 	bl	800c4e0 <USBD_SetAddress>
          break;
 800bd9e:	e01f      	b.n	800bde0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bda0:	6839      	ldr	r1, [r7, #0]
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f000 fbe0 	bl	800c568 <USBD_SetConfig>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	73fb      	strb	r3, [r7, #15]
          break;
 800bdac:	e018      	b.n	800bde0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bdae:	6839      	ldr	r1, [r7, #0]
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f000 fc83 	bl	800c6bc <USBD_GetConfig>
          break;
 800bdb6:	e013      	b.n	800bde0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bdb8:	6839      	ldr	r1, [r7, #0]
 800bdba:	6878      	ldr	r0, [r7, #4]
 800bdbc:	f000 fcb4 	bl	800c728 <USBD_GetStatus>
          break;
 800bdc0:	e00e      	b.n	800bde0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bdc2:	6839      	ldr	r1, [r7, #0]
 800bdc4:	6878      	ldr	r0, [r7, #4]
 800bdc6:	f000 fce3 	bl	800c790 <USBD_SetFeature>
          break;
 800bdca:	e009      	b.n	800bde0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bdcc:	6839      	ldr	r1, [r7, #0]
 800bdce:	6878      	ldr	r0, [r7, #4]
 800bdd0:	f000 fd07 	bl	800c7e2 <USBD_ClrFeature>
          break;
 800bdd4:	e004      	b.n	800bde0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800bdd6:	6839      	ldr	r1, [r7, #0]
 800bdd8:	6878      	ldr	r0, [r7, #4]
 800bdda:	f000 fd5e 	bl	800c89a <USBD_CtlError>
          break;
 800bdde:	bf00      	nop
      }
      break;
 800bde0:	e004      	b.n	800bdec <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800bde2:	6839      	ldr	r1, [r7, #0]
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f000 fd58 	bl	800c89a <USBD_CtlError>
      break;
 800bdea:	bf00      	nop
  }

  return ret;
 800bdec:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdee:	4618      	mov	r0, r3
 800bdf0:	3710      	adds	r7, #16
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd80      	pop	{r7, pc}
 800bdf6:	bf00      	nop

0800bdf8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b084      	sub	sp, #16
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
 800be00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800be02:	2300      	movs	r3, #0
 800be04:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	781b      	ldrb	r3, [r3, #0]
 800be0a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800be0e:	2b40      	cmp	r3, #64	; 0x40
 800be10:	d005      	beq.n	800be1e <USBD_StdItfReq+0x26>
 800be12:	2b40      	cmp	r3, #64	; 0x40
 800be14:	d852      	bhi.n	800bebc <USBD_StdItfReq+0xc4>
 800be16:	2b00      	cmp	r3, #0
 800be18:	d001      	beq.n	800be1e <USBD_StdItfReq+0x26>
 800be1a:	2b20      	cmp	r3, #32
 800be1c:	d14e      	bne.n	800bebc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be24:	b2db      	uxtb	r3, r3
 800be26:	3b01      	subs	r3, #1
 800be28:	2b02      	cmp	r3, #2
 800be2a:	d840      	bhi.n	800beae <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	889b      	ldrh	r3, [r3, #4]
 800be30:	b2db      	uxtb	r3, r3
 800be32:	2b01      	cmp	r3, #1
 800be34:	d836      	bhi.n	800bea4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	889b      	ldrh	r3, [r3, #4]
 800be3a:	b2db      	uxtb	r3, r3
 800be3c:	4619      	mov	r1, r3
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f7ff fed9 	bl	800bbf6 <USBD_CoreFindIF>
 800be44:	4603      	mov	r3, r0
 800be46:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800be48:	7bbb      	ldrb	r3, [r7, #14]
 800be4a:	2bff      	cmp	r3, #255	; 0xff
 800be4c:	d01d      	beq.n	800be8a <USBD_StdItfReq+0x92>
 800be4e:	7bbb      	ldrb	r3, [r7, #14]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d11a      	bne.n	800be8a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800be54:	7bba      	ldrb	r2, [r7, #14]
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	32ae      	adds	r2, #174	; 0xae
 800be5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be5e:	689b      	ldr	r3, [r3, #8]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d00f      	beq.n	800be84 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800be64:	7bba      	ldrb	r2, [r7, #14]
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800be6c:	7bba      	ldrb	r2, [r7, #14]
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	32ae      	adds	r2, #174	; 0xae
 800be72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be76:	689b      	ldr	r3, [r3, #8]
 800be78:	6839      	ldr	r1, [r7, #0]
 800be7a:	6878      	ldr	r0, [r7, #4]
 800be7c:	4798      	blx	r3
 800be7e:	4603      	mov	r3, r0
 800be80:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800be82:	e004      	b.n	800be8e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800be84:	2303      	movs	r3, #3
 800be86:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800be88:	e001      	b.n	800be8e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800be8a:	2303      	movs	r3, #3
 800be8c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	88db      	ldrh	r3, [r3, #6]
 800be92:	2b00      	cmp	r3, #0
 800be94:	d110      	bne.n	800beb8 <USBD_StdItfReq+0xc0>
 800be96:	7bfb      	ldrb	r3, [r7, #15]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d10d      	bne.n	800beb8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	f000 fdc7 	bl	800ca30 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bea2:	e009      	b.n	800beb8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800bea4:	6839      	ldr	r1, [r7, #0]
 800bea6:	6878      	ldr	r0, [r7, #4]
 800bea8:	f000 fcf7 	bl	800c89a <USBD_CtlError>
          break;
 800beac:	e004      	b.n	800beb8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800beae:	6839      	ldr	r1, [r7, #0]
 800beb0:	6878      	ldr	r0, [r7, #4]
 800beb2:	f000 fcf2 	bl	800c89a <USBD_CtlError>
          break;
 800beb6:	e000      	b.n	800beba <USBD_StdItfReq+0xc2>
          break;
 800beb8:	bf00      	nop
      }
      break;
 800beba:	e004      	b.n	800bec6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800bebc:	6839      	ldr	r1, [r7, #0]
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f000 fceb 	bl	800c89a <USBD_CtlError>
      break;
 800bec4:	bf00      	nop
  }

  return ret;
 800bec6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bec8:	4618      	mov	r0, r3
 800beca:	3710      	adds	r7, #16
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}

0800bed0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b084      	sub	sp, #16
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
 800bed8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800beda:	2300      	movs	r3, #0
 800bedc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	889b      	ldrh	r3, [r3, #4]
 800bee2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	781b      	ldrb	r3, [r3, #0]
 800bee8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800beec:	2b40      	cmp	r3, #64	; 0x40
 800beee:	d007      	beq.n	800bf00 <USBD_StdEPReq+0x30>
 800bef0:	2b40      	cmp	r3, #64	; 0x40
 800bef2:	f200 817f 	bhi.w	800c1f4 <USBD_StdEPReq+0x324>
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d02a      	beq.n	800bf50 <USBD_StdEPReq+0x80>
 800befa:	2b20      	cmp	r3, #32
 800befc:	f040 817a 	bne.w	800c1f4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800bf00:	7bbb      	ldrb	r3, [r7, #14]
 800bf02:	4619      	mov	r1, r3
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f7ff fe83 	bl	800bc10 <USBD_CoreFindEP>
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bf0e:	7b7b      	ldrb	r3, [r7, #13]
 800bf10:	2bff      	cmp	r3, #255	; 0xff
 800bf12:	f000 8174 	beq.w	800c1fe <USBD_StdEPReq+0x32e>
 800bf16:	7b7b      	ldrb	r3, [r7, #13]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	f040 8170 	bne.w	800c1fe <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800bf1e:	7b7a      	ldrb	r2, [r7, #13]
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800bf26:	7b7a      	ldrb	r2, [r7, #13]
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	32ae      	adds	r2, #174	; 0xae
 800bf2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf30:	689b      	ldr	r3, [r3, #8]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	f000 8163 	beq.w	800c1fe <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800bf38:	7b7a      	ldrb	r2, [r7, #13]
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	32ae      	adds	r2, #174	; 0xae
 800bf3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf42:	689b      	ldr	r3, [r3, #8]
 800bf44:	6839      	ldr	r1, [r7, #0]
 800bf46:	6878      	ldr	r0, [r7, #4]
 800bf48:	4798      	blx	r3
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800bf4e:	e156      	b.n	800c1fe <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	785b      	ldrb	r3, [r3, #1]
 800bf54:	2b03      	cmp	r3, #3
 800bf56:	d008      	beq.n	800bf6a <USBD_StdEPReq+0x9a>
 800bf58:	2b03      	cmp	r3, #3
 800bf5a:	f300 8145 	bgt.w	800c1e8 <USBD_StdEPReq+0x318>
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	f000 809b 	beq.w	800c09a <USBD_StdEPReq+0x1ca>
 800bf64:	2b01      	cmp	r3, #1
 800bf66:	d03c      	beq.n	800bfe2 <USBD_StdEPReq+0x112>
 800bf68:	e13e      	b.n	800c1e8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf70:	b2db      	uxtb	r3, r3
 800bf72:	2b02      	cmp	r3, #2
 800bf74:	d002      	beq.n	800bf7c <USBD_StdEPReq+0xac>
 800bf76:	2b03      	cmp	r3, #3
 800bf78:	d016      	beq.n	800bfa8 <USBD_StdEPReq+0xd8>
 800bf7a:	e02c      	b.n	800bfd6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bf7c:	7bbb      	ldrb	r3, [r7, #14]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d00d      	beq.n	800bf9e <USBD_StdEPReq+0xce>
 800bf82:	7bbb      	ldrb	r3, [r7, #14]
 800bf84:	2b80      	cmp	r3, #128	; 0x80
 800bf86:	d00a      	beq.n	800bf9e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf88:	7bbb      	ldrb	r3, [r7, #14]
 800bf8a:	4619      	mov	r1, r3
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	f004 fb8d 	bl	80106ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf92:	2180      	movs	r1, #128	; 0x80
 800bf94:	6878      	ldr	r0, [r7, #4]
 800bf96:	f004 fb89 	bl	80106ac <USBD_LL_StallEP>
 800bf9a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bf9c:	e020      	b.n	800bfe0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800bf9e:	6839      	ldr	r1, [r7, #0]
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f000 fc7a 	bl	800c89a <USBD_CtlError>
              break;
 800bfa6:	e01b      	b.n	800bfe0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	885b      	ldrh	r3, [r3, #2]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d10e      	bne.n	800bfce <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bfb0:	7bbb      	ldrb	r3, [r7, #14]
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d00b      	beq.n	800bfce <USBD_StdEPReq+0xfe>
 800bfb6:	7bbb      	ldrb	r3, [r7, #14]
 800bfb8:	2b80      	cmp	r3, #128	; 0x80
 800bfba:	d008      	beq.n	800bfce <USBD_StdEPReq+0xfe>
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	88db      	ldrh	r3, [r3, #6]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d104      	bne.n	800bfce <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bfc4:	7bbb      	ldrb	r3, [r7, #14]
 800bfc6:	4619      	mov	r1, r3
 800bfc8:	6878      	ldr	r0, [r7, #4]
 800bfca:	f004 fb6f 	bl	80106ac <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bfce:	6878      	ldr	r0, [r7, #4]
 800bfd0:	f000 fd2e 	bl	800ca30 <USBD_CtlSendStatus>

              break;
 800bfd4:	e004      	b.n	800bfe0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800bfd6:	6839      	ldr	r1, [r7, #0]
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	f000 fc5e 	bl	800c89a <USBD_CtlError>
              break;
 800bfde:	bf00      	nop
          }
          break;
 800bfe0:	e107      	b.n	800c1f2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bfe8:	b2db      	uxtb	r3, r3
 800bfea:	2b02      	cmp	r3, #2
 800bfec:	d002      	beq.n	800bff4 <USBD_StdEPReq+0x124>
 800bfee:	2b03      	cmp	r3, #3
 800bff0:	d016      	beq.n	800c020 <USBD_StdEPReq+0x150>
 800bff2:	e04b      	b.n	800c08c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bff4:	7bbb      	ldrb	r3, [r7, #14]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d00d      	beq.n	800c016 <USBD_StdEPReq+0x146>
 800bffa:	7bbb      	ldrb	r3, [r7, #14]
 800bffc:	2b80      	cmp	r3, #128	; 0x80
 800bffe:	d00a      	beq.n	800c016 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c000:	7bbb      	ldrb	r3, [r7, #14]
 800c002:	4619      	mov	r1, r3
 800c004:	6878      	ldr	r0, [r7, #4]
 800c006:	f004 fb51 	bl	80106ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c00a:	2180      	movs	r1, #128	; 0x80
 800c00c:	6878      	ldr	r0, [r7, #4]
 800c00e:	f004 fb4d 	bl	80106ac <USBD_LL_StallEP>
 800c012:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c014:	e040      	b.n	800c098 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c016:	6839      	ldr	r1, [r7, #0]
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	f000 fc3e 	bl	800c89a <USBD_CtlError>
              break;
 800c01e:	e03b      	b.n	800c098 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	885b      	ldrh	r3, [r3, #2]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d136      	bne.n	800c096 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c028:	7bbb      	ldrb	r3, [r7, #14]
 800c02a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d004      	beq.n	800c03c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c032:	7bbb      	ldrb	r3, [r7, #14]
 800c034:	4619      	mov	r1, r3
 800c036:	6878      	ldr	r0, [r7, #4]
 800c038:	f004 fb57 	bl	80106ea <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c03c:	6878      	ldr	r0, [r7, #4]
 800c03e:	f000 fcf7 	bl	800ca30 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c042:	7bbb      	ldrb	r3, [r7, #14]
 800c044:	4619      	mov	r1, r3
 800c046:	6878      	ldr	r0, [r7, #4]
 800c048:	f7ff fde2 	bl	800bc10 <USBD_CoreFindEP>
 800c04c:	4603      	mov	r3, r0
 800c04e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c050:	7b7b      	ldrb	r3, [r7, #13]
 800c052:	2bff      	cmp	r3, #255	; 0xff
 800c054:	d01f      	beq.n	800c096 <USBD_StdEPReq+0x1c6>
 800c056:	7b7b      	ldrb	r3, [r7, #13]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d11c      	bne.n	800c096 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c05c:	7b7a      	ldrb	r2, [r7, #13]
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c064:	7b7a      	ldrb	r2, [r7, #13]
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	32ae      	adds	r2, #174	; 0xae
 800c06a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c06e:	689b      	ldr	r3, [r3, #8]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d010      	beq.n	800c096 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c074:	7b7a      	ldrb	r2, [r7, #13]
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	32ae      	adds	r2, #174	; 0xae
 800c07a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c07e:	689b      	ldr	r3, [r3, #8]
 800c080:	6839      	ldr	r1, [r7, #0]
 800c082:	6878      	ldr	r0, [r7, #4]
 800c084:	4798      	blx	r3
 800c086:	4603      	mov	r3, r0
 800c088:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c08a:	e004      	b.n	800c096 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c08c:	6839      	ldr	r1, [r7, #0]
 800c08e:	6878      	ldr	r0, [r7, #4]
 800c090:	f000 fc03 	bl	800c89a <USBD_CtlError>
              break;
 800c094:	e000      	b.n	800c098 <USBD_StdEPReq+0x1c8>
              break;
 800c096:	bf00      	nop
          }
          break;
 800c098:	e0ab      	b.n	800c1f2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0a0:	b2db      	uxtb	r3, r3
 800c0a2:	2b02      	cmp	r3, #2
 800c0a4:	d002      	beq.n	800c0ac <USBD_StdEPReq+0x1dc>
 800c0a6:	2b03      	cmp	r3, #3
 800c0a8:	d032      	beq.n	800c110 <USBD_StdEPReq+0x240>
 800c0aa:	e097      	b.n	800c1dc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c0ac:	7bbb      	ldrb	r3, [r7, #14]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d007      	beq.n	800c0c2 <USBD_StdEPReq+0x1f2>
 800c0b2:	7bbb      	ldrb	r3, [r7, #14]
 800c0b4:	2b80      	cmp	r3, #128	; 0x80
 800c0b6:	d004      	beq.n	800c0c2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c0b8:	6839      	ldr	r1, [r7, #0]
 800c0ba:	6878      	ldr	r0, [r7, #4]
 800c0bc:	f000 fbed 	bl	800c89a <USBD_CtlError>
                break;
 800c0c0:	e091      	b.n	800c1e6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	da0b      	bge.n	800c0e2 <USBD_StdEPReq+0x212>
 800c0ca:	7bbb      	ldrb	r3, [r7, #14]
 800c0cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c0d0:	4613      	mov	r3, r2
 800c0d2:	009b      	lsls	r3, r3, #2
 800c0d4:	4413      	add	r3, r2
 800c0d6:	009b      	lsls	r3, r3, #2
 800c0d8:	3310      	adds	r3, #16
 800c0da:	687a      	ldr	r2, [r7, #4]
 800c0dc:	4413      	add	r3, r2
 800c0de:	3304      	adds	r3, #4
 800c0e0:	e00b      	b.n	800c0fa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c0e2:	7bbb      	ldrb	r3, [r7, #14]
 800c0e4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0e8:	4613      	mov	r3, r2
 800c0ea:	009b      	lsls	r3, r3, #2
 800c0ec:	4413      	add	r3, r2
 800c0ee:	009b      	lsls	r3, r3, #2
 800c0f0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c0f4:	687a      	ldr	r2, [r7, #4]
 800c0f6:	4413      	add	r3, r2
 800c0f8:	3304      	adds	r3, #4
 800c0fa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	2200      	movs	r2, #0
 800c100:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	2202      	movs	r2, #2
 800c106:	4619      	mov	r1, r3
 800c108:	6878      	ldr	r0, [r7, #4]
 800c10a:	f000 fc37 	bl	800c97c <USBD_CtlSendData>
              break;
 800c10e:	e06a      	b.n	800c1e6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c110:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c114:	2b00      	cmp	r3, #0
 800c116:	da11      	bge.n	800c13c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c118:	7bbb      	ldrb	r3, [r7, #14]
 800c11a:	f003 020f 	and.w	r2, r3, #15
 800c11e:	6879      	ldr	r1, [r7, #4]
 800c120:	4613      	mov	r3, r2
 800c122:	009b      	lsls	r3, r3, #2
 800c124:	4413      	add	r3, r2
 800c126:	009b      	lsls	r3, r3, #2
 800c128:	440b      	add	r3, r1
 800c12a:	3324      	adds	r3, #36	; 0x24
 800c12c:	881b      	ldrh	r3, [r3, #0]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d117      	bne.n	800c162 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c132:	6839      	ldr	r1, [r7, #0]
 800c134:	6878      	ldr	r0, [r7, #4]
 800c136:	f000 fbb0 	bl	800c89a <USBD_CtlError>
                  break;
 800c13a:	e054      	b.n	800c1e6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c13c:	7bbb      	ldrb	r3, [r7, #14]
 800c13e:	f003 020f 	and.w	r2, r3, #15
 800c142:	6879      	ldr	r1, [r7, #4]
 800c144:	4613      	mov	r3, r2
 800c146:	009b      	lsls	r3, r3, #2
 800c148:	4413      	add	r3, r2
 800c14a:	009b      	lsls	r3, r3, #2
 800c14c:	440b      	add	r3, r1
 800c14e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c152:	881b      	ldrh	r3, [r3, #0]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d104      	bne.n	800c162 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c158:	6839      	ldr	r1, [r7, #0]
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f000 fb9d 	bl	800c89a <USBD_CtlError>
                  break;
 800c160:	e041      	b.n	800c1e6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c162:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c166:	2b00      	cmp	r3, #0
 800c168:	da0b      	bge.n	800c182 <USBD_StdEPReq+0x2b2>
 800c16a:	7bbb      	ldrb	r3, [r7, #14]
 800c16c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c170:	4613      	mov	r3, r2
 800c172:	009b      	lsls	r3, r3, #2
 800c174:	4413      	add	r3, r2
 800c176:	009b      	lsls	r3, r3, #2
 800c178:	3310      	adds	r3, #16
 800c17a:	687a      	ldr	r2, [r7, #4]
 800c17c:	4413      	add	r3, r2
 800c17e:	3304      	adds	r3, #4
 800c180:	e00b      	b.n	800c19a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c182:	7bbb      	ldrb	r3, [r7, #14]
 800c184:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c188:	4613      	mov	r3, r2
 800c18a:	009b      	lsls	r3, r3, #2
 800c18c:	4413      	add	r3, r2
 800c18e:	009b      	lsls	r3, r3, #2
 800c190:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c194:	687a      	ldr	r2, [r7, #4]
 800c196:	4413      	add	r3, r2
 800c198:	3304      	adds	r3, #4
 800c19a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c19c:	7bbb      	ldrb	r3, [r7, #14]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d002      	beq.n	800c1a8 <USBD_StdEPReq+0x2d8>
 800c1a2:	7bbb      	ldrb	r3, [r7, #14]
 800c1a4:	2b80      	cmp	r3, #128	; 0x80
 800c1a6:	d103      	bne.n	800c1b0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c1a8:	68bb      	ldr	r3, [r7, #8]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	601a      	str	r2, [r3, #0]
 800c1ae:	e00e      	b.n	800c1ce <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c1b0:	7bbb      	ldrb	r3, [r7, #14]
 800c1b2:	4619      	mov	r1, r3
 800c1b4:	6878      	ldr	r0, [r7, #4]
 800c1b6:	f004 fab7 	bl	8010728 <USBD_LL_IsStallEP>
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d003      	beq.n	800c1c8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c1c0:	68bb      	ldr	r3, [r7, #8]
 800c1c2:	2201      	movs	r2, #1
 800c1c4:	601a      	str	r2, [r3, #0]
 800c1c6:	e002      	b.n	800c1ce <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c1c8:	68bb      	ldr	r3, [r7, #8]
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	2202      	movs	r2, #2
 800c1d2:	4619      	mov	r1, r3
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f000 fbd1 	bl	800c97c <USBD_CtlSendData>
              break;
 800c1da:	e004      	b.n	800c1e6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c1dc:	6839      	ldr	r1, [r7, #0]
 800c1de:	6878      	ldr	r0, [r7, #4]
 800c1e0:	f000 fb5b 	bl	800c89a <USBD_CtlError>
              break;
 800c1e4:	bf00      	nop
          }
          break;
 800c1e6:	e004      	b.n	800c1f2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c1e8:	6839      	ldr	r1, [r7, #0]
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f000 fb55 	bl	800c89a <USBD_CtlError>
          break;
 800c1f0:	bf00      	nop
      }
      break;
 800c1f2:	e005      	b.n	800c200 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c1f4:	6839      	ldr	r1, [r7, #0]
 800c1f6:	6878      	ldr	r0, [r7, #4]
 800c1f8:	f000 fb4f 	bl	800c89a <USBD_CtlError>
      break;
 800c1fc:	e000      	b.n	800c200 <USBD_StdEPReq+0x330>
      break;
 800c1fe:	bf00      	nop
  }

  return ret;
 800c200:	7bfb      	ldrb	r3, [r7, #15]
}
 800c202:	4618      	mov	r0, r3
 800c204:	3710      	adds	r7, #16
 800c206:	46bd      	mov	sp, r7
 800c208:	bd80      	pop	{r7, pc}
	...

0800c20c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
 800c214:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c216:	2300      	movs	r3, #0
 800c218:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c21a:	2300      	movs	r3, #0
 800c21c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c21e:	2300      	movs	r3, #0
 800c220:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	885b      	ldrh	r3, [r3, #2]
 800c226:	0a1b      	lsrs	r3, r3, #8
 800c228:	b29b      	uxth	r3, r3
 800c22a:	3b01      	subs	r3, #1
 800c22c:	2b06      	cmp	r3, #6
 800c22e:	f200 8128 	bhi.w	800c482 <USBD_GetDescriptor+0x276>
 800c232:	a201      	add	r2, pc, #4	; (adr r2, 800c238 <USBD_GetDescriptor+0x2c>)
 800c234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c238:	0800c255 	.word	0x0800c255
 800c23c:	0800c26d 	.word	0x0800c26d
 800c240:	0800c2ad 	.word	0x0800c2ad
 800c244:	0800c483 	.word	0x0800c483
 800c248:	0800c483 	.word	0x0800c483
 800c24c:	0800c423 	.word	0x0800c423
 800c250:	0800c44f 	.word	0x0800c44f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	687a      	ldr	r2, [r7, #4]
 800c25e:	7c12      	ldrb	r2, [r2, #16]
 800c260:	f107 0108 	add.w	r1, r7, #8
 800c264:	4610      	mov	r0, r2
 800c266:	4798      	blx	r3
 800c268:	60f8      	str	r0, [r7, #12]
      break;
 800c26a:	e112      	b.n	800c492 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	7c1b      	ldrb	r3, [r3, #16]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d10d      	bne.n	800c290 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c27a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c27c:	f107 0208 	add.w	r2, r7, #8
 800c280:	4610      	mov	r0, r2
 800c282:	4798      	blx	r3
 800c284:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	3301      	adds	r3, #1
 800c28a:	2202      	movs	r2, #2
 800c28c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c28e:	e100      	b.n	800c492 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c298:	f107 0208 	add.w	r2, r7, #8
 800c29c:	4610      	mov	r0, r2
 800c29e:	4798      	blx	r3
 800c2a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	3301      	adds	r3, #1
 800c2a6:	2202      	movs	r2, #2
 800c2a8:	701a      	strb	r2, [r3, #0]
      break;
 800c2aa:	e0f2      	b.n	800c492 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	885b      	ldrh	r3, [r3, #2]
 800c2b0:	b2db      	uxtb	r3, r3
 800c2b2:	2b05      	cmp	r3, #5
 800c2b4:	f200 80ac 	bhi.w	800c410 <USBD_GetDescriptor+0x204>
 800c2b8:	a201      	add	r2, pc, #4	; (adr r2, 800c2c0 <USBD_GetDescriptor+0xb4>)
 800c2ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2be:	bf00      	nop
 800c2c0:	0800c2d9 	.word	0x0800c2d9
 800c2c4:	0800c30d 	.word	0x0800c30d
 800c2c8:	0800c341 	.word	0x0800c341
 800c2cc:	0800c375 	.word	0x0800c375
 800c2d0:	0800c3a9 	.word	0x0800c3a9
 800c2d4:	0800c3dd 	.word	0x0800c3dd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2de:	685b      	ldr	r3, [r3, #4]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d00b      	beq.n	800c2fc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2ea:	685b      	ldr	r3, [r3, #4]
 800c2ec:	687a      	ldr	r2, [r7, #4]
 800c2ee:	7c12      	ldrb	r2, [r2, #16]
 800c2f0:	f107 0108 	add.w	r1, r7, #8
 800c2f4:	4610      	mov	r0, r2
 800c2f6:	4798      	blx	r3
 800c2f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2fa:	e091      	b.n	800c420 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2fc:	6839      	ldr	r1, [r7, #0]
 800c2fe:	6878      	ldr	r0, [r7, #4]
 800c300:	f000 facb 	bl	800c89a <USBD_CtlError>
            err++;
 800c304:	7afb      	ldrb	r3, [r7, #11]
 800c306:	3301      	adds	r3, #1
 800c308:	72fb      	strb	r3, [r7, #11]
          break;
 800c30a:	e089      	b.n	800c420 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c312:	689b      	ldr	r3, [r3, #8]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d00b      	beq.n	800c330 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c31e:	689b      	ldr	r3, [r3, #8]
 800c320:	687a      	ldr	r2, [r7, #4]
 800c322:	7c12      	ldrb	r2, [r2, #16]
 800c324:	f107 0108 	add.w	r1, r7, #8
 800c328:	4610      	mov	r0, r2
 800c32a:	4798      	blx	r3
 800c32c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c32e:	e077      	b.n	800c420 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c330:	6839      	ldr	r1, [r7, #0]
 800c332:	6878      	ldr	r0, [r7, #4]
 800c334:	f000 fab1 	bl	800c89a <USBD_CtlError>
            err++;
 800c338:	7afb      	ldrb	r3, [r7, #11]
 800c33a:	3301      	adds	r3, #1
 800c33c:	72fb      	strb	r3, [r7, #11]
          break;
 800c33e:	e06f      	b.n	800c420 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c346:	68db      	ldr	r3, [r3, #12]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d00b      	beq.n	800c364 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c352:	68db      	ldr	r3, [r3, #12]
 800c354:	687a      	ldr	r2, [r7, #4]
 800c356:	7c12      	ldrb	r2, [r2, #16]
 800c358:	f107 0108 	add.w	r1, r7, #8
 800c35c:	4610      	mov	r0, r2
 800c35e:	4798      	blx	r3
 800c360:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c362:	e05d      	b.n	800c420 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c364:	6839      	ldr	r1, [r7, #0]
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f000 fa97 	bl	800c89a <USBD_CtlError>
            err++;
 800c36c:	7afb      	ldrb	r3, [r7, #11]
 800c36e:	3301      	adds	r3, #1
 800c370:	72fb      	strb	r3, [r7, #11]
          break;
 800c372:	e055      	b.n	800c420 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c37a:	691b      	ldr	r3, [r3, #16]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d00b      	beq.n	800c398 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c386:	691b      	ldr	r3, [r3, #16]
 800c388:	687a      	ldr	r2, [r7, #4]
 800c38a:	7c12      	ldrb	r2, [r2, #16]
 800c38c:	f107 0108 	add.w	r1, r7, #8
 800c390:	4610      	mov	r0, r2
 800c392:	4798      	blx	r3
 800c394:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c396:	e043      	b.n	800c420 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c398:	6839      	ldr	r1, [r7, #0]
 800c39a:	6878      	ldr	r0, [r7, #4]
 800c39c:	f000 fa7d 	bl	800c89a <USBD_CtlError>
            err++;
 800c3a0:	7afb      	ldrb	r3, [r7, #11]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	72fb      	strb	r3, [r7, #11]
          break;
 800c3a6:	e03b      	b.n	800c420 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c3ae:	695b      	ldr	r3, [r3, #20]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d00b      	beq.n	800c3cc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c3ba:	695b      	ldr	r3, [r3, #20]
 800c3bc:	687a      	ldr	r2, [r7, #4]
 800c3be:	7c12      	ldrb	r2, [r2, #16]
 800c3c0:	f107 0108 	add.w	r1, r7, #8
 800c3c4:	4610      	mov	r0, r2
 800c3c6:	4798      	blx	r3
 800c3c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c3ca:	e029      	b.n	800c420 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c3cc:	6839      	ldr	r1, [r7, #0]
 800c3ce:	6878      	ldr	r0, [r7, #4]
 800c3d0:	f000 fa63 	bl	800c89a <USBD_CtlError>
            err++;
 800c3d4:	7afb      	ldrb	r3, [r7, #11]
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	72fb      	strb	r3, [r7, #11]
          break;
 800c3da:	e021      	b.n	800c420 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c3e2:	699b      	ldr	r3, [r3, #24]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d00b      	beq.n	800c400 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c3ee:	699b      	ldr	r3, [r3, #24]
 800c3f0:	687a      	ldr	r2, [r7, #4]
 800c3f2:	7c12      	ldrb	r2, [r2, #16]
 800c3f4:	f107 0108 	add.w	r1, r7, #8
 800c3f8:	4610      	mov	r0, r2
 800c3fa:	4798      	blx	r3
 800c3fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c3fe:	e00f      	b.n	800c420 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c400:	6839      	ldr	r1, [r7, #0]
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f000 fa49 	bl	800c89a <USBD_CtlError>
            err++;
 800c408:	7afb      	ldrb	r3, [r7, #11]
 800c40a:	3301      	adds	r3, #1
 800c40c:	72fb      	strb	r3, [r7, #11]
          break;
 800c40e:	e007      	b.n	800c420 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c410:	6839      	ldr	r1, [r7, #0]
 800c412:	6878      	ldr	r0, [r7, #4]
 800c414:	f000 fa41 	bl	800c89a <USBD_CtlError>
          err++;
 800c418:	7afb      	ldrb	r3, [r7, #11]
 800c41a:	3301      	adds	r3, #1
 800c41c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c41e:	bf00      	nop
      }
      break;
 800c420:	e037      	b.n	800c492 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	7c1b      	ldrb	r3, [r3, #16]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d109      	bne.n	800c43e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c432:	f107 0208 	add.w	r2, r7, #8
 800c436:	4610      	mov	r0, r2
 800c438:	4798      	blx	r3
 800c43a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c43c:	e029      	b.n	800c492 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c43e:	6839      	ldr	r1, [r7, #0]
 800c440:	6878      	ldr	r0, [r7, #4]
 800c442:	f000 fa2a 	bl	800c89a <USBD_CtlError>
        err++;
 800c446:	7afb      	ldrb	r3, [r7, #11]
 800c448:	3301      	adds	r3, #1
 800c44a:	72fb      	strb	r3, [r7, #11]
      break;
 800c44c:	e021      	b.n	800c492 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	7c1b      	ldrb	r3, [r3, #16]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d10d      	bne.n	800c472 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c45c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c45e:	f107 0208 	add.w	r2, r7, #8
 800c462:	4610      	mov	r0, r2
 800c464:	4798      	blx	r3
 800c466:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	3301      	adds	r3, #1
 800c46c:	2207      	movs	r2, #7
 800c46e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c470:	e00f      	b.n	800c492 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c472:	6839      	ldr	r1, [r7, #0]
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	f000 fa10 	bl	800c89a <USBD_CtlError>
        err++;
 800c47a:	7afb      	ldrb	r3, [r7, #11]
 800c47c:	3301      	adds	r3, #1
 800c47e:	72fb      	strb	r3, [r7, #11]
      break;
 800c480:	e007      	b.n	800c492 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c482:	6839      	ldr	r1, [r7, #0]
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f000 fa08 	bl	800c89a <USBD_CtlError>
      err++;
 800c48a:	7afb      	ldrb	r3, [r7, #11]
 800c48c:	3301      	adds	r3, #1
 800c48e:	72fb      	strb	r3, [r7, #11]
      break;
 800c490:	bf00      	nop
  }

  if (err != 0U)
 800c492:	7afb      	ldrb	r3, [r7, #11]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d11e      	bne.n	800c4d6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c498:	683b      	ldr	r3, [r7, #0]
 800c49a:	88db      	ldrh	r3, [r3, #6]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d016      	beq.n	800c4ce <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c4a0:	893b      	ldrh	r3, [r7, #8]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d00e      	beq.n	800c4c4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	88da      	ldrh	r2, [r3, #6]
 800c4aa:	893b      	ldrh	r3, [r7, #8]
 800c4ac:	4293      	cmp	r3, r2
 800c4ae:	bf28      	it	cs
 800c4b0:	4613      	movcs	r3, r2
 800c4b2:	b29b      	uxth	r3, r3
 800c4b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c4b6:	893b      	ldrh	r3, [r7, #8]
 800c4b8:	461a      	mov	r2, r3
 800c4ba:	68f9      	ldr	r1, [r7, #12]
 800c4bc:	6878      	ldr	r0, [r7, #4]
 800c4be:	f000 fa5d 	bl	800c97c <USBD_CtlSendData>
 800c4c2:	e009      	b.n	800c4d8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c4c4:	6839      	ldr	r1, [r7, #0]
 800c4c6:	6878      	ldr	r0, [r7, #4]
 800c4c8:	f000 f9e7 	bl	800c89a <USBD_CtlError>
 800c4cc:	e004      	b.n	800c4d8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c4ce:	6878      	ldr	r0, [r7, #4]
 800c4d0:	f000 faae 	bl	800ca30 <USBD_CtlSendStatus>
 800c4d4:	e000      	b.n	800c4d8 <USBD_GetDescriptor+0x2cc>
    return;
 800c4d6:	bf00      	nop
  }
}
 800c4d8:	3710      	adds	r7, #16
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}
 800c4de:	bf00      	nop

0800c4e0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b084      	sub	sp, #16
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	889b      	ldrh	r3, [r3, #4]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d131      	bne.n	800c556 <USBD_SetAddress+0x76>
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	88db      	ldrh	r3, [r3, #6]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d12d      	bne.n	800c556 <USBD_SetAddress+0x76>
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	885b      	ldrh	r3, [r3, #2]
 800c4fe:	2b7f      	cmp	r3, #127	; 0x7f
 800c500:	d829      	bhi.n	800c556 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c502:	683b      	ldr	r3, [r7, #0]
 800c504:	885b      	ldrh	r3, [r3, #2]
 800c506:	b2db      	uxtb	r3, r3
 800c508:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c50c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c514:	b2db      	uxtb	r3, r3
 800c516:	2b03      	cmp	r3, #3
 800c518:	d104      	bne.n	800c524 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c51a:	6839      	ldr	r1, [r7, #0]
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f000 f9bc 	bl	800c89a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c522:	e01d      	b.n	800c560 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	7bfa      	ldrb	r2, [r7, #15]
 800c528:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c52c:	7bfb      	ldrb	r3, [r7, #15]
 800c52e:	4619      	mov	r1, r3
 800c530:	6878      	ldr	r0, [r7, #4]
 800c532:	f004 f925 	bl	8010780 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c536:	6878      	ldr	r0, [r7, #4]
 800c538:	f000 fa7a 	bl	800ca30 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c53c:	7bfb      	ldrb	r3, [r7, #15]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d004      	beq.n	800c54c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2202      	movs	r2, #2
 800c546:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c54a:	e009      	b.n	800c560 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2201      	movs	r2, #1
 800c550:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c554:	e004      	b.n	800c560 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c556:	6839      	ldr	r1, [r7, #0]
 800c558:	6878      	ldr	r0, [r7, #4]
 800c55a:	f000 f99e 	bl	800c89a <USBD_CtlError>
  }
}
 800c55e:	bf00      	nop
 800c560:	bf00      	nop
 800c562:	3710      	adds	r7, #16
 800c564:	46bd      	mov	sp, r7
 800c566:	bd80      	pop	{r7, pc}

0800c568 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b084      	sub	sp, #16
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
 800c570:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c572:	2300      	movs	r3, #0
 800c574:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	885b      	ldrh	r3, [r3, #2]
 800c57a:	b2da      	uxtb	r2, r3
 800c57c:	4b4e      	ldr	r3, [pc, #312]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c57e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c580:	4b4d      	ldr	r3, [pc, #308]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c582:	781b      	ldrb	r3, [r3, #0]
 800c584:	2b01      	cmp	r3, #1
 800c586:	d905      	bls.n	800c594 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c588:	6839      	ldr	r1, [r7, #0]
 800c58a:	6878      	ldr	r0, [r7, #4]
 800c58c:	f000 f985 	bl	800c89a <USBD_CtlError>
    return USBD_FAIL;
 800c590:	2303      	movs	r3, #3
 800c592:	e08c      	b.n	800c6ae <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c59a:	b2db      	uxtb	r3, r3
 800c59c:	2b02      	cmp	r3, #2
 800c59e:	d002      	beq.n	800c5a6 <USBD_SetConfig+0x3e>
 800c5a0:	2b03      	cmp	r3, #3
 800c5a2:	d029      	beq.n	800c5f8 <USBD_SetConfig+0x90>
 800c5a4:	e075      	b.n	800c692 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c5a6:	4b44      	ldr	r3, [pc, #272]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c5a8:	781b      	ldrb	r3, [r3, #0]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d020      	beq.n	800c5f0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c5ae:	4b42      	ldr	r3, [pc, #264]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c5b0:	781b      	ldrb	r3, [r3, #0]
 800c5b2:	461a      	mov	r2, r3
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c5b8:	4b3f      	ldr	r3, [pc, #252]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c5ba:	781b      	ldrb	r3, [r3, #0]
 800c5bc:	4619      	mov	r1, r3
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f7fe ffe7 	bl	800b592 <USBD_SetClassConfig>
 800c5c4:	4603      	mov	r3, r0
 800c5c6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c5c8:	7bfb      	ldrb	r3, [r7, #15]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d008      	beq.n	800c5e0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c5ce:	6839      	ldr	r1, [r7, #0]
 800c5d0:	6878      	ldr	r0, [r7, #4]
 800c5d2:	f000 f962 	bl	800c89a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2202      	movs	r2, #2
 800c5da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c5de:	e065      	b.n	800c6ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c5e0:	6878      	ldr	r0, [r7, #4]
 800c5e2:	f000 fa25 	bl	800ca30 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2203      	movs	r2, #3
 800c5ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c5ee:	e05d      	b.n	800c6ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c5f0:	6878      	ldr	r0, [r7, #4]
 800c5f2:	f000 fa1d 	bl	800ca30 <USBD_CtlSendStatus>
      break;
 800c5f6:	e059      	b.n	800c6ac <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c5f8:	4b2f      	ldr	r3, [pc, #188]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c5fa:	781b      	ldrb	r3, [r3, #0]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d112      	bne.n	800c626 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	2202      	movs	r2, #2
 800c604:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800c608:	4b2b      	ldr	r3, [pc, #172]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c60a:	781b      	ldrb	r3, [r3, #0]
 800c60c:	461a      	mov	r2, r3
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c612:	4b29      	ldr	r3, [pc, #164]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c614:	781b      	ldrb	r3, [r3, #0]
 800c616:	4619      	mov	r1, r3
 800c618:	6878      	ldr	r0, [r7, #4]
 800c61a:	f7fe ffd6 	bl	800b5ca <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f000 fa06 	bl	800ca30 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c624:	e042      	b.n	800c6ac <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c626:	4b24      	ldr	r3, [pc, #144]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c628:	781b      	ldrb	r3, [r3, #0]
 800c62a:	461a      	mov	r2, r3
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	685b      	ldr	r3, [r3, #4]
 800c630:	429a      	cmp	r2, r3
 800c632:	d02a      	beq.n	800c68a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	685b      	ldr	r3, [r3, #4]
 800c638:	b2db      	uxtb	r3, r3
 800c63a:	4619      	mov	r1, r3
 800c63c:	6878      	ldr	r0, [r7, #4]
 800c63e:	f7fe ffc4 	bl	800b5ca <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c642:	4b1d      	ldr	r3, [pc, #116]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c644:	781b      	ldrb	r3, [r3, #0]
 800c646:	461a      	mov	r2, r3
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c64c:	4b1a      	ldr	r3, [pc, #104]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c64e:	781b      	ldrb	r3, [r3, #0]
 800c650:	4619      	mov	r1, r3
 800c652:	6878      	ldr	r0, [r7, #4]
 800c654:	f7fe ff9d 	bl	800b592 <USBD_SetClassConfig>
 800c658:	4603      	mov	r3, r0
 800c65a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c65c:	7bfb      	ldrb	r3, [r7, #15]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d00f      	beq.n	800c682 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c662:	6839      	ldr	r1, [r7, #0]
 800c664:	6878      	ldr	r0, [r7, #4]
 800c666:	f000 f918 	bl	800c89a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	685b      	ldr	r3, [r3, #4]
 800c66e:	b2db      	uxtb	r3, r3
 800c670:	4619      	mov	r1, r3
 800c672:	6878      	ldr	r0, [r7, #4]
 800c674:	f7fe ffa9 	bl	800b5ca <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2202      	movs	r2, #2
 800c67c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c680:	e014      	b.n	800c6ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c682:	6878      	ldr	r0, [r7, #4]
 800c684:	f000 f9d4 	bl	800ca30 <USBD_CtlSendStatus>
      break;
 800c688:	e010      	b.n	800c6ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f000 f9d0 	bl	800ca30 <USBD_CtlSendStatus>
      break;
 800c690:	e00c      	b.n	800c6ac <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c692:	6839      	ldr	r1, [r7, #0]
 800c694:	6878      	ldr	r0, [r7, #4]
 800c696:	f000 f900 	bl	800c89a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c69a:	4b07      	ldr	r3, [pc, #28]	; (800c6b8 <USBD_SetConfig+0x150>)
 800c69c:	781b      	ldrb	r3, [r3, #0]
 800c69e:	4619      	mov	r1, r3
 800c6a0:	6878      	ldr	r0, [r7, #4]
 800c6a2:	f7fe ff92 	bl	800b5ca <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c6a6:	2303      	movs	r3, #3
 800c6a8:	73fb      	strb	r3, [r7, #15]
      break;
 800c6aa:	bf00      	nop
  }

  return ret;
 800c6ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	3710      	adds	r7, #16
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}
 800c6b6:	bf00      	nop
 800c6b8:	20001520 	.word	0x20001520

0800c6bc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b082      	sub	sp, #8
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	6078      	str	r0, [r7, #4]
 800c6c4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c6c6:	683b      	ldr	r3, [r7, #0]
 800c6c8:	88db      	ldrh	r3, [r3, #6]
 800c6ca:	2b01      	cmp	r3, #1
 800c6cc:	d004      	beq.n	800c6d8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c6ce:	6839      	ldr	r1, [r7, #0]
 800c6d0:	6878      	ldr	r0, [r7, #4]
 800c6d2:	f000 f8e2 	bl	800c89a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c6d6:	e023      	b.n	800c720 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6de:	b2db      	uxtb	r3, r3
 800c6e0:	2b02      	cmp	r3, #2
 800c6e2:	dc02      	bgt.n	800c6ea <USBD_GetConfig+0x2e>
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	dc03      	bgt.n	800c6f0 <USBD_GetConfig+0x34>
 800c6e8:	e015      	b.n	800c716 <USBD_GetConfig+0x5a>
 800c6ea:	2b03      	cmp	r3, #3
 800c6ec:	d00b      	beq.n	800c706 <USBD_GetConfig+0x4a>
 800c6ee:	e012      	b.n	800c716 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	3308      	adds	r3, #8
 800c6fa:	2201      	movs	r2, #1
 800c6fc:	4619      	mov	r1, r3
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	f000 f93c 	bl	800c97c <USBD_CtlSendData>
        break;
 800c704:	e00c      	b.n	800c720 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	3304      	adds	r3, #4
 800c70a:	2201      	movs	r2, #1
 800c70c:	4619      	mov	r1, r3
 800c70e:	6878      	ldr	r0, [r7, #4]
 800c710:	f000 f934 	bl	800c97c <USBD_CtlSendData>
        break;
 800c714:	e004      	b.n	800c720 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c716:	6839      	ldr	r1, [r7, #0]
 800c718:	6878      	ldr	r0, [r7, #4]
 800c71a:	f000 f8be 	bl	800c89a <USBD_CtlError>
        break;
 800c71e:	bf00      	nop
}
 800c720:	bf00      	nop
 800c722:	3708      	adds	r7, #8
 800c724:	46bd      	mov	sp, r7
 800c726:	bd80      	pop	{r7, pc}

0800c728 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b082      	sub	sp, #8
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
 800c730:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c738:	b2db      	uxtb	r3, r3
 800c73a:	3b01      	subs	r3, #1
 800c73c:	2b02      	cmp	r3, #2
 800c73e:	d81e      	bhi.n	800c77e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	88db      	ldrh	r3, [r3, #6]
 800c744:	2b02      	cmp	r3, #2
 800c746:	d004      	beq.n	800c752 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c748:	6839      	ldr	r1, [r7, #0]
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	f000 f8a5 	bl	800c89a <USBD_CtlError>
        break;
 800c750:	e01a      	b.n	800c788 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	2201      	movs	r2, #1
 800c756:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d005      	beq.n	800c76e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	68db      	ldr	r3, [r3, #12]
 800c766:	f043 0202 	orr.w	r2, r3, #2
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	330c      	adds	r3, #12
 800c772:	2202      	movs	r2, #2
 800c774:	4619      	mov	r1, r3
 800c776:	6878      	ldr	r0, [r7, #4]
 800c778:	f000 f900 	bl	800c97c <USBD_CtlSendData>
      break;
 800c77c:	e004      	b.n	800c788 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c77e:	6839      	ldr	r1, [r7, #0]
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f000 f88a 	bl	800c89a <USBD_CtlError>
      break;
 800c786:	bf00      	nop
  }
}
 800c788:	bf00      	nop
 800c78a:	3708      	adds	r7, #8
 800c78c:	46bd      	mov	sp, r7
 800c78e:	bd80      	pop	{r7, pc}

0800c790 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b082      	sub	sp, #8
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]
 800c798:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c79a:	683b      	ldr	r3, [r7, #0]
 800c79c:	885b      	ldrh	r3, [r3, #2]
 800c79e:	2b01      	cmp	r3, #1
 800c7a0:	d107      	bne.n	800c7b2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	2201      	movs	r2, #1
 800c7a6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c7aa:	6878      	ldr	r0, [r7, #4]
 800c7ac:	f000 f940 	bl	800ca30 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c7b0:	e013      	b.n	800c7da <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	885b      	ldrh	r3, [r3, #2]
 800c7b6:	2b02      	cmp	r3, #2
 800c7b8:	d10b      	bne.n	800c7d2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	889b      	ldrh	r3, [r3, #4]
 800c7be:	0a1b      	lsrs	r3, r3, #8
 800c7c0:	b29b      	uxth	r3, r3
 800c7c2:	b2da      	uxtb	r2, r3
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c7ca:	6878      	ldr	r0, [r7, #4]
 800c7cc:	f000 f930 	bl	800ca30 <USBD_CtlSendStatus>
}
 800c7d0:	e003      	b.n	800c7da <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c7d2:	6839      	ldr	r1, [r7, #0]
 800c7d4:	6878      	ldr	r0, [r7, #4]
 800c7d6:	f000 f860 	bl	800c89a <USBD_CtlError>
}
 800c7da:	bf00      	nop
 800c7dc:	3708      	adds	r7, #8
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	bd80      	pop	{r7, pc}

0800c7e2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7e2:	b580      	push	{r7, lr}
 800c7e4:	b082      	sub	sp, #8
 800c7e6:	af00      	add	r7, sp, #0
 800c7e8:	6078      	str	r0, [r7, #4]
 800c7ea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c7f2:	b2db      	uxtb	r3, r3
 800c7f4:	3b01      	subs	r3, #1
 800c7f6:	2b02      	cmp	r3, #2
 800c7f8:	d80b      	bhi.n	800c812 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	885b      	ldrh	r3, [r3, #2]
 800c7fe:	2b01      	cmp	r3, #1
 800c800:	d10c      	bne.n	800c81c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	2200      	movs	r2, #0
 800c806:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c80a:	6878      	ldr	r0, [r7, #4]
 800c80c:	f000 f910 	bl	800ca30 <USBD_CtlSendStatus>
      }
      break;
 800c810:	e004      	b.n	800c81c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c812:	6839      	ldr	r1, [r7, #0]
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	f000 f840 	bl	800c89a <USBD_CtlError>
      break;
 800c81a:	e000      	b.n	800c81e <USBD_ClrFeature+0x3c>
      break;
 800c81c:	bf00      	nop
  }
}
 800c81e:	bf00      	nop
 800c820:	3708      	adds	r7, #8
 800c822:	46bd      	mov	sp, r7
 800c824:	bd80      	pop	{r7, pc}

0800c826 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c826:	b580      	push	{r7, lr}
 800c828:	b084      	sub	sp, #16
 800c82a:	af00      	add	r7, sp, #0
 800c82c:	6078      	str	r0, [r7, #4]
 800c82e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	781a      	ldrb	r2, [r3, #0]
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	3301      	adds	r3, #1
 800c840:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	781a      	ldrb	r2, [r3, #0]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	3301      	adds	r3, #1
 800c84e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c850:	68f8      	ldr	r0, [r7, #12]
 800c852:	f7ff fa41 	bl	800bcd8 <SWAPBYTE>
 800c856:	4603      	mov	r3, r0
 800c858:	461a      	mov	r2, r3
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	3301      	adds	r3, #1
 800c862:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	3301      	adds	r3, #1
 800c868:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c86a:	68f8      	ldr	r0, [r7, #12]
 800c86c:	f7ff fa34 	bl	800bcd8 <SWAPBYTE>
 800c870:	4603      	mov	r3, r0
 800c872:	461a      	mov	r2, r3
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	3301      	adds	r3, #1
 800c87c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	3301      	adds	r3, #1
 800c882:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c884:	68f8      	ldr	r0, [r7, #12]
 800c886:	f7ff fa27 	bl	800bcd8 <SWAPBYTE>
 800c88a:	4603      	mov	r3, r0
 800c88c:	461a      	mov	r2, r3
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	80da      	strh	r2, [r3, #6]
}
 800c892:	bf00      	nop
 800c894:	3710      	adds	r7, #16
 800c896:	46bd      	mov	sp, r7
 800c898:	bd80      	pop	{r7, pc}

0800c89a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c89a:	b580      	push	{r7, lr}
 800c89c:	b082      	sub	sp, #8
 800c89e:	af00      	add	r7, sp, #0
 800c8a0:	6078      	str	r0, [r7, #4]
 800c8a2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c8a4:	2180      	movs	r1, #128	; 0x80
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f003 ff00 	bl	80106ac <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c8ac:	2100      	movs	r1, #0
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f003 fefc 	bl	80106ac <USBD_LL_StallEP>
}
 800c8b4:	bf00      	nop
 800c8b6:	3708      	adds	r7, #8
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	bd80      	pop	{r7, pc}

0800c8bc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b086      	sub	sp, #24
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	60f8      	str	r0, [r7, #12]
 800c8c4:	60b9      	str	r1, [r7, #8]
 800c8c6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d036      	beq.n	800c940 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c8d6:	6938      	ldr	r0, [r7, #16]
 800c8d8:	f000 f836 	bl	800c948 <USBD_GetLen>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	3301      	adds	r3, #1
 800c8e0:	b29b      	uxth	r3, r3
 800c8e2:	005b      	lsls	r3, r3, #1
 800c8e4:	b29a      	uxth	r2, r3
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c8ea:	7dfb      	ldrb	r3, [r7, #23]
 800c8ec:	68ba      	ldr	r2, [r7, #8]
 800c8ee:	4413      	add	r3, r2
 800c8f0:	687a      	ldr	r2, [r7, #4]
 800c8f2:	7812      	ldrb	r2, [r2, #0]
 800c8f4:	701a      	strb	r2, [r3, #0]
  idx++;
 800c8f6:	7dfb      	ldrb	r3, [r7, #23]
 800c8f8:	3301      	adds	r3, #1
 800c8fa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c8fc:	7dfb      	ldrb	r3, [r7, #23]
 800c8fe:	68ba      	ldr	r2, [r7, #8]
 800c900:	4413      	add	r3, r2
 800c902:	2203      	movs	r2, #3
 800c904:	701a      	strb	r2, [r3, #0]
  idx++;
 800c906:	7dfb      	ldrb	r3, [r7, #23]
 800c908:	3301      	adds	r3, #1
 800c90a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c90c:	e013      	b.n	800c936 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c90e:	7dfb      	ldrb	r3, [r7, #23]
 800c910:	68ba      	ldr	r2, [r7, #8]
 800c912:	4413      	add	r3, r2
 800c914:	693a      	ldr	r2, [r7, #16]
 800c916:	7812      	ldrb	r2, [r2, #0]
 800c918:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c91a:	693b      	ldr	r3, [r7, #16]
 800c91c:	3301      	adds	r3, #1
 800c91e:	613b      	str	r3, [r7, #16]
    idx++;
 800c920:	7dfb      	ldrb	r3, [r7, #23]
 800c922:	3301      	adds	r3, #1
 800c924:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c926:	7dfb      	ldrb	r3, [r7, #23]
 800c928:	68ba      	ldr	r2, [r7, #8]
 800c92a:	4413      	add	r3, r2
 800c92c:	2200      	movs	r2, #0
 800c92e:	701a      	strb	r2, [r3, #0]
    idx++;
 800c930:	7dfb      	ldrb	r3, [r7, #23]
 800c932:	3301      	adds	r3, #1
 800c934:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	781b      	ldrb	r3, [r3, #0]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d1e7      	bne.n	800c90e <USBD_GetString+0x52>
 800c93e:	e000      	b.n	800c942 <USBD_GetString+0x86>
    return;
 800c940:	bf00      	nop
  }
}
 800c942:	3718      	adds	r7, #24
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}

0800c948 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c948:	b480      	push	{r7}
 800c94a:	b085      	sub	sp, #20
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c950:	2300      	movs	r3, #0
 800c952:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c958:	e005      	b.n	800c966 <USBD_GetLen+0x1e>
  {
    len++;
 800c95a:	7bfb      	ldrb	r3, [r7, #15]
 800c95c:	3301      	adds	r3, #1
 800c95e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	3301      	adds	r3, #1
 800c964:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c966:	68bb      	ldr	r3, [r7, #8]
 800c968:	781b      	ldrb	r3, [r3, #0]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d1f5      	bne.n	800c95a <USBD_GetLen+0x12>
  }

  return len;
 800c96e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c970:	4618      	mov	r0, r3
 800c972:	3714      	adds	r7, #20
 800c974:	46bd      	mov	sp, r7
 800c976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97a:	4770      	bx	lr

0800c97c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b084      	sub	sp, #16
 800c980:	af00      	add	r7, sp, #0
 800c982:	60f8      	str	r0, [r7, #12]
 800c984:	60b9      	str	r1, [r7, #8]
 800c986:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	2202      	movs	r2, #2
 800c98c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	687a      	ldr	r2, [r7, #4]
 800c994:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	687a      	ldr	r2, [r7, #4]
 800c99a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	68ba      	ldr	r2, [r7, #8]
 800c9a0:	2100      	movs	r1, #0
 800c9a2:	68f8      	ldr	r0, [r7, #12]
 800c9a4:	f003 ff0b 	bl	80107be <USBD_LL_Transmit>

  return USBD_OK;
 800c9a8:	2300      	movs	r3, #0
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	3710      	adds	r7, #16
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	bd80      	pop	{r7, pc}

0800c9b2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c9b2:	b580      	push	{r7, lr}
 800c9b4:	b084      	sub	sp, #16
 800c9b6:	af00      	add	r7, sp, #0
 800c9b8:	60f8      	str	r0, [r7, #12]
 800c9ba:	60b9      	str	r1, [r7, #8]
 800c9bc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	68ba      	ldr	r2, [r7, #8]
 800c9c2:	2100      	movs	r1, #0
 800c9c4:	68f8      	ldr	r0, [r7, #12]
 800c9c6:	f003 fefa 	bl	80107be <USBD_LL_Transmit>

  return USBD_OK;
 800c9ca:	2300      	movs	r3, #0
}
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	3710      	adds	r7, #16
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	bd80      	pop	{r7, pc}

0800c9d4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b084      	sub	sp, #16
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	60f8      	str	r0, [r7, #12]
 800c9dc:	60b9      	str	r1, [r7, #8]
 800c9de:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	2203      	movs	r2, #3
 800c9e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	687a      	ldr	r2, [r7, #4]
 800c9ec:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	687a      	ldr	r2, [r7, #4]
 800c9f4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	68ba      	ldr	r2, [r7, #8]
 800c9fc:	2100      	movs	r1, #0
 800c9fe:	68f8      	ldr	r0, [r7, #12]
 800ca00:	f003 fefe 	bl	8010800 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ca04:	2300      	movs	r3, #0
}
 800ca06:	4618      	mov	r0, r3
 800ca08:	3710      	adds	r7, #16
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	bd80      	pop	{r7, pc}

0800ca0e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ca0e:	b580      	push	{r7, lr}
 800ca10:	b084      	sub	sp, #16
 800ca12:	af00      	add	r7, sp, #0
 800ca14:	60f8      	str	r0, [r7, #12]
 800ca16:	60b9      	str	r1, [r7, #8]
 800ca18:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	68ba      	ldr	r2, [r7, #8]
 800ca1e:	2100      	movs	r1, #0
 800ca20:	68f8      	ldr	r0, [r7, #12]
 800ca22:	f003 feed 	bl	8010800 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ca26:	2300      	movs	r3, #0
}
 800ca28:	4618      	mov	r0, r3
 800ca2a:	3710      	adds	r7, #16
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	bd80      	pop	{r7, pc}

0800ca30 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b082      	sub	sp, #8
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2204      	movs	r2, #4
 800ca3c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ca40:	2300      	movs	r3, #0
 800ca42:	2200      	movs	r2, #0
 800ca44:	2100      	movs	r1, #0
 800ca46:	6878      	ldr	r0, [r7, #4]
 800ca48:	f003 feb9 	bl	80107be <USBD_LL_Transmit>

  return USBD_OK;
 800ca4c:	2300      	movs	r3, #0
}
 800ca4e:	4618      	mov	r0, r3
 800ca50:	3708      	adds	r7, #8
 800ca52:	46bd      	mov	sp, r7
 800ca54:	bd80      	pop	{r7, pc}

0800ca56 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ca56:	b580      	push	{r7, lr}
 800ca58:	b082      	sub	sp, #8
 800ca5a:	af00      	add	r7, sp, #0
 800ca5c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2205      	movs	r2, #5
 800ca62:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ca66:	2300      	movs	r3, #0
 800ca68:	2200      	movs	r2, #0
 800ca6a:	2100      	movs	r1, #0
 800ca6c:	6878      	ldr	r0, [r7, #4]
 800ca6e:	f003 fec7 	bl	8010800 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ca72:	2300      	movs	r3, #0
}
 800ca74:	4618      	mov	r0, r3
 800ca76:	3708      	adds	r7, #8
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd80      	pop	{r7, pc}

0800ca7c <__NVIC_SetPriority>:
{
 800ca7c:	b480      	push	{r7}
 800ca7e:	b083      	sub	sp, #12
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	4603      	mov	r3, r0
 800ca84:	6039      	str	r1, [r7, #0]
 800ca86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ca88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	db0a      	blt.n	800caa6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	b2da      	uxtb	r2, r3
 800ca94:	490c      	ldr	r1, [pc, #48]	; (800cac8 <__NVIC_SetPriority+0x4c>)
 800ca96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ca9a:	0112      	lsls	r2, r2, #4
 800ca9c:	b2d2      	uxtb	r2, r2
 800ca9e:	440b      	add	r3, r1
 800caa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800caa4:	e00a      	b.n	800cabc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	b2da      	uxtb	r2, r3
 800caaa:	4908      	ldr	r1, [pc, #32]	; (800cacc <__NVIC_SetPriority+0x50>)
 800caac:	79fb      	ldrb	r3, [r7, #7]
 800caae:	f003 030f 	and.w	r3, r3, #15
 800cab2:	3b04      	subs	r3, #4
 800cab4:	0112      	lsls	r2, r2, #4
 800cab6:	b2d2      	uxtb	r2, r2
 800cab8:	440b      	add	r3, r1
 800caba:	761a      	strb	r2, [r3, #24]
}
 800cabc:	bf00      	nop
 800cabe:	370c      	adds	r7, #12
 800cac0:	46bd      	mov	sp, r7
 800cac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac6:	4770      	bx	lr
 800cac8:	e000e100 	.word	0xe000e100
 800cacc:	e000ed00 	.word	0xe000ed00

0800cad0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800cad0:	b580      	push	{r7, lr}
 800cad2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800cad4:	4b05      	ldr	r3, [pc, #20]	; (800caec <SysTick_Handler+0x1c>)
 800cad6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800cad8:	f002 f900 	bl	800ecdc <xTaskGetSchedulerState>
 800cadc:	4603      	mov	r3, r0
 800cade:	2b01      	cmp	r3, #1
 800cae0:	d001      	beq.n	800cae6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800cae2:	f002 ffa1 	bl	800fa28 <xPortSysTickHandler>
  }
}
 800cae6:	bf00      	nop
 800cae8:	bd80      	pop	{r7, pc}
 800caea:	bf00      	nop
 800caec:	e000e010 	.word	0xe000e010

0800caf0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800caf0:	b580      	push	{r7, lr}
 800caf2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800caf4:	2100      	movs	r1, #0
 800caf6:	f06f 0004 	mvn.w	r0, #4
 800cafa:	f7ff ffbf 	bl	800ca7c <__NVIC_SetPriority>
#endif
}
 800cafe:	bf00      	nop
 800cb00:	bd80      	pop	{r7, pc}
	...

0800cb04 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800cb04:	b480      	push	{r7}
 800cb06:	b083      	sub	sp, #12
 800cb08:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb0a:	f3ef 8305 	mrs	r3, IPSR
 800cb0e:	603b      	str	r3, [r7, #0]
  return(result);
 800cb10:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d003      	beq.n	800cb1e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800cb16:	f06f 0305 	mvn.w	r3, #5
 800cb1a:	607b      	str	r3, [r7, #4]
 800cb1c:	e00c      	b.n	800cb38 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800cb1e:	4b0a      	ldr	r3, [pc, #40]	; (800cb48 <osKernelInitialize+0x44>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d105      	bne.n	800cb32 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800cb26:	4b08      	ldr	r3, [pc, #32]	; (800cb48 <osKernelInitialize+0x44>)
 800cb28:	2201      	movs	r2, #1
 800cb2a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	607b      	str	r3, [r7, #4]
 800cb30:	e002      	b.n	800cb38 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800cb32:	f04f 33ff 	mov.w	r3, #4294967295
 800cb36:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800cb38:	687b      	ldr	r3, [r7, #4]
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	370c      	adds	r7, #12
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb44:	4770      	bx	lr
 800cb46:	bf00      	nop
 800cb48:	20001524 	.word	0x20001524

0800cb4c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b082      	sub	sp, #8
 800cb50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb52:	f3ef 8305 	mrs	r3, IPSR
 800cb56:	603b      	str	r3, [r7, #0]
  return(result);
 800cb58:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d003      	beq.n	800cb66 <osKernelStart+0x1a>
    stat = osErrorISR;
 800cb5e:	f06f 0305 	mvn.w	r3, #5
 800cb62:	607b      	str	r3, [r7, #4]
 800cb64:	e010      	b.n	800cb88 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800cb66:	4b0b      	ldr	r3, [pc, #44]	; (800cb94 <osKernelStart+0x48>)
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	2b01      	cmp	r3, #1
 800cb6c:	d109      	bne.n	800cb82 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800cb6e:	f7ff ffbf 	bl	800caf0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800cb72:	4b08      	ldr	r3, [pc, #32]	; (800cb94 <osKernelStart+0x48>)
 800cb74:	2202      	movs	r2, #2
 800cb76:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800cb78:	f001 fad0 	bl	800e11c <vTaskStartScheduler>
      stat = osOK;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	607b      	str	r3, [r7, #4]
 800cb80:	e002      	b.n	800cb88 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800cb82:	f04f 33ff 	mov.w	r3, #4294967295
 800cb86:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800cb88:	687b      	ldr	r3, [r7, #4]
}
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	3708      	adds	r7, #8
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	bd80      	pop	{r7, pc}
 800cb92:	bf00      	nop
 800cb94:	20001524 	.word	0x20001524

0800cb98 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b08e      	sub	sp, #56	; 0x38
 800cb9c:	af04      	add	r7, sp, #16
 800cb9e:	60f8      	str	r0, [r7, #12]
 800cba0:	60b9      	str	r1, [r7, #8]
 800cba2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800cba4:	2300      	movs	r3, #0
 800cba6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cba8:	f3ef 8305 	mrs	r3, IPSR
 800cbac:	617b      	str	r3, [r7, #20]
  return(result);
 800cbae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d17e      	bne.n	800ccb2 <osThreadNew+0x11a>
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d07b      	beq.n	800ccb2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800cbba:	2380      	movs	r3, #128	; 0x80
 800cbbc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800cbbe:	2318      	movs	r3, #24
 800cbc0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800cbc6:	f04f 33ff 	mov.w	r3, #4294967295
 800cbca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d045      	beq.n	800cc5e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d002      	beq.n	800cbe0 <osThreadNew+0x48>
        name = attr->name;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	699b      	ldr	r3, [r3, #24]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d002      	beq.n	800cbee <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	699b      	ldr	r3, [r3, #24]
 800cbec:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800cbee:	69fb      	ldr	r3, [r7, #28]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d008      	beq.n	800cc06 <osThreadNew+0x6e>
 800cbf4:	69fb      	ldr	r3, [r7, #28]
 800cbf6:	2b38      	cmp	r3, #56	; 0x38
 800cbf8:	d805      	bhi.n	800cc06 <osThreadNew+0x6e>
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	685b      	ldr	r3, [r3, #4]
 800cbfe:	f003 0301 	and.w	r3, r3, #1
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d001      	beq.n	800cc0a <osThreadNew+0x72>
        return (NULL);
 800cc06:	2300      	movs	r3, #0
 800cc08:	e054      	b.n	800ccb4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	695b      	ldr	r3, [r3, #20]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d003      	beq.n	800cc1a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	695b      	ldr	r3, [r3, #20]
 800cc16:	089b      	lsrs	r3, r3, #2
 800cc18:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	689b      	ldr	r3, [r3, #8]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d00e      	beq.n	800cc40 <osThreadNew+0xa8>
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	68db      	ldr	r3, [r3, #12]
 800cc26:	2bbf      	cmp	r3, #191	; 0xbf
 800cc28:	d90a      	bls.n	800cc40 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d006      	beq.n	800cc40 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	695b      	ldr	r3, [r3, #20]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d002      	beq.n	800cc40 <osThreadNew+0xa8>
        mem = 1;
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	61bb      	str	r3, [r7, #24]
 800cc3e:	e010      	b.n	800cc62 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	689b      	ldr	r3, [r3, #8]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d10c      	bne.n	800cc62 <osThreadNew+0xca>
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	68db      	ldr	r3, [r3, #12]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d108      	bne.n	800cc62 <osThreadNew+0xca>
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	691b      	ldr	r3, [r3, #16]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d104      	bne.n	800cc62 <osThreadNew+0xca>
          mem = 0;
 800cc58:	2300      	movs	r3, #0
 800cc5a:	61bb      	str	r3, [r7, #24]
 800cc5c:	e001      	b.n	800cc62 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800cc62:	69bb      	ldr	r3, [r7, #24]
 800cc64:	2b01      	cmp	r3, #1
 800cc66:	d110      	bne.n	800cc8a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800cc6c:	687a      	ldr	r2, [r7, #4]
 800cc6e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800cc70:	9202      	str	r2, [sp, #8]
 800cc72:	9301      	str	r3, [sp, #4]
 800cc74:	69fb      	ldr	r3, [r7, #28]
 800cc76:	9300      	str	r3, [sp, #0]
 800cc78:	68bb      	ldr	r3, [r7, #8]
 800cc7a:	6a3a      	ldr	r2, [r7, #32]
 800cc7c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cc7e:	68f8      	ldr	r0, [r7, #12]
 800cc80:	f000 fff6 	bl	800dc70 <xTaskCreateStatic>
 800cc84:	4603      	mov	r3, r0
 800cc86:	613b      	str	r3, [r7, #16]
 800cc88:	e013      	b.n	800ccb2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800cc8a:	69bb      	ldr	r3, [r7, #24]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d110      	bne.n	800ccb2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800cc90:	6a3b      	ldr	r3, [r7, #32]
 800cc92:	b29a      	uxth	r2, r3
 800cc94:	f107 0310 	add.w	r3, r7, #16
 800cc98:	9301      	str	r3, [sp, #4]
 800cc9a:	69fb      	ldr	r3, [r7, #28]
 800cc9c:	9300      	str	r3, [sp, #0]
 800cc9e:	68bb      	ldr	r3, [r7, #8]
 800cca0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cca2:	68f8      	ldr	r0, [r7, #12]
 800cca4:	f001 f841 	bl	800dd2a <xTaskCreate>
 800cca8:	4603      	mov	r3, r0
 800ccaa:	2b01      	cmp	r3, #1
 800ccac:	d001      	beq.n	800ccb2 <osThreadNew+0x11a>
            hTask = NULL;
 800ccae:	2300      	movs	r3, #0
 800ccb0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ccb2:	693b      	ldr	r3, [r7, #16]
}
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	3728      	adds	r7, #40	; 0x28
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	bd80      	pop	{r7, pc}

0800ccbc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ccbc:	b580      	push	{r7, lr}
 800ccbe:	b084      	sub	sp, #16
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ccc4:	f3ef 8305 	mrs	r3, IPSR
 800ccc8:	60bb      	str	r3, [r7, #8]
  return(result);
 800ccca:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d003      	beq.n	800ccd8 <osDelay+0x1c>
    stat = osErrorISR;
 800ccd0:	f06f 0305 	mvn.w	r3, #5
 800ccd4:	60fb      	str	r3, [r7, #12]
 800ccd6:	e007      	b.n	800cce8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ccd8:	2300      	movs	r3, #0
 800ccda:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d002      	beq.n	800cce8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800cce2:	6878      	ldr	r0, [r7, #4]
 800cce4:	f001 f980 	bl	800dfe8 <vTaskDelay>
    }
  }

  return (stat);
 800cce8:	68fb      	ldr	r3, [r7, #12]
}
 800ccea:	4618      	mov	r0, r3
 800ccec:	3710      	adds	r7, #16
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bd80      	pop	{r7, pc}

0800ccf2 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800ccf2:	b580      	push	{r7, lr}
 800ccf4:	b08a      	sub	sp, #40	; 0x28
 800ccf6:	af02      	add	r7, sp, #8
 800ccf8:	60f8      	str	r0, [r7, #12]
 800ccfa:	60b9      	str	r1, [r7, #8]
 800ccfc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800ccfe:	2300      	movs	r3, #0
 800cd00:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cd02:	f3ef 8305 	mrs	r3, IPSR
 800cd06:	613b      	str	r3, [r7, #16]
  return(result);
 800cd08:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d15f      	bne.n	800cdce <osMessageQueueNew+0xdc>
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d05c      	beq.n	800cdce <osMessageQueueNew+0xdc>
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d059      	beq.n	800cdce <osMessageQueueNew+0xdc>
    mem = -1;
 800cd1a:	f04f 33ff 	mov.w	r3, #4294967295
 800cd1e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d029      	beq.n	800cd7a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	689b      	ldr	r3, [r3, #8]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d012      	beq.n	800cd54 <osMessageQueueNew+0x62>
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	68db      	ldr	r3, [r3, #12]
 800cd32:	2b4f      	cmp	r3, #79	; 0x4f
 800cd34:	d90e      	bls.n	800cd54 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d00a      	beq.n	800cd54 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	695a      	ldr	r2, [r3, #20]
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	68b9      	ldr	r1, [r7, #8]
 800cd46:	fb01 f303 	mul.w	r3, r1, r3
 800cd4a:	429a      	cmp	r2, r3
 800cd4c:	d302      	bcc.n	800cd54 <osMessageQueueNew+0x62>
        mem = 1;
 800cd4e:	2301      	movs	r3, #1
 800cd50:	61bb      	str	r3, [r7, #24]
 800cd52:	e014      	b.n	800cd7e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	689b      	ldr	r3, [r3, #8]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d110      	bne.n	800cd7e <osMessageQueueNew+0x8c>
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	68db      	ldr	r3, [r3, #12]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d10c      	bne.n	800cd7e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d108      	bne.n	800cd7e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	695b      	ldr	r3, [r3, #20]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d104      	bne.n	800cd7e <osMessageQueueNew+0x8c>
          mem = 0;
 800cd74:	2300      	movs	r3, #0
 800cd76:	61bb      	str	r3, [r7, #24]
 800cd78:	e001      	b.n	800cd7e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800cd7e:	69bb      	ldr	r3, [r7, #24]
 800cd80:	2b01      	cmp	r3, #1
 800cd82:	d10b      	bne.n	800cd9c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	691a      	ldr	r2, [r3, #16]
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	689b      	ldr	r3, [r3, #8]
 800cd8c:	2100      	movs	r1, #0
 800cd8e:	9100      	str	r1, [sp, #0]
 800cd90:	68b9      	ldr	r1, [r7, #8]
 800cd92:	68f8      	ldr	r0, [r7, #12]
 800cd94:	f000 fa2e 	bl	800d1f4 <xQueueGenericCreateStatic>
 800cd98:	61f8      	str	r0, [r7, #28]
 800cd9a:	e008      	b.n	800cdae <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800cd9c:	69bb      	ldr	r3, [r7, #24]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d105      	bne.n	800cdae <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800cda2:	2200      	movs	r2, #0
 800cda4:	68b9      	ldr	r1, [r7, #8]
 800cda6:	68f8      	ldr	r0, [r7, #12]
 800cda8:	f000 fa9c 	bl	800d2e4 <xQueueGenericCreate>
 800cdac:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800cdae:	69fb      	ldr	r3, [r7, #28]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d00c      	beq.n	800cdce <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d003      	beq.n	800cdc2 <osMessageQueueNew+0xd0>
        name = attr->name;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	617b      	str	r3, [r7, #20]
 800cdc0:	e001      	b.n	800cdc6 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800cdc6:	6979      	ldr	r1, [r7, #20]
 800cdc8:	69f8      	ldr	r0, [r7, #28]
 800cdca:	f000 fef3 	bl	800dbb4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800cdce:	69fb      	ldr	r3, [r7, #28]
}
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	3720      	adds	r7, #32
 800cdd4:	46bd      	mov	sp, r7
 800cdd6:	bd80      	pop	{r7, pc}

0800cdd8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b088      	sub	sp, #32
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	60f8      	str	r0, [r7, #12]
 800cde0:	60b9      	str	r1, [r7, #8]
 800cde2:	603b      	str	r3, [r7, #0]
 800cde4:	4613      	mov	r3, r2
 800cde6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800cdec:	2300      	movs	r3, #0
 800cdee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cdf0:	f3ef 8305 	mrs	r3, IPSR
 800cdf4:	617b      	str	r3, [r7, #20]
  return(result);
 800cdf6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d028      	beq.n	800ce4e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cdfc:	69bb      	ldr	r3, [r7, #24]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d005      	beq.n	800ce0e <osMessageQueuePut+0x36>
 800ce02:	68bb      	ldr	r3, [r7, #8]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d002      	beq.n	800ce0e <osMessageQueuePut+0x36>
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d003      	beq.n	800ce16 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800ce0e:	f06f 0303 	mvn.w	r3, #3
 800ce12:	61fb      	str	r3, [r7, #28]
 800ce14:	e038      	b.n	800ce88 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800ce16:	2300      	movs	r3, #0
 800ce18:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800ce1a:	f107 0210 	add.w	r2, r7, #16
 800ce1e:	2300      	movs	r3, #0
 800ce20:	68b9      	ldr	r1, [r7, #8]
 800ce22:	69b8      	ldr	r0, [r7, #24]
 800ce24:	f000 fbba 	bl	800d59c <xQueueGenericSendFromISR>
 800ce28:	4603      	mov	r3, r0
 800ce2a:	2b01      	cmp	r3, #1
 800ce2c:	d003      	beq.n	800ce36 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800ce2e:	f06f 0302 	mvn.w	r3, #2
 800ce32:	61fb      	str	r3, [r7, #28]
 800ce34:	e028      	b.n	800ce88 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800ce36:	693b      	ldr	r3, [r7, #16]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d025      	beq.n	800ce88 <osMessageQueuePut+0xb0>
 800ce3c:	4b15      	ldr	r3, [pc, #84]	; (800ce94 <osMessageQueuePut+0xbc>)
 800ce3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce42:	601a      	str	r2, [r3, #0]
 800ce44:	f3bf 8f4f 	dsb	sy
 800ce48:	f3bf 8f6f 	isb	sy
 800ce4c:	e01c      	b.n	800ce88 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ce4e:	69bb      	ldr	r3, [r7, #24]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d002      	beq.n	800ce5a <osMessageQueuePut+0x82>
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d103      	bne.n	800ce62 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800ce5a:	f06f 0303 	mvn.w	r3, #3
 800ce5e:	61fb      	str	r3, [r7, #28]
 800ce60:	e012      	b.n	800ce88 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ce62:	2300      	movs	r3, #0
 800ce64:	683a      	ldr	r2, [r7, #0]
 800ce66:	68b9      	ldr	r1, [r7, #8]
 800ce68:	69b8      	ldr	r0, [r7, #24]
 800ce6a:	f000 fa99 	bl	800d3a0 <xQueueGenericSend>
 800ce6e:	4603      	mov	r3, r0
 800ce70:	2b01      	cmp	r3, #1
 800ce72:	d009      	beq.n	800ce88 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800ce74:	683b      	ldr	r3, [r7, #0]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d003      	beq.n	800ce82 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800ce7a:	f06f 0301 	mvn.w	r3, #1
 800ce7e:	61fb      	str	r3, [r7, #28]
 800ce80:	e002      	b.n	800ce88 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800ce82:	f06f 0302 	mvn.w	r3, #2
 800ce86:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ce88:	69fb      	ldr	r3, [r7, #28]
}
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	3720      	adds	r7, #32
 800ce8e:	46bd      	mov	sp, r7
 800ce90:	bd80      	pop	{r7, pc}
 800ce92:	bf00      	nop
 800ce94:	e000ed04 	.word	0xe000ed04

0800ce98 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b088      	sub	sp, #32
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	60f8      	str	r0, [r7, #12]
 800cea0:	60b9      	str	r1, [r7, #8]
 800cea2:	607a      	str	r2, [r7, #4]
 800cea4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ceaa:	2300      	movs	r3, #0
 800ceac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ceae:	f3ef 8305 	mrs	r3, IPSR
 800ceb2:	617b      	str	r3, [r7, #20]
  return(result);
 800ceb4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d028      	beq.n	800cf0c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ceba:	69bb      	ldr	r3, [r7, #24]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d005      	beq.n	800cecc <osMessageQueueGet+0x34>
 800cec0:	68bb      	ldr	r3, [r7, #8]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d002      	beq.n	800cecc <osMessageQueueGet+0x34>
 800cec6:	683b      	ldr	r3, [r7, #0]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d003      	beq.n	800ced4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800cecc:	f06f 0303 	mvn.w	r3, #3
 800ced0:	61fb      	str	r3, [r7, #28]
 800ced2:	e037      	b.n	800cf44 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800ced4:	2300      	movs	r3, #0
 800ced6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800ced8:	f107 0310 	add.w	r3, r7, #16
 800cedc:	461a      	mov	r2, r3
 800cede:	68b9      	ldr	r1, [r7, #8]
 800cee0:	69b8      	ldr	r0, [r7, #24]
 800cee2:	f000 fcd7 	bl	800d894 <xQueueReceiveFromISR>
 800cee6:	4603      	mov	r3, r0
 800cee8:	2b01      	cmp	r3, #1
 800ceea:	d003      	beq.n	800cef4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800ceec:	f06f 0302 	mvn.w	r3, #2
 800cef0:	61fb      	str	r3, [r7, #28]
 800cef2:	e027      	b.n	800cf44 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800cef4:	693b      	ldr	r3, [r7, #16]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d024      	beq.n	800cf44 <osMessageQueueGet+0xac>
 800cefa:	4b15      	ldr	r3, [pc, #84]	; (800cf50 <osMessageQueueGet+0xb8>)
 800cefc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf00:	601a      	str	r2, [r3, #0]
 800cf02:	f3bf 8f4f 	dsb	sy
 800cf06:	f3bf 8f6f 	isb	sy
 800cf0a:	e01b      	b.n	800cf44 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800cf0c:	69bb      	ldr	r3, [r7, #24]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d002      	beq.n	800cf18 <osMessageQueueGet+0x80>
 800cf12:	68bb      	ldr	r3, [r7, #8]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d103      	bne.n	800cf20 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800cf18:	f06f 0303 	mvn.w	r3, #3
 800cf1c:	61fb      	str	r3, [r7, #28]
 800cf1e:	e011      	b.n	800cf44 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800cf20:	683a      	ldr	r2, [r7, #0]
 800cf22:	68b9      	ldr	r1, [r7, #8]
 800cf24:	69b8      	ldr	r0, [r7, #24]
 800cf26:	f000 fbd5 	bl	800d6d4 <xQueueReceive>
 800cf2a:	4603      	mov	r3, r0
 800cf2c:	2b01      	cmp	r3, #1
 800cf2e:	d009      	beq.n	800cf44 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800cf30:	683b      	ldr	r3, [r7, #0]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d003      	beq.n	800cf3e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800cf36:	f06f 0301 	mvn.w	r3, #1
 800cf3a:	61fb      	str	r3, [r7, #28]
 800cf3c:	e002      	b.n	800cf44 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800cf3e:	f06f 0302 	mvn.w	r3, #2
 800cf42:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800cf44:	69fb      	ldr	r3, [r7, #28]
}
 800cf46:	4618      	mov	r0, r3
 800cf48:	3720      	adds	r7, #32
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	bd80      	pop	{r7, pc}
 800cf4e:	bf00      	nop
 800cf50:	e000ed04 	.word	0xe000ed04

0800cf54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800cf54:	b480      	push	{r7}
 800cf56:	b085      	sub	sp, #20
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	60f8      	str	r0, [r7, #12]
 800cf5c:	60b9      	str	r1, [r7, #8]
 800cf5e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	4a07      	ldr	r2, [pc, #28]	; (800cf80 <vApplicationGetIdleTaskMemory+0x2c>)
 800cf64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800cf66:	68bb      	ldr	r3, [r7, #8]
 800cf68:	4a06      	ldr	r2, [pc, #24]	; (800cf84 <vApplicationGetIdleTaskMemory+0x30>)
 800cf6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	2280      	movs	r2, #128	; 0x80
 800cf70:	601a      	str	r2, [r3, #0]
}
 800cf72:	bf00      	nop
 800cf74:	3714      	adds	r7, #20
 800cf76:	46bd      	mov	sp, r7
 800cf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7c:	4770      	bx	lr
 800cf7e:	bf00      	nop
 800cf80:	20001528 	.word	0x20001528
 800cf84:	200015e8 	.word	0x200015e8

0800cf88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800cf88:	b480      	push	{r7}
 800cf8a:	b085      	sub	sp, #20
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	60f8      	str	r0, [r7, #12]
 800cf90:	60b9      	str	r1, [r7, #8]
 800cf92:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	4a07      	ldr	r2, [pc, #28]	; (800cfb4 <vApplicationGetTimerTaskMemory+0x2c>)
 800cf98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800cf9a:	68bb      	ldr	r3, [r7, #8]
 800cf9c:	4a06      	ldr	r2, [pc, #24]	; (800cfb8 <vApplicationGetTimerTaskMemory+0x30>)
 800cf9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cfa6:	601a      	str	r2, [r3, #0]
}
 800cfa8:	bf00      	nop
 800cfaa:	3714      	adds	r7, #20
 800cfac:	46bd      	mov	sp, r7
 800cfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb2:	4770      	bx	lr
 800cfb4:	200017e8 	.word	0x200017e8
 800cfb8:	200018a8 	.word	0x200018a8

0800cfbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cfbc:	b480      	push	{r7}
 800cfbe:	b083      	sub	sp, #12
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	f103 0208 	add.w	r2, r3, #8
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	f04f 32ff 	mov.w	r2, #4294967295
 800cfd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f103 0208 	add.w	r2, r3, #8
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	f103 0208 	add.w	r2, r3, #8
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	2200      	movs	r2, #0
 800cfee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cff0:	bf00      	nop
 800cff2:	370c      	adds	r7, #12
 800cff4:	46bd      	mov	sp, r7
 800cff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffa:	4770      	bx	lr

0800cffc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cffc:	b480      	push	{r7}
 800cffe:	b083      	sub	sp, #12
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2200      	movs	r2, #0
 800d008:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d00a:	bf00      	nop
 800d00c:	370c      	adds	r7, #12
 800d00e:	46bd      	mov	sp, r7
 800d010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d014:	4770      	bx	lr

0800d016 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d016:	b480      	push	{r7}
 800d018:	b085      	sub	sp, #20
 800d01a:	af00      	add	r7, sp, #0
 800d01c:	6078      	str	r0, [r7, #4]
 800d01e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	685b      	ldr	r3, [r3, #4]
 800d024:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d026:	683b      	ldr	r3, [r7, #0]
 800d028:	68fa      	ldr	r2, [r7, #12]
 800d02a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	689a      	ldr	r2, [r3, #8]
 800d030:	683b      	ldr	r3, [r7, #0]
 800d032:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	689b      	ldr	r3, [r3, #8]
 800d038:	683a      	ldr	r2, [r7, #0]
 800d03a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	683a      	ldr	r2, [r7, #0]
 800d040:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d042:	683b      	ldr	r3, [r7, #0]
 800d044:	687a      	ldr	r2, [r7, #4]
 800d046:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	1c5a      	adds	r2, r3, #1
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	601a      	str	r2, [r3, #0]
}
 800d052:	bf00      	nop
 800d054:	3714      	adds	r7, #20
 800d056:	46bd      	mov	sp, r7
 800d058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05c:	4770      	bx	lr

0800d05e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d05e:	b480      	push	{r7}
 800d060:	b085      	sub	sp, #20
 800d062:	af00      	add	r7, sp, #0
 800d064:	6078      	str	r0, [r7, #4]
 800d066:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d068:	683b      	ldr	r3, [r7, #0]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d06e:	68bb      	ldr	r3, [r7, #8]
 800d070:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d074:	d103      	bne.n	800d07e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	691b      	ldr	r3, [r3, #16]
 800d07a:	60fb      	str	r3, [r7, #12]
 800d07c:	e00c      	b.n	800d098 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	3308      	adds	r3, #8
 800d082:	60fb      	str	r3, [r7, #12]
 800d084:	e002      	b.n	800d08c <vListInsert+0x2e>
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	685b      	ldr	r3, [r3, #4]
 800d08a:	60fb      	str	r3, [r7, #12]
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	685b      	ldr	r3, [r3, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	68ba      	ldr	r2, [r7, #8]
 800d094:	429a      	cmp	r2, r3
 800d096:	d2f6      	bcs.n	800d086 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	685a      	ldr	r2, [r3, #4]
 800d09c:	683b      	ldr	r3, [r7, #0]
 800d09e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d0a0:	683b      	ldr	r3, [r7, #0]
 800d0a2:	685b      	ldr	r3, [r3, #4]
 800d0a4:	683a      	ldr	r2, [r7, #0]
 800d0a6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d0a8:	683b      	ldr	r3, [r7, #0]
 800d0aa:	68fa      	ldr	r2, [r7, #12]
 800d0ac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	683a      	ldr	r2, [r7, #0]
 800d0b2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	687a      	ldr	r2, [r7, #4]
 800d0b8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	1c5a      	adds	r2, r3, #1
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	601a      	str	r2, [r3, #0]
}
 800d0c4:	bf00      	nop
 800d0c6:	3714      	adds	r7, #20
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ce:	4770      	bx	lr

0800d0d0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d0d0:	b480      	push	{r7}
 800d0d2:	b085      	sub	sp, #20
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	691b      	ldr	r3, [r3, #16]
 800d0dc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	685b      	ldr	r3, [r3, #4]
 800d0e2:	687a      	ldr	r2, [r7, #4]
 800d0e4:	6892      	ldr	r2, [r2, #8]
 800d0e6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	689b      	ldr	r3, [r3, #8]
 800d0ec:	687a      	ldr	r2, [r7, #4]
 800d0ee:	6852      	ldr	r2, [r2, #4]
 800d0f0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	685b      	ldr	r3, [r3, #4]
 800d0f6:	687a      	ldr	r2, [r7, #4]
 800d0f8:	429a      	cmp	r2, r3
 800d0fa:	d103      	bne.n	800d104 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	689a      	ldr	r2, [r3, #8]
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	2200      	movs	r2, #0
 800d108:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	1e5a      	subs	r2, r3, #1
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	681b      	ldr	r3, [r3, #0]
}
 800d118:	4618      	mov	r0, r3
 800d11a:	3714      	adds	r7, #20
 800d11c:	46bd      	mov	sp, r7
 800d11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d122:	4770      	bx	lr

0800d124 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b084      	sub	sp, #16
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
 800d12c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d10a      	bne.n	800d14e <xQueueGenericReset+0x2a>
	__asm volatile
 800d138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d13c:	f383 8811 	msr	BASEPRI, r3
 800d140:	f3bf 8f6f 	isb	sy
 800d144:	f3bf 8f4f 	dsb	sy
 800d148:	60bb      	str	r3, [r7, #8]
}
 800d14a:	bf00      	nop
 800d14c:	e7fe      	b.n	800d14c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d14e:	f002 fbd9 	bl	800f904 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681a      	ldr	r2, [r3, #0]
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d15a:	68f9      	ldr	r1, [r7, #12]
 800d15c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d15e:	fb01 f303 	mul.w	r3, r1, r3
 800d162:	441a      	add	r2, r3
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	2200      	movs	r2, #0
 800d16c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	681a      	ldr	r2, [r3, #0]
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	681a      	ldr	r2, [r3, #0]
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d17e:	3b01      	subs	r3, #1
 800d180:	68f9      	ldr	r1, [r7, #12]
 800d182:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d184:	fb01 f303 	mul.w	r3, r1, r3
 800d188:	441a      	add	r2, r3
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	22ff      	movs	r2, #255	; 0xff
 800d192:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	22ff      	movs	r2, #255	; 0xff
 800d19a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d19e:	683b      	ldr	r3, [r7, #0]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d114      	bne.n	800d1ce <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	691b      	ldr	r3, [r3, #16]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d01a      	beq.n	800d1e2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	3310      	adds	r3, #16
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f001 fafb 	bl	800e7ac <xTaskRemoveFromEventList>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d012      	beq.n	800d1e2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d1bc:	4b0c      	ldr	r3, [pc, #48]	; (800d1f0 <xQueueGenericReset+0xcc>)
 800d1be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d1c2:	601a      	str	r2, [r3, #0]
 800d1c4:	f3bf 8f4f 	dsb	sy
 800d1c8:	f3bf 8f6f 	isb	sy
 800d1cc:	e009      	b.n	800d1e2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	3310      	adds	r3, #16
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	f7ff fef2 	bl	800cfbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	3324      	adds	r3, #36	; 0x24
 800d1dc:	4618      	mov	r0, r3
 800d1de:	f7ff feed 	bl	800cfbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d1e2:	f002 fbbf 	bl	800f964 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d1e6:	2301      	movs	r3, #1
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	3710      	adds	r7, #16
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	bd80      	pop	{r7, pc}
 800d1f0:	e000ed04 	.word	0xe000ed04

0800d1f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b08e      	sub	sp, #56	; 0x38
 800d1f8:	af02      	add	r7, sp, #8
 800d1fa:	60f8      	str	r0, [r7, #12]
 800d1fc:	60b9      	str	r1, [r7, #8]
 800d1fe:	607a      	str	r2, [r7, #4]
 800d200:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d10a      	bne.n	800d21e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800d208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d20c:	f383 8811 	msr	BASEPRI, r3
 800d210:	f3bf 8f6f 	isb	sy
 800d214:	f3bf 8f4f 	dsb	sy
 800d218:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d21a:	bf00      	nop
 800d21c:	e7fe      	b.n	800d21c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d21e:	683b      	ldr	r3, [r7, #0]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d10a      	bne.n	800d23a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800d224:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d228:	f383 8811 	msr	BASEPRI, r3
 800d22c:	f3bf 8f6f 	isb	sy
 800d230:	f3bf 8f4f 	dsb	sy
 800d234:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d236:	bf00      	nop
 800d238:	e7fe      	b.n	800d238 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d002      	beq.n	800d246 <xQueueGenericCreateStatic+0x52>
 800d240:	68bb      	ldr	r3, [r7, #8]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d001      	beq.n	800d24a <xQueueGenericCreateStatic+0x56>
 800d246:	2301      	movs	r3, #1
 800d248:	e000      	b.n	800d24c <xQueueGenericCreateStatic+0x58>
 800d24a:	2300      	movs	r3, #0
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d10a      	bne.n	800d266 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d250:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d254:	f383 8811 	msr	BASEPRI, r3
 800d258:	f3bf 8f6f 	isb	sy
 800d25c:	f3bf 8f4f 	dsb	sy
 800d260:	623b      	str	r3, [r7, #32]
}
 800d262:	bf00      	nop
 800d264:	e7fe      	b.n	800d264 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d102      	bne.n	800d272 <xQueueGenericCreateStatic+0x7e>
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d101      	bne.n	800d276 <xQueueGenericCreateStatic+0x82>
 800d272:	2301      	movs	r3, #1
 800d274:	e000      	b.n	800d278 <xQueueGenericCreateStatic+0x84>
 800d276:	2300      	movs	r3, #0
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d10a      	bne.n	800d292 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d27c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d280:	f383 8811 	msr	BASEPRI, r3
 800d284:	f3bf 8f6f 	isb	sy
 800d288:	f3bf 8f4f 	dsb	sy
 800d28c:	61fb      	str	r3, [r7, #28]
}
 800d28e:	bf00      	nop
 800d290:	e7fe      	b.n	800d290 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d292:	2350      	movs	r3, #80	; 0x50
 800d294:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d296:	697b      	ldr	r3, [r7, #20]
 800d298:	2b50      	cmp	r3, #80	; 0x50
 800d29a:	d00a      	beq.n	800d2b2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d29c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2a0:	f383 8811 	msr	BASEPRI, r3
 800d2a4:	f3bf 8f6f 	isb	sy
 800d2a8:	f3bf 8f4f 	dsb	sy
 800d2ac:	61bb      	str	r3, [r7, #24]
}
 800d2ae:	bf00      	nop
 800d2b0:	e7fe      	b.n	800d2b0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d2b2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d2b4:	683b      	ldr	r3, [r7, #0]
 800d2b6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d2b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d00d      	beq.n	800d2da <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d2be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2c0:	2201      	movs	r2, #1
 800d2c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d2c6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d2ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2cc:	9300      	str	r3, [sp, #0]
 800d2ce:	4613      	mov	r3, r2
 800d2d0:	687a      	ldr	r2, [r7, #4]
 800d2d2:	68b9      	ldr	r1, [r7, #8]
 800d2d4:	68f8      	ldr	r0, [r7, #12]
 800d2d6:	f000 f83f 	bl	800d358 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d2da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d2dc:	4618      	mov	r0, r3
 800d2de:	3730      	adds	r7, #48	; 0x30
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	bd80      	pop	{r7, pc}

0800d2e4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b08a      	sub	sp, #40	; 0x28
 800d2e8:	af02      	add	r7, sp, #8
 800d2ea:	60f8      	str	r0, [r7, #12]
 800d2ec:	60b9      	str	r1, [r7, #8]
 800d2ee:	4613      	mov	r3, r2
 800d2f0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d10a      	bne.n	800d30e <xQueueGenericCreate+0x2a>
	__asm volatile
 800d2f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2fc:	f383 8811 	msr	BASEPRI, r3
 800d300:	f3bf 8f6f 	isb	sy
 800d304:	f3bf 8f4f 	dsb	sy
 800d308:	613b      	str	r3, [r7, #16]
}
 800d30a:	bf00      	nop
 800d30c:	e7fe      	b.n	800d30c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	68ba      	ldr	r2, [r7, #8]
 800d312:	fb02 f303 	mul.w	r3, r2, r3
 800d316:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d318:	69fb      	ldr	r3, [r7, #28]
 800d31a:	3350      	adds	r3, #80	; 0x50
 800d31c:	4618      	mov	r0, r3
 800d31e:	f002 fc13 	bl	800fb48 <pvPortMalloc>
 800d322:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d324:	69bb      	ldr	r3, [r7, #24]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d011      	beq.n	800d34e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d32a:	69bb      	ldr	r3, [r7, #24]
 800d32c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d32e:	697b      	ldr	r3, [r7, #20]
 800d330:	3350      	adds	r3, #80	; 0x50
 800d332:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d334:	69bb      	ldr	r3, [r7, #24]
 800d336:	2200      	movs	r2, #0
 800d338:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d33c:	79fa      	ldrb	r2, [r7, #7]
 800d33e:	69bb      	ldr	r3, [r7, #24]
 800d340:	9300      	str	r3, [sp, #0]
 800d342:	4613      	mov	r3, r2
 800d344:	697a      	ldr	r2, [r7, #20]
 800d346:	68b9      	ldr	r1, [r7, #8]
 800d348:	68f8      	ldr	r0, [r7, #12]
 800d34a:	f000 f805 	bl	800d358 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d34e:	69bb      	ldr	r3, [r7, #24]
	}
 800d350:	4618      	mov	r0, r3
 800d352:	3720      	adds	r7, #32
 800d354:	46bd      	mov	sp, r7
 800d356:	bd80      	pop	{r7, pc}

0800d358 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d358:	b580      	push	{r7, lr}
 800d35a:	b084      	sub	sp, #16
 800d35c:	af00      	add	r7, sp, #0
 800d35e:	60f8      	str	r0, [r7, #12]
 800d360:	60b9      	str	r1, [r7, #8]
 800d362:	607a      	str	r2, [r7, #4]
 800d364:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d366:	68bb      	ldr	r3, [r7, #8]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d103      	bne.n	800d374 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d36c:	69bb      	ldr	r3, [r7, #24]
 800d36e:	69ba      	ldr	r2, [r7, #24]
 800d370:	601a      	str	r2, [r3, #0]
 800d372:	e002      	b.n	800d37a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d374:	69bb      	ldr	r3, [r7, #24]
 800d376:	687a      	ldr	r2, [r7, #4]
 800d378:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d37a:	69bb      	ldr	r3, [r7, #24]
 800d37c:	68fa      	ldr	r2, [r7, #12]
 800d37e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d380:	69bb      	ldr	r3, [r7, #24]
 800d382:	68ba      	ldr	r2, [r7, #8]
 800d384:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d386:	2101      	movs	r1, #1
 800d388:	69b8      	ldr	r0, [r7, #24]
 800d38a:	f7ff fecb 	bl	800d124 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d38e:	69bb      	ldr	r3, [r7, #24]
 800d390:	78fa      	ldrb	r2, [r7, #3]
 800d392:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d396:	bf00      	nop
 800d398:	3710      	adds	r7, #16
 800d39a:	46bd      	mov	sp, r7
 800d39c:	bd80      	pop	{r7, pc}
	...

0800d3a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b08e      	sub	sp, #56	; 0x38
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	60f8      	str	r0, [r7, #12]
 800d3a8:	60b9      	str	r1, [r7, #8]
 800d3aa:	607a      	str	r2, [r7, #4]
 800d3ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d3b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d10a      	bne.n	800d3d2 <xQueueGenericSend+0x32>
	__asm volatile
 800d3bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3c0:	f383 8811 	msr	BASEPRI, r3
 800d3c4:	f3bf 8f6f 	isb	sy
 800d3c8:	f3bf 8f4f 	dsb	sy
 800d3cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d3ce:	bf00      	nop
 800d3d0:	e7fe      	b.n	800d3d0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d3d2:	68bb      	ldr	r3, [r7, #8]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d103      	bne.n	800d3e0 <xQueueGenericSend+0x40>
 800d3d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d101      	bne.n	800d3e4 <xQueueGenericSend+0x44>
 800d3e0:	2301      	movs	r3, #1
 800d3e2:	e000      	b.n	800d3e6 <xQueueGenericSend+0x46>
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d10a      	bne.n	800d400 <xQueueGenericSend+0x60>
	__asm volatile
 800d3ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3ee:	f383 8811 	msr	BASEPRI, r3
 800d3f2:	f3bf 8f6f 	isb	sy
 800d3f6:	f3bf 8f4f 	dsb	sy
 800d3fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d3fc:	bf00      	nop
 800d3fe:	e7fe      	b.n	800d3fe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d400:	683b      	ldr	r3, [r7, #0]
 800d402:	2b02      	cmp	r3, #2
 800d404:	d103      	bne.n	800d40e <xQueueGenericSend+0x6e>
 800d406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d40a:	2b01      	cmp	r3, #1
 800d40c:	d101      	bne.n	800d412 <xQueueGenericSend+0x72>
 800d40e:	2301      	movs	r3, #1
 800d410:	e000      	b.n	800d414 <xQueueGenericSend+0x74>
 800d412:	2300      	movs	r3, #0
 800d414:	2b00      	cmp	r3, #0
 800d416:	d10a      	bne.n	800d42e <xQueueGenericSend+0x8e>
	__asm volatile
 800d418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d41c:	f383 8811 	msr	BASEPRI, r3
 800d420:	f3bf 8f6f 	isb	sy
 800d424:	f3bf 8f4f 	dsb	sy
 800d428:	623b      	str	r3, [r7, #32]
}
 800d42a:	bf00      	nop
 800d42c:	e7fe      	b.n	800d42c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d42e:	f001 fc55 	bl	800ecdc <xTaskGetSchedulerState>
 800d432:	4603      	mov	r3, r0
 800d434:	2b00      	cmp	r3, #0
 800d436:	d102      	bne.n	800d43e <xQueueGenericSend+0x9e>
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d101      	bne.n	800d442 <xQueueGenericSend+0xa2>
 800d43e:	2301      	movs	r3, #1
 800d440:	e000      	b.n	800d444 <xQueueGenericSend+0xa4>
 800d442:	2300      	movs	r3, #0
 800d444:	2b00      	cmp	r3, #0
 800d446:	d10a      	bne.n	800d45e <xQueueGenericSend+0xbe>
	__asm volatile
 800d448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d44c:	f383 8811 	msr	BASEPRI, r3
 800d450:	f3bf 8f6f 	isb	sy
 800d454:	f3bf 8f4f 	dsb	sy
 800d458:	61fb      	str	r3, [r7, #28]
}
 800d45a:	bf00      	nop
 800d45c:	e7fe      	b.n	800d45c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d45e:	f002 fa51 	bl	800f904 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d464:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d46a:	429a      	cmp	r2, r3
 800d46c:	d302      	bcc.n	800d474 <xQueueGenericSend+0xd4>
 800d46e:	683b      	ldr	r3, [r7, #0]
 800d470:	2b02      	cmp	r3, #2
 800d472:	d129      	bne.n	800d4c8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d474:	683a      	ldr	r2, [r7, #0]
 800d476:	68b9      	ldr	r1, [r7, #8]
 800d478:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d47a:	f000 fa8b 	bl	800d994 <prvCopyDataToQueue>
 800d47e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d484:	2b00      	cmp	r3, #0
 800d486:	d010      	beq.n	800d4aa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d48a:	3324      	adds	r3, #36	; 0x24
 800d48c:	4618      	mov	r0, r3
 800d48e:	f001 f98d 	bl	800e7ac <xTaskRemoveFromEventList>
 800d492:	4603      	mov	r3, r0
 800d494:	2b00      	cmp	r3, #0
 800d496:	d013      	beq.n	800d4c0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d498:	4b3f      	ldr	r3, [pc, #252]	; (800d598 <xQueueGenericSend+0x1f8>)
 800d49a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d49e:	601a      	str	r2, [r3, #0]
 800d4a0:	f3bf 8f4f 	dsb	sy
 800d4a4:	f3bf 8f6f 	isb	sy
 800d4a8:	e00a      	b.n	800d4c0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d4aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d007      	beq.n	800d4c0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d4b0:	4b39      	ldr	r3, [pc, #228]	; (800d598 <xQueueGenericSend+0x1f8>)
 800d4b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4b6:	601a      	str	r2, [r3, #0]
 800d4b8:	f3bf 8f4f 	dsb	sy
 800d4bc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d4c0:	f002 fa50 	bl	800f964 <vPortExitCritical>
				return pdPASS;
 800d4c4:	2301      	movs	r3, #1
 800d4c6:	e063      	b.n	800d590 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d103      	bne.n	800d4d6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d4ce:	f002 fa49 	bl	800f964 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	e05c      	b.n	800d590 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d4d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d106      	bne.n	800d4ea <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d4dc:	f107 0314 	add.w	r3, r7, #20
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	f001 f9c7 	bl	800e874 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d4e6:	2301      	movs	r3, #1
 800d4e8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d4ea:	f002 fa3b 	bl	800f964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d4ee:	f000 fe87 	bl	800e200 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d4f2:	f002 fa07 	bl	800f904 <vPortEnterCritical>
 800d4f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d4fc:	b25b      	sxtb	r3, r3
 800d4fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d502:	d103      	bne.n	800d50c <xQueueGenericSend+0x16c>
 800d504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d506:	2200      	movs	r2, #0
 800d508:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d50c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d50e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d512:	b25b      	sxtb	r3, r3
 800d514:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d518:	d103      	bne.n	800d522 <xQueueGenericSend+0x182>
 800d51a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d51c:	2200      	movs	r2, #0
 800d51e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d522:	f002 fa1f 	bl	800f964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d526:	1d3a      	adds	r2, r7, #4
 800d528:	f107 0314 	add.w	r3, r7, #20
 800d52c:	4611      	mov	r1, r2
 800d52e:	4618      	mov	r0, r3
 800d530:	f001 f9b6 	bl	800e8a0 <xTaskCheckForTimeOut>
 800d534:	4603      	mov	r3, r0
 800d536:	2b00      	cmp	r3, #0
 800d538:	d124      	bne.n	800d584 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d53a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d53c:	f000 fb22 	bl	800db84 <prvIsQueueFull>
 800d540:	4603      	mov	r3, r0
 800d542:	2b00      	cmp	r3, #0
 800d544:	d018      	beq.n	800d578 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d548:	3310      	adds	r3, #16
 800d54a:	687a      	ldr	r2, [r7, #4]
 800d54c:	4611      	mov	r1, r2
 800d54e:	4618      	mov	r0, r3
 800d550:	f001 f8dc 	bl	800e70c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d554:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d556:	f000 faad 	bl	800dab4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d55a:	f000 fe5f 	bl	800e21c <xTaskResumeAll>
 800d55e:	4603      	mov	r3, r0
 800d560:	2b00      	cmp	r3, #0
 800d562:	f47f af7c 	bne.w	800d45e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d566:	4b0c      	ldr	r3, [pc, #48]	; (800d598 <xQueueGenericSend+0x1f8>)
 800d568:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d56c:	601a      	str	r2, [r3, #0]
 800d56e:	f3bf 8f4f 	dsb	sy
 800d572:	f3bf 8f6f 	isb	sy
 800d576:	e772      	b.n	800d45e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d578:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d57a:	f000 fa9b 	bl	800dab4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d57e:	f000 fe4d 	bl	800e21c <xTaskResumeAll>
 800d582:	e76c      	b.n	800d45e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d584:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d586:	f000 fa95 	bl	800dab4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d58a:	f000 fe47 	bl	800e21c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d58e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d590:	4618      	mov	r0, r3
 800d592:	3738      	adds	r7, #56	; 0x38
 800d594:	46bd      	mov	sp, r7
 800d596:	bd80      	pop	{r7, pc}
 800d598:	e000ed04 	.word	0xe000ed04

0800d59c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b090      	sub	sp, #64	; 0x40
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	60f8      	str	r0, [r7, #12]
 800d5a4:	60b9      	str	r1, [r7, #8]
 800d5a6:	607a      	str	r2, [r7, #4]
 800d5a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d5ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d10a      	bne.n	800d5ca <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5b8:	f383 8811 	msr	BASEPRI, r3
 800d5bc:	f3bf 8f6f 	isb	sy
 800d5c0:	f3bf 8f4f 	dsb	sy
 800d5c4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d5c6:	bf00      	nop
 800d5c8:	e7fe      	b.n	800d5c8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d103      	bne.n	800d5d8 <xQueueGenericSendFromISR+0x3c>
 800d5d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d101      	bne.n	800d5dc <xQueueGenericSendFromISR+0x40>
 800d5d8:	2301      	movs	r3, #1
 800d5da:	e000      	b.n	800d5de <xQueueGenericSendFromISR+0x42>
 800d5dc:	2300      	movs	r3, #0
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d10a      	bne.n	800d5f8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d5e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5e6:	f383 8811 	msr	BASEPRI, r3
 800d5ea:	f3bf 8f6f 	isb	sy
 800d5ee:	f3bf 8f4f 	dsb	sy
 800d5f2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d5f4:	bf00      	nop
 800d5f6:	e7fe      	b.n	800d5f6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d5f8:	683b      	ldr	r3, [r7, #0]
 800d5fa:	2b02      	cmp	r3, #2
 800d5fc:	d103      	bne.n	800d606 <xQueueGenericSendFromISR+0x6a>
 800d5fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d602:	2b01      	cmp	r3, #1
 800d604:	d101      	bne.n	800d60a <xQueueGenericSendFromISR+0x6e>
 800d606:	2301      	movs	r3, #1
 800d608:	e000      	b.n	800d60c <xQueueGenericSendFromISR+0x70>
 800d60a:	2300      	movs	r3, #0
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d10a      	bne.n	800d626 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d610:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d614:	f383 8811 	msr	BASEPRI, r3
 800d618:	f3bf 8f6f 	isb	sy
 800d61c:	f3bf 8f4f 	dsb	sy
 800d620:	623b      	str	r3, [r7, #32]
}
 800d622:	bf00      	nop
 800d624:	e7fe      	b.n	800d624 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d626:	f002 fa4f 	bl	800fac8 <vPortValidateInterruptPriority>
	__asm volatile
 800d62a:	f3ef 8211 	mrs	r2, BASEPRI
 800d62e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d632:	f383 8811 	msr	BASEPRI, r3
 800d636:	f3bf 8f6f 	isb	sy
 800d63a:	f3bf 8f4f 	dsb	sy
 800d63e:	61fa      	str	r2, [r7, #28]
 800d640:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800d642:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d644:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d648:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d64a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d64c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d64e:	429a      	cmp	r2, r3
 800d650:	d302      	bcc.n	800d658 <xQueueGenericSendFromISR+0xbc>
 800d652:	683b      	ldr	r3, [r7, #0]
 800d654:	2b02      	cmp	r3, #2
 800d656:	d12f      	bne.n	800d6b8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d65a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d65e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d666:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d668:	683a      	ldr	r2, [r7, #0]
 800d66a:	68b9      	ldr	r1, [r7, #8]
 800d66c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d66e:	f000 f991 	bl	800d994 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d672:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800d676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d67a:	d112      	bne.n	800d6a2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d67c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d67e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d680:	2b00      	cmp	r3, #0
 800d682:	d016      	beq.n	800d6b2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d686:	3324      	adds	r3, #36	; 0x24
 800d688:	4618      	mov	r0, r3
 800d68a:	f001 f88f 	bl	800e7ac <xTaskRemoveFromEventList>
 800d68e:	4603      	mov	r3, r0
 800d690:	2b00      	cmp	r3, #0
 800d692:	d00e      	beq.n	800d6b2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d00b      	beq.n	800d6b2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	2201      	movs	r2, #1
 800d69e:	601a      	str	r2, [r3, #0]
 800d6a0:	e007      	b.n	800d6b2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d6a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d6a6:	3301      	adds	r3, #1
 800d6a8:	b2db      	uxtb	r3, r3
 800d6aa:	b25a      	sxtb	r2, r3
 800d6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d6b2:	2301      	movs	r3, #1
 800d6b4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d6b6:	e001      	b.n	800d6bc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d6bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d6be:	617b      	str	r3, [r7, #20]
	__asm volatile
 800d6c0:	697b      	ldr	r3, [r7, #20]
 800d6c2:	f383 8811 	msr	BASEPRI, r3
}
 800d6c6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d6c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	3740      	adds	r7, #64	; 0x40
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	bd80      	pop	{r7, pc}
	...

0800d6d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b08c      	sub	sp, #48	; 0x30
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	60f8      	str	r0, [r7, #12]
 800d6dc:	60b9      	str	r1, [r7, #8]
 800d6de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d6e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d10a      	bne.n	800d704 <xQueueReceive+0x30>
	__asm volatile
 800d6ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6f2:	f383 8811 	msr	BASEPRI, r3
 800d6f6:	f3bf 8f6f 	isb	sy
 800d6fa:	f3bf 8f4f 	dsb	sy
 800d6fe:	623b      	str	r3, [r7, #32]
}
 800d700:	bf00      	nop
 800d702:	e7fe      	b.n	800d702 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d704:	68bb      	ldr	r3, [r7, #8]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d103      	bne.n	800d712 <xQueueReceive+0x3e>
 800d70a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d70c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d101      	bne.n	800d716 <xQueueReceive+0x42>
 800d712:	2301      	movs	r3, #1
 800d714:	e000      	b.n	800d718 <xQueueReceive+0x44>
 800d716:	2300      	movs	r3, #0
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d10a      	bne.n	800d732 <xQueueReceive+0x5e>
	__asm volatile
 800d71c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d720:	f383 8811 	msr	BASEPRI, r3
 800d724:	f3bf 8f6f 	isb	sy
 800d728:	f3bf 8f4f 	dsb	sy
 800d72c:	61fb      	str	r3, [r7, #28]
}
 800d72e:	bf00      	nop
 800d730:	e7fe      	b.n	800d730 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d732:	f001 fad3 	bl	800ecdc <xTaskGetSchedulerState>
 800d736:	4603      	mov	r3, r0
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d102      	bne.n	800d742 <xQueueReceive+0x6e>
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d101      	bne.n	800d746 <xQueueReceive+0x72>
 800d742:	2301      	movs	r3, #1
 800d744:	e000      	b.n	800d748 <xQueueReceive+0x74>
 800d746:	2300      	movs	r3, #0
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d10a      	bne.n	800d762 <xQueueReceive+0x8e>
	__asm volatile
 800d74c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d750:	f383 8811 	msr	BASEPRI, r3
 800d754:	f3bf 8f6f 	isb	sy
 800d758:	f3bf 8f4f 	dsb	sy
 800d75c:	61bb      	str	r3, [r7, #24]
}
 800d75e:	bf00      	nop
 800d760:	e7fe      	b.n	800d760 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d762:	f002 f8cf 	bl	800f904 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d76a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d76c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d01f      	beq.n	800d7b2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d772:	68b9      	ldr	r1, [r7, #8]
 800d774:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d776:	f000 f977 	bl	800da68 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d77a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d77c:	1e5a      	subs	r2, r3, #1
 800d77e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d780:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d784:	691b      	ldr	r3, [r3, #16]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d00f      	beq.n	800d7aa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d78a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d78c:	3310      	adds	r3, #16
 800d78e:	4618      	mov	r0, r3
 800d790:	f001 f80c 	bl	800e7ac <xTaskRemoveFromEventList>
 800d794:	4603      	mov	r3, r0
 800d796:	2b00      	cmp	r3, #0
 800d798:	d007      	beq.n	800d7aa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d79a:	4b3d      	ldr	r3, [pc, #244]	; (800d890 <xQueueReceive+0x1bc>)
 800d79c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7a0:	601a      	str	r2, [r3, #0]
 800d7a2:	f3bf 8f4f 	dsb	sy
 800d7a6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d7aa:	f002 f8db 	bl	800f964 <vPortExitCritical>
				return pdPASS;
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	e069      	b.n	800d886 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d103      	bne.n	800d7c0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d7b8:	f002 f8d4 	bl	800f964 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d7bc:	2300      	movs	r3, #0
 800d7be:	e062      	b.n	800d886 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d7c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d106      	bne.n	800d7d4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d7c6:	f107 0310 	add.w	r3, r7, #16
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	f001 f852 	bl	800e874 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d7d0:	2301      	movs	r3, #1
 800d7d2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d7d4:	f002 f8c6 	bl	800f964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d7d8:	f000 fd12 	bl	800e200 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d7dc:	f002 f892 	bl	800f904 <vPortEnterCritical>
 800d7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d7e6:	b25b      	sxtb	r3, r3
 800d7e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7ec:	d103      	bne.n	800d7f6 <xQueueReceive+0x122>
 800d7ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d7f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d7fc:	b25b      	sxtb	r3, r3
 800d7fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d802:	d103      	bne.n	800d80c <xQueueReceive+0x138>
 800d804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d806:	2200      	movs	r2, #0
 800d808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d80c:	f002 f8aa 	bl	800f964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d810:	1d3a      	adds	r2, r7, #4
 800d812:	f107 0310 	add.w	r3, r7, #16
 800d816:	4611      	mov	r1, r2
 800d818:	4618      	mov	r0, r3
 800d81a:	f001 f841 	bl	800e8a0 <xTaskCheckForTimeOut>
 800d81e:	4603      	mov	r3, r0
 800d820:	2b00      	cmp	r3, #0
 800d822:	d123      	bne.n	800d86c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d824:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d826:	f000 f997 	bl	800db58 <prvIsQueueEmpty>
 800d82a:	4603      	mov	r3, r0
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d017      	beq.n	800d860 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d832:	3324      	adds	r3, #36	; 0x24
 800d834:	687a      	ldr	r2, [r7, #4]
 800d836:	4611      	mov	r1, r2
 800d838:	4618      	mov	r0, r3
 800d83a:	f000 ff67 	bl	800e70c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d83e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d840:	f000 f938 	bl	800dab4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d844:	f000 fcea 	bl	800e21c <xTaskResumeAll>
 800d848:	4603      	mov	r3, r0
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d189      	bne.n	800d762 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d84e:	4b10      	ldr	r3, [pc, #64]	; (800d890 <xQueueReceive+0x1bc>)
 800d850:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d854:	601a      	str	r2, [r3, #0]
 800d856:	f3bf 8f4f 	dsb	sy
 800d85a:	f3bf 8f6f 	isb	sy
 800d85e:	e780      	b.n	800d762 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d860:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d862:	f000 f927 	bl	800dab4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d866:	f000 fcd9 	bl	800e21c <xTaskResumeAll>
 800d86a:	e77a      	b.n	800d762 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d86c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d86e:	f000 f921 	bl	800dab4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d872:	f000 fcd3 	bl	800e21c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d876:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d878:	f000 f96e 	bl	800db58 <prvIsQueueEmpty>
 800d87c:	4603      	mov	r3, r0
 800d87e:	2b00      	cmp	r3, #0
 800d880:	f43f af6f 	beq.w	800d762 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d884:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d886:	4618      	mov	r0, r3
 800d888:	3730      	adds	r7, #48	; 0x30
 800d88a:	46bd      	mov	sp, r7
 800d88c:	bd80      	pop	{r7, pc}
 800d88e:	bf00      	nop
 800d890:	e000ed04 	.word	0xe000ed04

0800d894 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b08e      	sub	sp, #56	; 0x38
 800d898:	af00      	add	r7, sp, #0
 800d89a:	60f8      	str	r0, [r7, #12]
 800d89c:	60b9      	str	r1, [r7, #8]
 800d89e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d8a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d10a      	bne.n	800d8c0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800d8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ae:	f383 8811 	msr	BASEPRI, r3
 800d8b2:	f3bf 8f6f 	isb	sy
 800d8b6:	f3bf 8f4f 	dsb	sy
 800d8ba:	623b      	str	r3, [r7, #32]
}
 800d8bc:	bf00      	nop
 800d8be:	e7fe      	b.n	800d8be <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d8c0:	68bb      	ldr	r3, [r7, #8]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d103      	bne.n	800d8ce <xQueueReceiveFromISR+0x3a>
 800d8c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d101      	bne.n	800d8d2 <xQueueReceiveFromISR+0x3e>
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	e000      	b.n	800d8d4 <xQueueReceiveFromISR+0x40>
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d10a      	bne.n	800d8ee <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800d8d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8dc:	f383 8811 	msr	BASEPRI, r3
 800d8e0:	f3bf 8f6f 	isb	sy
 800d8e4:	f3bf 8f4f 	dsb	sy
 800d8e8:	61fb      	str	r3, [r7, #28]
}
 800d8ea:	bf00      	nop
 800d8ec:	e7fe      	b.n	800d8ec <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d8ee:	f002 f8eb 	bl	800fac8 <vPortValidateInterruptPriority>
	__asm volatile
 800d8f2:	f3ef 8211 	mrs	r2, BASEPRI
 800d8f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8fa:	f383 8811 	msr	BASEPRI, r3
 800d8fe:	f3bf 8f6f 	isb	sy
 800d902:	f3bf 8f4f 	dsb	sy
 800d906:	61ba      	str	r2, [r7, #24]
 800d908:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d90a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d90c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d90e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d912:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d916:	2b00      	cmp	r3, #0
 800d918:	d02f      	beq.n	800d97a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d91a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d91c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d920:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d924:	68b9      	ldr	r1, [r7, #8]
 800d926:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d928:	f000 f89e 	bl	800da68 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d92c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d92e:	1e5a      	subs	r2, r3, #1
 800d930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d932:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d934:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d93c:	d112      	bne.n	800d964 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d93e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d940:	691b      	ldr	r3, [r3, #16]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d016      	beq.n	800d974 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d948:	3310      	adds	r3, #16
 800d94a:	4618      	mov	r0, r3
 800d94c:	f000 ff2e 	bl	800e7ac <xTaskRemoveFromEventList>
 800d950:	4603      	mov	r3, r0
 800d952:	2b00      	cmp	r3, #0
 800d954:	d00e      	beq.n	800d974 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d00b      	beq.n	800d974 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	2201      	movs	r2, #1
 800d960:	601a      	str	r2, [r3, #0]
 800d962:	e007      	b.n	800d974 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d964:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d968:	3301      	adds	r3, #1
 800d96a:	b2db      	uxtb	r3, r3
 800d96c:	b25a      	sxtb	r2, r3
 800d96e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d970:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800d974:	2301      	movs	r3, #1
 800d976:	637b      	str	r3, [r7, #52]	; 0x34
 800d978:	e001      	b.n	800d97e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800d97a:	2300      	movs	r3, #0
 800d97c:	637b      	str	r3, [r7, #52]	; 0x34
 800d97e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d980:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d982:	693b      	ldr	r3, [r7, #16]
 800d984:	f383 8811 	msr	BASEPRI, r3
}
 800d988:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d98a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d98c:	4618      	mov	r0, r3
 800d98e:	3738      	adds	r7, #56	; 0x38
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}

0800d994 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d994:	b580      	push	{r7, lr}
 800d996:	b086      	sub	sp, #24
 800d998:	af00      	add	r7, sp, #0
 800d99a:	60f8      	str	r0, [r7, #12]
 800d99c:	60b9      	str	r1, [r7, #8]
 800d99e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9a8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d10d      	bne.n	800d9ce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d14d      	bne.n	800da56 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	689b      	ldr	r3, [r3, #8]
 800d9be:	4618      	mov	r0, r3
 800d9c0:	f001 f9aa 	bl	800ed18 <xTaskPriorityDisinherit>
 800d9c4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	609a      	str	r2, [r3, #8]
 800d9cc:	e043      	b.n	800da56 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d119      	bne.n	800da08 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	6858      	ldr	r0, [r3, #4]
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9dc:	461a      	mov	r2, r3
 800d9de:	68b9      	ldr	r1, [r7, #8]
 800d9e0:	f002 ffc0 	bl	8010964 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	685a      	ldr	r2, [r3, #4]
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9ec:	441a      	add	r2, r3
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	685a      	ldr	r2, [r3, #4]
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	689b      	ldr	r3, [r3, #8]
 800d9fa:	429a      	cmp	r2, r3
 800d9fc:	d32b      	bcc.n	800da56 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	681a      	ldr	r2, [r3, #0]
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	605a      	str	r2, [r3, #4]
 800da06:	e026      	b.n	800da56 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	68d8      	ldr	r0, [r3, #12]
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da10:	461a      	mov	r2, r3
 800da12:	68b9      	ldr	r1, [r7, #8]
 800da14:	f002 ffa6 	bl	8010964 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	68da      	ldr	r2, [r3, #12]
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da20:	425b      	negs	r3, r3
 800da22:	441a      	add	r2, r3
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	68da      	ldr	r2, [r3, #12]
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	429a      	cmp	r2, r3
 800da32:	d207      	bcs.n	800da44 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	689a      	ldr	r2, [r3, #8]
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da3c:	425b      	negs	r3, r3
 800da3e:	441a      	add	r2, r3
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	2b02      	cmp	r3, #2
 800da48:	d105      	bne.n	800da56 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800da4a:	693b      	ldr	r3, [r7, #16]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d002      	beq.n	800da56 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800da50:	693b      	ldr	r3, [r7, #16]
 800da52:	3b01      	subs	r3, #1
 800da54:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800da56:	693b      	ldr	r3, [r7, #16]
 800da58:	1c5a      	adds	r2, r3, #1
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800da5e:	697b      	ldr	r3, [r7, #20]
}
 800da60:	4618      	mov	r0, r3
 800da62:	3718      	adds	r7, #24
 800da64:	46bd      	mov	sp, r7
 800da66:	bd80      	pop	{r7, pc}

0800da68 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800da68:	b580      	push	{r7, lr}
 800da6a:	b082      	sub	sp, #8
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	6078      	str	r0, [r7, #4]
 800da70:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da76:	2b00      	cmp	r3, #0
 800da78:	d018      	beq.n	800daac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	68da      	ldr	r2, [r3, #12]
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da82:	441a      	add	r2, r3
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	68da      	ldr	r2, [r3, #12]
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	689b      	ldr	r3, [r3, #8]
 800da90:	429a      	cmp	r2, r3
 800da92:	d303      	bcc.n	800da9c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681a      	ldr	r2, [r3, #0]
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	68d9      	ldr	r1, [r3, #12]
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800daa4:	461a      	mov	r2, r3
 800daa6:	6838      	ldr	r0, [r7, #0]
 800daa8:	f002 ff5c 	bl	8010964 <memcpy>
	}
}
 800daac:	bf00      	nop
 800daae:	3708      	adds	r7, #8
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bd80      	pop	{r7, pc}

0800dab4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dab4:	b580      	push	{r7, lr}
 800dab6:	b084      	sub	sp, #16
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dabc:	f001 ff22 	bl	800f904 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dac6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dac8:	e011      	b.n	800daee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d012      	beq.n	800daf8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	3324      	adds	r3, #36	; 0x24
 800dad6:	4618      	mov	r0, r3
 800dad8:	f000 fe68 	bl	800e7ac <xTaskRemoveFromEventList>
 800dadc:	4603      	mov	r3, r0
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d001      	beq.n	800dae6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dae2:	f000 ff3f 	bl	800e964 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dae6:	7bfb      	ldrb	r3, [r7, #15]
 800dae8:	3b01      	subs	r3, #1
 800daea:	b2db      	uxtb	r3, r3
 800daec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800daee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	dce9      	bgt.n	800daca <prvUnlockQueue+0x16>
 800daf6:	e000      	b.n	800dafa <prvUnlockQueue+0x46>
					break;
 800daf8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	22ff      	movs	r2, #255	; 0xff
 800dafe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800db02:	f001 ff2f 	bl	800f964 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800db06:	f001 fefd 	bl	800f904 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800db10:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800db12:	e011      	b.n	800db38 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	691b      	ldr	r3, [r3, #16]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d012      	beq.n	800db42 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	3310      	adds	r3, #16
 800db20:	4618      	mov	r0, r3
 800db22:	f000 fe43 	bl	800e7ac <xTaskRemoveFromEventList>
 800db26:	4603      	mov	r3, r0
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d001      	beq.n	800db30 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800db2c:	f000 ff1a 	bl	800e964 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800db30:	7bbb      	ldrb	r3, [r7, #14]
 800db32:	3b01      	subs	r3, #1
 800db34:	b2db      	uxtb	r3, r3
 800db36:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800db38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	dce9      	bgt.n	800db14 <prvUnlockQueue+0x60>
 800db40:	e000      	b.n	800db44 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800db42:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	22ff      	movs	r2, #255	; 0xff
 800db48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800db4c:	f001 ff0a 	bl	800f964 <vPortExitCritical>
}
 800db50:	bf00      	nop
 800db52:	3710      	adds	r7, #16
 800db54:	46bd      	mov	sp, r7
 800db56:	bd80      	pop	{r7, pc}

0800db58 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800db58:	b580      	push	{r7, lr}
 800db5a:	b084      	sub	sp, #16
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800db60:	f001 fed0 	bl	800f904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d102      	bne.n	800db72 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800db6c:	2301      	movs	r3, #1
 800db6e:	60fb      	str	r3, [r7, #12]
 800db70:	e001      	b.n	800db76 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800db72:	2300      	movs	r3, #0
 800db74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800db76:	f001 fef5 	bl	800f964 <vPortExitCritical>

	return xReturn;
 800db7a:	68fb      	ldr	r3, [r7, #12]
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	3710      	adds	r7, #16
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}

0800db84 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b084      	sub	sp, #16
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800db8c:	f001 feba 	bl	800f904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db98:	429a      	cmp	r2, r3
 800db9a:	d102      	bne.n	800dba2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800db9c:	2301      	movs	r3, #1
 800db9e:	60fb      	str	r3, [r7, #12]
 800dba0:	e001      	b.n	800dba6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800dba2:	2300      	movs	r3, #0
 800dba4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dba6:	f001 fedd 	bl	800f964 <vPortExitCritical>

	return xReturn;
 800dbaa:	68fb      	ldr	r3, [r7, #12]
}
 800dbac:	4618      	mov	r0, r3
 800dbae:	3710      	adds	r7, #16
 800dbb0:	46bd      	mov	sp, r7
 800dbb2:	bd80      	pop	{r7, pc}

0800dbb4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800dbb4:	b480      	push	{r7}
 800dbb6:	b085      	sub	sp, #20
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	6078      	str	r0, [r7, #4]
 800dbbc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	60fb      	str	r3, [r7, #12]
 800dbc2:	e014      	b.n	800dbee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800dbc4:	4a0f      	ldr	r2, [pc, #60]	; (800dc04 <vQueueAddToRegistry+0x50>)
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d10b      	bne.n	800dbe8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800dbd0:	490c      	ldr	r1, [pc, #48]	; (800dc04 <vQueueAddToRegistry+0x50>)
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	683a      	ldr	r2, [r7, #0]
 800dbd6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800dbda:	4a0a      	ldr	r2, [pc, #40]	; (800dc04 <vQueueAddToRegistry+0x50>)
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	00db      	lsls	r3, r3, #3
 800dbe0:	4413      	add	r3, r2
 800dbe2:	687a      	ldr	r2, [r7, #4]
 800dbe4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800dbe6:	e006      	b.n	800dbf6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	3301      	adds	r3, #1
 800dbec:	60fb      	str	r3, [r7, #12]
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	2b07      	cmp	r3, #7
 800dbf2:	d9e7      	bls.n	800dbc4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800dbf4:	bf00      	nop
 800dbf6:	bf00      	nop
 800dbf8:	3714      	adds	r7, #20
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc00:	4770      	bx	lr
 800dc02:	bf00      	nop
 800dc04:	20001ca8 	.word	0x20001ca8

0800dc08 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b086      	sub	sp, #24
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	60f8      	str	r0, [r7, #12]
 800dc10:	60b9      	str	r1, [r7, #8]
 800dc12:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800dc18:	f001 fe74 	bl	800f904 <vPortEnterCritical>
 800dc1c:	697b      	ldr	r3, [r7, #20]
 800dc1e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dc22:	b25b      	sxtb	r3, r3
 800dc24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc28:	d103      	bne.n	800dc32 <vQueueWaitForMessageRestricted+0x2a>
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dc32:	697b      	ldr	r3, [r7, #20]
 800dc34:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dc38:	b25b      	sxtb	r3, r3
 800dc3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc3e:	d103      	bne.n	800dc48 <vQueueWaitForMessageRestricted+0x40>
 800dc40:	697b      	ldr	r3, [r7, #20]
 800dc42:	2200      	movs	r2, #0
 800dc44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dc48:	f001 fe8c 	bl	800f964 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800dc4c:	697b      	ldr	r3, [r7, #20]
 800dc4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d106      	bne.n	800dc62 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800dc54:	697b      	ldr	r3, [r7, #20]
 800dc56:	3324      	adds	r3, #36	; 0x24
 800dc58:	687a      	ldr	r2, [r7, #4]
 800dc5a:	68b9      	ldr	r1, [r7, #8]
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	f000 fd79 	bl	800e754 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800dc62:	6978      	ldr	r0, [r7, #20]
 800dc64:	f7ff ff26 	bl	800dab4 <prvUnlockQueue>
	}
 800dc68:	bf00      	nop
 800dc6a:	3718      	adds	r7, #24
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	bd80      	pop	{r7, pc}

0800dc70 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b08e      	sub	sp, #56	; 0x38
 800dc74:	af04      	add	r7, sp, #16
 800dc76:	60f8      	str	r0, [r7, #12]
 800dc78:	60b9      	str	r1, [r7, #8]
 800dc7a:	607a      	str	r2, [r7, #4]
 800dc7c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dc7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d10a      	bne.n	800dc9a <xTaskCreateStatic+0x2a>
	__asm volatile
 800dc84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc88:	f383 8811 	msr	BASEPRI, r3
 800dc8c:	f3bf 8f6f 	isb	sy
 800dc90:	f3bf 8f4f 	dsb	sy
 800dc94:	623b      	str	r3, [r7, #32]
}
 800dc96:	bf00      	nop
 800dc98:	e7fe      	b.n	800dc98 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dc9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d10a      	bne.n	800dcb6 <xTaskCreateStatic+0x46>
	__asm volatile
 800dca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dca4:	f383 8811 	msr	BASEPRI, r3
 800dca8:	f3bf 8f6f 	isb	sy
 800dcac:	f3bf 8f4f 	dsb	sy
 800dcb0:	61fb      	str	r3, [r7, #28]
}
 800dcb2:	bf00      	nop
 800dcb4:	e7fe      	b.n	800dcb4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dcb6:	23c0      	movs	r3, #192	; 0xc0
 800dcb8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dcba:	693b      	ldr	r3, [r7, #16]
 800dcbc:	2bc0      	cmp	r3, #192	; 0xc0
 800dcbe:	d00a      	beq.n	800dcd6 <xTaskCreateStatic+0x66>
	__asm volatile
 800dcc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcc4:	f383 8811 	msr	BASEPRI, r3
 800dcc8:	f3bf 8f6f 	isb	sy
 800dccc:	f3bf 8f4f 	dsb	sy
 800dcd0:	61bb      	str	r3, [r7, #24]
}
 800dcd2:	bf00      	nop
 800dcd4:	e7fe      	b.n	800dcd4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800dcd6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800dcd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d01e      	beq.n	800dd1c <xTaskCreateStatic+0xac>
 800dcde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d01b      	beq.n	800dd1c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800dce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dce6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800dce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dcec:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800dcee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcf0:	2202      	movs	r2, #2
 800dcf2:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	9303      	str	r3, [sp, #12]
 800dcfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcfc:	9302      	str	r3, [sp, #8]
 800dcfe:	f107 0314 	add.w	r3, r7, #20
 800dd02:	9301      	str	r3, [sp, #4]
 800dd04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd06:	9300      	str	r3, [sp, #0]
 800dd08:	683b      	ldr	r3, [r7, #0]
 800dd0a:	687a      	ldr	r2, [r7, #4]
 800dd0c:	68b9      	ldr	r1, [r7, #8]
 800dd0e:	68f8      	ldr	r0, [r7, #12]
 800dd10:	f000 f850 	bl	800ddb4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dd14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dd16:	f000 f8f7 	bl	800df08 <prvAddNewTaskToReadyList>
 800dd1a:	e001      	b.n	800dd20 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800dd20:	697b      	ldr	r3, [r7, #20]
	}
 800dd22:	4618      	mov	r0, r3
 800dd24:	3728      	adds	r7, #40	; 0x28
 800dd26:	46bd      	mov	sp, r7
 800dd28:	bd80      	pop	{r7, pc}

0800dd2a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800dd2a:	b580      	push	{r7, lr}
 800dd2c:	b08c      	sub	sp, #48	; 0x30
 800dd2e:	af04      	add	r7, sp, #16
 800dd30:	60f8      	str	r0, [r7, #12]
 800dd32:	60b9      	str	r1, [r7, #8]
 800dd34:	603b      	str	r3, [r7, #0]
 800dd36:	4613      	mov	r3, r2
 800dd38:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800dd3a:	88fb      	ldrh	r3, [r7, #6]
 800dd3c:	009b      	lsls	r3, r3, #2
 800dd3e:	4618      	mov	r0, r3
 800dd40:	f001 ff02 	bl	800fb48 <pvPortMalloc>
 800dd44:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800dd46:	697b      	ldr	r3, [r7, #20]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d00e      	beq.n	800dd6a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800dd4c:	20c0      	movs	r0, #192	; 0xc0
 800dd4e:	f001 fefb 	bl	800fb48 <pvPortMalloc>
 800dd52:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800dd54:	69fb      	ldr	r3, [r7, #28]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d003      	beq.n	800dd62 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800dd5a:	69fb      	ldr	r3, [r7, #28]
 800dd5c:	697a      	ldr	r2, [r7, #20]
 800dd5e:	631a      	str	r2, [r3, #48]	; 0x30
 800dd60:	e005      	b.n	800dd6e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800dd62:	6978      	ldr	r0, [r7, #20]
 800dd64:	f001 ffbc 	bl	800fce0 <vPortFree>
 800dd68:	e001      	b.n	800dd6e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800dd6e:	69fb      	ldr	r3, [r7, #28]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d017      	beq.n	800dda4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800dd74:	69fb      	ldr	r3, [r7, #28]
 800dd76:	2200      	movs	r2, #0
 800dd78:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dd7c:	88fa      	ldrh	r2, [r7, #6]
 800dd7e:	2300      	movs	r3, #0
 800dd80:	9303      	str	r3, [sp, #12]
 800dd82:	69fb      	ldr	r3, [r7, #28]
 800dd84:	9302      	str	r3, [sp, #8]
 800dd86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd88:	9301      	str	r3, [sp, #4]
 800dd8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd8c:	9300      	str	r3, [sp, #0]
 800dd8e:	683b      	ldr	r3, [r7, #0]
 800dd90:	68b9      	ldr	r1, [r7, #8]
 800dd92:	68f8      	ldr	r0, [r7, #12]
 800dd94:	f000 f80e 	bl	800ddb4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dd98:	69f8      	ldr	r0, [r7, #28]
 800dd9a:	f000 f8b5 	bl	800df08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800dd9e:	2301      	movs	r3, #1
 800dda0:	61bb      	str	r3, [r7, #24]
 800dda2:	e002      	b.n	800ddaa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800dda4:	f04f 33ff 	mov.w	r3, #4294967295
 800dda8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ddaa:	69bb      	ldr	r3, [r7, #24]
	}
 800ddac:	4618      	mov	r0, r3
 800ddae:	3720      	adds	r7, #32
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	bd80      	pop	{r7, pc}

0800ddb4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	b088      	sub	sp, #32
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	60f8      	str	r0, [r7, #12]
 800ddbc:	60b9      	str	r1, [r7, #8]
 800ddbe:	607a      	str	r2, [r7, #4]
 800ddc0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ddc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddc4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	009b      	lsls	r3, r3, #2
 800ddca:	461a      	mov	r2, r3
 800ddcc:	21a5      	movs	r1, #165	; 0xa5
 800ddce:	f002 fdd7 	bl	8010980 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ddd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800dddc:	3b01      	subs	r3, #1
 800ddde:	009b      	lsls	r3, r3, #2
 800dde0:	4413      	add	r3, r2
 800dde2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800dde4:	69bb      	ldr	r3, [r7, #24]
 800dde6:	f023 0307 	bic.w	r3, r3, #7
 800ddea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ddec:	69bb      	ldr	r3, [r7, #24]
 800ddee:	f003 0307 	and.w	r3, r3, #7
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d00a      	beq.n	800de0c <prvInitialiseNewTask+0x58>
	__asm volatile
 800ddf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddfa:	f383 8811 	msr	BASEPRI, r3
 800ddfe:	f3bf 8f6f 	isb	sy
 800de02:	f3bf 8f4f 	dsb	sy
 800de06:	617b      	str	r3, [r7, #20]
}
 800de08:	bf00      	nop
 800de0a:	e7fe      	b.n	800de0a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800de0c:	68bb      	ldr	r3, [r7, #8]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d01f      	beq.n	800de52 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800de12:	2300      	movs	r3, #0
 800de14:	61fb      	str	r3, [r7, #28]
 800de16:	e012      	b.n	800de3e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800de18:	68ba      	ldr	r2, [r7, #8]
 800de1a:	69fb      	ldr	r3, [r7, #28]
 800de1c:	4413      	add	r3, r2
 800de1e:	7819      	ldrb	r1, [r3, #0]
 800de20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de22:	69fb      	ldr	r3, [r7, #28]
 800de24:	4413      	add	r3, r2
 800de26:	3334      	adds	r3, #52	; 0x34
 800de28:	460a      	mov	r2, r1
 800de2a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800de2c:	68ba      	ldr	r2, [r7, #8]
 800de2e:	69fb      	ldr	r3, [r7, #28]
 800de30:	4413      	add	r3, r2
 800de32:	781b      	ldrb	r3, [r3, #0]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d006      	beq.n	800de46 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800de38:	69fb      	ldr	r3, [r7, #28]
 800de3a:	3301      	adds	r3, #1
 800de3c:	61fb      	str	r3, [r7, #28]
 800de3e:	69fb      	ldr	r3, [r7, #28]
 800de40:	2b0f      	cmp	r3, #15
 800de42:	d9e9      	bls.n	800de18 <prvInitialiseNewTask+0x64>
 800de44:	e000      	b.n	800de48 <prvInitialiseNewTask+0x94>
			{
				break;
 800de46:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800de48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de4a:	2200      	movs	r2, #0
 800de4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800de50:	e003      	b.n	800de5a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800de52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de54:	2200      	movs	r2, #0
 800de56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800de5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de5c:	2b37      	cmp	r3, #55	; 0x37
 800de5e:	d901      	bls.n	800de64 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800de60:	2337      	movs	r3, #55	; 0x37
 800de62:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800de64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de68:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800de6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de6e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800de70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de72:	2200      	movs	r2, #0
 800de74:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800de76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de78:	3304      	adds	r3, #4
 800de7a:	4618      	mov	r0, r3
 800de7c:	f7ff f8be 	bl	800cffc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800de80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de82:	3318      	adds	r3, #24
 800de84:	4618      	mov	r0, r3
 800de86:	f7ff f8b9 	bl	800cffc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800de8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de8e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de92:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800de96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de98:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800de9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800de9e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800dea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dea2:	2200      	movs	r2, #0
 800dea4:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800dea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dea8:	2200      	movs	r2, #0
 800deaa:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800deae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deb0:	2200      	movs	r2, #0
 800deb2:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800deb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deb8:	3358      	adds	r3, #88	; 0x58
 800deba:	2260      	movs	r2, #96	; 0x60
 800debc:	2100      	movs	r1, #0
 800debe:	4618      	mov	r0, r3
 800dec0:	f002 fd5e 	bl	8010980 <memset>
 800dec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dec6:	4a0d      	ldr	r2, [pc, #52]	; (800defc <prvInitialiseNewTask+0x148>)
 800dec8:	65da      	str	r2, [r3, #92]	; 0x5c
 800deca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800decc:	4a0c      	ldr	r2, [pc, #48]	; (800df00 <prvInitialiseNewTask+0x14c>)
 800dece:	661a      	str	r2, [r3, #96]	; 0x60
 800ded0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ded2:	4a0c      	ldr	r2, [pc, #48]	; (800df04 <prvInitialiseNewTask+0x150>)
 800ded4:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ded6:	683a      	ldr	r2, [r7, #0]
 800ded8:	68f9      	ldr	r1, [r7, #12]
 800deda:	69b8      	ldr	r0, [r7, #24]
 800dedc:	f001 fbe8 	bl	800f6b0 <pxPortInitialiseStack>
 800dee0:	4602      	mov	r2, r0
 800dee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dee4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800dee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d002      	beq.n	800def2 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800deec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800def0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800def2:	bf00      	nop
 800def4:	3720      	adds	r7, #32
 800def6:	46bd      	mov	sp, r7
 800def8:	bd80      	pop	{r7, pc}
 800defa:	bf00      	nop
 800defc:	08013918 	.word	0x08013918
 800df00:	08013938 	.word	0x08013938
 800df04:	080138f8 	.word	0x080138f8

0800df08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800df08:	b580      	push	{r7, lr}
 800df0a:	b082      	sub	sp, #8
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800df10:	f001 fcf8 	bl	800f904 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800df14:	4b2d      	ldr	r3, [pc, #180]	; (800dfcc <prvAddNewTaskToReadyList+0xc4>)
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	3301      	adds	r3, #1
 800df1a:	4a2c      	ldr	r2, [pc, #176]	; (800dfcc <prvAddNewTaskToReadyList+0xc4>)
 800df1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800df1e:	4b2c      	ldr	r3, [pc, #176]	; (800dfd0 <prvAddNewTaskToReadyList+0xc8>)
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	2b00      	cmp	r3, #0
 800df24:	d109      	bne.n	800df3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800df26:	4a2a      	ldr	r2, [pc, #168]	; (800dfd0 <prvAddNewTaskToReadyList+0xc8>)
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800df2c:	4b27      	ldr	r3, [pc, #156]	; (800dfcc <prvAddNewTaskToReadyList+0xc4>)
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	2b01      	cmp	r3, #1
 800df32:	d110      	bne.n	800df56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800df34:	f000 fd3c 	bl	800e9b0 <prvInitialiseTaskLists>
 800df38:	e00d      	b.n	800df56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800df3a:	4b26      	ldr	r3, [pc, #152]	; (800dfd4 <prvAddNewTaskToReadyList+0xcc>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d109      	bne.n	800df56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800df42:	4b23      	ldr	r3, [pc, #140]	; (800dfd0 <prvAddNewTaskToReadyList+0xc8>)
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df4c:	429a      	cmp	r2, r3
 800df4e:	d802      	bhi.n	800df56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800df50:	4a1f      	ldr	r2, [pc, #124]	; (800dfd0 <prvAddNewTaskToReadyList+0xc8>)
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800df56:	4b20      	ldr	r3, [pc, #128]	; (800dfd8 <prvAddNewTaskToReadyList+0xd0>)
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	3301      	adds	r3, #1
 800df5c:	4a1e      	ldr	r2, [pc, #120]	; (800dfd8 <prvAddNewTaskToReadyList+0xd0>)
 800df5e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800df60:	4b1d      	ldr	r3, [pc, #116]	; (800dfd8 <prvAddNewTaskToReadyList+0xd0>)
 800df62:	681a      	ldr	r2, [r3, #0]
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df6c:	4b1b      	ldr	r3, [pc, #108]	; (800dfdc <prvAddNewTaskToReadyList+0xd4>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	429a      	cmp	r2, r3
 800df72:	d903      	bls.n	800df7c <prvAddNewTaskToReadyList+0x74>
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df78:	4a18      	ldr	r2, [pc, #96]	; (800dfdc <prvAddNewTaskToReadyList+0xd4>)
 800df7a:	6013      	str	r3, [r2, #0]
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df80:	4613      	mov	r3, r2
 800df82:	009b      	lsls	r3, r3, #2
 800df84:	4413      	add	r3, r2
 800df86:	009b      	lsls	r3, r3, #2
 800df88:	4a15      	ldr	r2, [pc, #84]	; (800dfe0 <prvAddNewTaskToReadyList+0xd8>)
 800df8a:	441a      	add	r2, r3
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	3304      	adds	r3, #4
 800df90:	4619      	mov	r1, r3
 800df92:	4610      	mov	r0, r2
 800df94:	f7ff f83f 	bl	800d016 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800df98:	f001 fce4 	bl	800f964 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800df9c:	4b0d      	ldr	r3, [pc, #52]	; (800dfd4 <prvAddNewTaskToReadyList+0xcc>)
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d00e      	beq.n	800dfc2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800dfa4:	4b0a      	ldr	r3, [pc, #40]	; (800dfd0 <prvAddNewTaskToReadyList+0xc8>)
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfae:	429a      	cmp	r2, r3
 800dfb0:	d207      	bcs.n	800dfc2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800dfb2:	4b0c      	ldr	r3, [pc, #48]	; (800dfe4 <prvAddNewTaskToReadyList+0xdc>)
 800dfb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dfb8:	601a      	str	r2, [r3, #0]
 800dfba:	f3bf 8f4f 	dsb	sy
 800dfbe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dfc2:	bf00      	nop
 800dfc4:	3708      	adds	r7, #8
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	bd80      	pop	{r7, pc}
 800dfca:	bf00      	nop
 800dfcc:	200021bc 	.word	0x200021bc
 800dfd0:	20001ce8 	.word	0x20001ce8
 800dfd4:	200021c8 	.word	0x200021c8
 800dfd8:	200021d8 	.word	0x200021d8
 800dfdc:	200021c4 	.word	0x200021c4
 800dfe0:	20001cec 	.word	0x20001cec
 800dfe4:	e000ed04 	.word	0xe000ed04

0800dfe8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b084      	sub	sp, #16
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dff0:	2300      	movs	r3, #0
 800dff2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d017      	beq.n	800e02a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800dffa:	4b13      	ldr	r3, [pc, #76]	; (800e048 <vTaskDelay+0x60>)
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d00a      	beq.n	800e018 <vTaskDelay+0x30>
	__asm volatile
 800e002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e006:	f383 8811 	msr	BASEPRI, r3
 800e00a:	f3bf 8f6f 	isb	sy
 800e00e:	f3bf 8f4f 	dsb	sy
 800e012:	60bb      	str	r3, [r7, #8]
}
 800e014:	bf00      	nop
 800e016:	e7fe      	b.n	800e016 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e018:	f000 f8f2 	bl	800e200 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e01c:	2100      	movs	r1, #0
 800e01e:	6878      	ldr	r0, [r7, #4]
 800e020:	f000 ffa4 	bl	800ef6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e024:	f000 f8fa 	bl	800e21c <xTaskResumeAll>
 800e028:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d107      	bne.n	800e040 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800e030:	4b06      	ldr	r3, [pc, #24]	; (800e04c <vTaskDelay+0x64>)
 800e032:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e036:	601a      	str	r2, [r3, #0]
 800e038:	f3bf 8f4f 	dsb	sy
 800e03c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e040:	bf00      	nop
 800e042:	3710      	adds	r7, #16
 800e044:	46bd      	mov	sp, r7
 800e046:	bd80      	pop	{r7, pc}
 800e048:	200021e4 	.word	0x200021e4
 800e04c:	e000ed04 	.word	0xe000ed04

0800e050 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800e050:	b580      	push	{r7, lr}
 800e052:	b088      	sub	sp, #32
 800e054:	af00      	add	r7, sp, #0
 800e056:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800e05c:	69bb      	ldr	r3, [r7, #24]
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d10a      	bne.n	800e078 <eTaskGetState+0x28>
	__asm volatile
 800e062:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e066:	f383 8811 	msr	BASEPRI, r3
 800e06a:	f3bf 8f6f 	isb	sy
 800e06e:	f3bf 8f4f 	dsb	sy
 800e072:	60bb      	str	r3, [r7, #8]
}
 800e074:	bf00      	nop
 800e076:	e7fe      	b.n	800e076 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800e078:	4b23      	ldr	r3, [pc, #140]	; (800e108 <eTaskGetState+0xb8>)
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	69ba      	ldr	r2, [r7, #24]
 800e07e:	429a      	cmp	r2, r3
 800e080:	d102      	bne.n	800e088 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800e082:	2300      	movs	r3, #0
 800e084:	77fb      	strb	r3, [r7, #31]
 800e086:	e03a      	b.n	800e0fe <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 800e088:	f001 fc3c 	bl	800f904 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800e08c:	69bb      	ldr	r3, [r7, #24]
 800e08e:	695b      	ldr	r3, [r3, #20]
 800e090:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800e092:	4b1e      	ldr	r3, [pc, #120]	; (800e10c <eTaskGetState+0xbc>)
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800e098:	4b1d      	ldr	r3, [pc, #116]	; (800e110 <eTaskGetState+0xc0>)
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800e09e:	f001 fc61 	bl	800f964 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800e0a2:	697a      	ldr	r2, [r7, #20]
 800e0a4:	693b      	ldr	r3, [r7, #16]
 800e0a6:	429a      	cmp	r2, r3
 800e0a8:	d003      	beq.n	800e0b2 <eTaskGetState+0x62>
 800e0aa:	697a      	ldr	r2, [r7, #20]
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	429a      	cmp	r2, r3
 800e0b0:	d102      	bne.n	800e0b8 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800e0b2:	2302      	movs	r3, #2
 800e0b4:	77fb      	strb	r3, [r7, #31]
 800e0b6:	e022      	b.n	800e0fe <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800e0b8:	697b      	ldr	r3, [r7, #20]
 800e0ba:	4a16      	ldr	r2, [pc, #88]	; (800e114 <eTaskGetState+0xc4>)
 800e0bc:	4293      	cmp	r3, r2
 800e0be:	d112      	bne.n	800e0e6 <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800e0c0:	69bb      	ldr	r3, [r7, #24]
 800e0c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d10b      	bne.n	800e0e0 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800e0c8:	69bb      	ldr	r3, [r7, #24]
 800e0ca:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800e0ce:	b2db      	uxtb	r3, r3
 800e0d0:	2b01      	cmp	r3, #1
 800e0d2:	d102      	bne.n	800e0da <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 800e0d4:	2302      	movs	r3, #2
 800e0d6:	77fb      	strb	r3, [r7, #31]
 800e0d8:	e011      	b.n	800e0fe <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 800e0da:	2303      	movs	r3, #3
 800e0dc:	77fb      	strb	r3, [r7, #31]
 800e0de:	e00e      	b.n	800e0fe <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800e0e0:	2302      	movs	r3, #2
 800e0e2:	77fb      	strb	r3, [r7, #31]
 800e0e4:	e00b      	b.n	800e0fe <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800e0e6:	697b      	ldr	r3, [r7, #20]
 800e0e8:	4a0b      	ldr	r2, [pc, #44]	; (800e118 <eTaskGetState+0xc8>)
 800e0ea:	4293      	cmp	r3, r2
 800e0ec:	d002      	beq.n	800e0f4 <eTaskGetState+0xa4>
 800e0ee:	697b      	ldr	r3, [r7, #20]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d102      	bne.n	800e0fa <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800e0f4:	2304      	movs	r3, #4
 800e0f6:	77fb      	strb	r3, [r7, #31]
 800e0f8:	e001      	b.n	800e0fe <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800e0fa:	2301      	movs	r3, #1
 800e0fc:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800e0fe:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800e100:	4618      	mov	r0, r3
 800e102:	3720      	adds	r7, #32
 800e104:	46bd      	mov	sp, r7
 800e106:	bd80      	pop	{r7, pc}
 800e108:	20001ce8 	.word	0x20001ce8
 800e10c:	20002174 	.word	0x20002174
 800e110:	20002178 	.word	0x20002178
 800e114:	200021a8 	.word	0x200021a8
 800e118:	20002190 	.word	0x20002190

0800e11c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b08a      	sub	sp, #40	; 0x28
 800e120:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e122:	2300      	movs	r3, #0
 800e124:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e126:	2300      	movs	r3, #0
 800e128:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e12a:	463a      	mov	r2, r7
 800e12c:	1d39      	adds	r1, r7, #4
 800e12e:	f107 0308 	add.w	r3, r7, #8
 800e132:	4618      	mov	r0, r3
 800e134:	f7fe ff0e 	bl	800cf54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e138:	6839      	ldr	r1, [r7, #0]
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	68ba      	ldr	r2, [r7, #8]
 800e13e:	9202      	str	r2, [sp, #8]
 800e140:	9301      	str	r3, [sp, #4]
 800e142:	2300      	movs	r3, #0
 800e144:	9300      	str	r3, [sp, #0]
 800e146:	2300      	movs	r3, #0
 800e148:	460a      	mov	r2, r1
 800e14a:	4925      	ldr	r1, [pc, #148]	; (800e1e0 <vTaskStartScheduler+0xc4>)
 800e14c:	4825      	ldr	r0, [pc, #148]	; (800e1e4 <vTaskStartScheduler+0xc8>)
 800e14e:	f7ff fd8f 	bl	800dc70 <xTaskCreateStatic>
 800e152:	4603      	mov	r3, r0
 800e154:	4a24      	ldr	r2, [pc, #144]	; (800e1e8 <vTaskStartScheduler+0xcc>)
 800e156:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e158:	4b23      	ldr	r3, [pc, #140]	; (800e1e8 <vTaskStartScheduler+0xcc>)
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d002      	beq.n	800e166 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e160:	2301      	movs	r3, #1
 800e162:	617b      	str	r3, [r7, #20]
 800e164:	e001      	b.n	800e16a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e166:	2300      	movs	r3, #0
 800e168:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e16a:	697b      	ldr	r3, [r7, #20]
 800e16c:	2b01      	cmp	r3, #1
 800e16e:	d102      	bne.n	800e176 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e170:	f000 ff50 	bl	800f014 <xTimerCreateTimerTask>
 800e174:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e176:	697b      	ldr	r3, [r7, #20]
 800e178:	2b01      	cmp	r3, #1
 800e17a:	d11d      	bne.n	800e1b8 <vTaskStartScheduler+0x9c>
	__asm volatile
 800e17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e180:	f383 8811 	msr	BASEPRI, r3
 800e184:	f3bf 8f6f 	isb	sy
 800e188:	f3bf 8f4f 	dsb	sy
 800e18c:	613b      	str	r3, [r7, #16]
}
 800e18e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e190:	4b16      	ldr	r3, [pc, #88]	; (800e1ec <vTaskStartScheduler+0xd0>)
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	3358      	adds	r3, #88	; 0x58
 800e196:	4a16      	ldr	r2, [pc, #88]	; (800e1f0 <vTaskStartScheduler+0xd4>)
 800e198:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e19a:	4b16      	ldr	r3, [pc, #88]	; (800e1f4 <vTaskStartScheduler+0xd8>)
 800e19c:	f04f 32ff 	mov.w	r2, #4294967295
 800e1a0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e1a2:	4b15      	ldr	r3, [pc, #84]	; (800e1f8 <vTaskStartScheduler+0xdc>)
 800e1a4:	2201      	movs	r2, #1
 800e1a6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e1a8:	4b14      	ldr	r3, [pc, #80]	; (800e1fc <vTaskStartScheduler+0xe0>)
 800e1aa:	2200      	movs	r2, #0
 800e1ac:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800e1ae:	f7f3 faa5 	bl	80016fc <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e1b2:	f001 fb05 	bl	800f7c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e1b6:	e00e      	b.n	800e1d6 <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e1b8:	697b      	ldr	r3, [r7, #20]
 800e1ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1be:	d10a      	bne.n	800e1d6 <vTaskStartScheduler+0xba>
	__asm volatile
 800e1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1c4:	f383 8811 	msr	BASEPRI, r3
 800e1c8:	f3bf 8f6f 	isb	sy
 800e1cc:	f3bf 8f4f 	dsb	sy
 800e1d0:	60fb      	str	r3, [r7, #12]
}
 800e1d2:	bf00      	nop
 800e1d4:	e7fe      	b.n	800e1d4 <vTaskStartScheduler+0xb8>
}
 800e1d6:	bf00      	nop
 800e1d8:	3718      	adds	r7, #24
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	bd80      	pop	{r7, pc}
 800e1de:	bf00      	nop
 800e1e0:	08011694 	.word	0x08011694
 800e1e4:	0800e97d 	.word	0x0800e97d
 800e1e8:	200021e0 	.word	0x200021e0
 800e1ec:	20001ce8 	.word	0x20001ce8
 800e1f0:	2000018c 	.word	0x2000018c
 800e1f4:	200021dc 	.word	0x200021dc
 800e1f8:	200021c8 	.word	0x200021c8
 800e1fc:	200021c0 	.word	0x200021c0

0800e200 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e200:	b480      	push	{r7}
 800e202:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e204:	4b04      	ldr	r3, [pc, #16]	; (800e218 <vTaskSuspendAll+0x18>)
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	3301      	adds	r3, #1
 800e20a:	4a03      	ldr	r2, [pc, #12]	; (800e218 <vTaskSuspendAll+0x18>)
 800e20c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e20e:	bf00      	nop
 800e210:	46bd      	mov	sp, r7
 800e212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e216:	4770      	bx	lr
 800e218:	200021e4 	.word	0x200021e4

0800e21c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b084      	sub	sp, #16
 800e220:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e222:	2300      	movs	r3, #0
 800e224:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e226:	2300      	movs	r3, #0
 800e228:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e22a:	4b42      	ldr	r3, [pc, #264]	; (800e334 <xTaskResumeAll+0x118>)
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d10a      	bne.n	800e248 <xTaskResumeAll+0x2c>
	__asm volatile
 800e232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e236:	f383 8811 	msr	BASEPRI, r3
 800e23a:	f3bf 8f6f 	isb	sy
 800e23e:	f3bf 8f4f 	dsb	sy
 800e242:	603b      	str	r3, [r7, #0]
}
 800e244:	bf00      	nop
 800e246:	e7fe      	b.n	800e246 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e248:	f001 fb5c 	bl	800f904 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e24c:	4b39      	ldr	r3, [pc, #228]	; (800e334 <xTaskResumeAll+0x118>)
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	3b01      	subs	r3, #1
 800e252:	4a38      	ldr	r2, [pc, #224]	; (800e334 <xTaskResumeAll+0x118>)
 800e254:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e256:	4b37      	ldr	r3, [pc, #220]	; (800e334 <xTaskResumeAll+0x118>)
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d162      	bne.n	800e324 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e25e:	4b36      	ldr	r3, [pc, #216]	; (800e338 <xTaskResumeAll+0x11c>)
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d05e      	beq.n	800e324 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e266:	e02f      	b.n	800e2c8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e268:	4b34      	ldr	r3, [pc, #208]	; (800e33c <xTaskResumeAll+0x120>)
 800e26a:	68db      	ldr	r3, [r3, #12]
 800e26c:	68db      	ldr	r3, [r3, #12]
 800e26e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	3318      	adds	r3, #24
 800e274:	4618      	mov	r0, r3
 800e276:	f7fe ff2b 	bl	800d0d0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	3304      	adds	r3, #4
 800e27e:	4618      	mov	r0, r3
 800e280:	f7fe ff26 	bl	800d0d0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e288:	4b2d      	ldr	r3, [pc, #180]	; (800e340 <xTaskResumeAll+0x124>)
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	429a      	cmp	r2, r3
 800e28e:	d903      	bls.n	800e298 <xTaskResumeAll+0x7c>
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e294:	4a2a      	ldr	r2, [pc, #168]	; (800e340 <xTaskResumeAll+0x124>)
 800e296:	6013      	str	r3, [r2, #0]
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e29c:	4613      	mov	r3, r2
 800e29e:	009b      	lsls	r3, r3, #2
 800e2a0:	4413      	add	r3, r2
 800e2a2:	009b      	lsls	r3, r3, #2
 800e2a4:	4a27      	ldr	r2, [pc, #156]	; (800e344 <xTaskResumeAll+0x128>)
 800e2a6:	441a      	add	r2, r3
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	3304      	adds	r3, #4
 800e2ac:	4619      	mov	r1, r3
 800e2ae:	4610      	mov	r0, r2
 800e2b0:	f7fe feb1 	bl	800d016 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e2b8:	4b23      	ldr	r3, [pc, #140]	; (800e348 <xTaskResumeAll+0x12c>)
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2be:	429a      	cmp	r2, r3
 800e2c0:	d302      	bcc.n	800e2c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e2c2:	4b22      	ldr	r3, [pc, #136]	; (800e34c <xTaskResumeAll+0x130>)
 800e2c4:	2201      	movs	r2, #1
 800e2c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e2c8:	4b1c      	ldr	r3, [pc, #112]	; (800e33c <xTaskResumeAll+0x120>)
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d1cb      	bne.n	800e268 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d001      	beq.n	800e2da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e2d6:	f000 fce1 	bl	800ec9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e2da:	4b1d      	ldr	r3, [pc, #116]	; (800e350 <xTaskResumeAll+0x134>)
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d010      	beq.n	800e308 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e2e6:	f000 f8d7 	bl	800e498 <xTaskIncrementTick>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d002      	beq.n	800e2f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e2f0:	4b16      	ldr	r3, [pc, #88]	; (800e34c <xTaskResumeAll+0x130>)
 800e2f2:	2201      	movs	r2, #1
 800e2f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	3b01      	subs	r3, #1
 800e2fa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d1f1      	bne.n	800e2e6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e302:	4b13      	ldr	r3, [pc, #76]	; (800e350 <xTaskResumeAll+0x134>)
 800e304:	2200      	movs	r2, #0
 800e306:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e308:	4b10      	ldr	r3, [pc, #64]	; (800e34c <xTaskResumeAll+0x130>)
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d009      	beq.n	800e324 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e310:	2301      	movs	r3, #1
 800e312:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e314:	4b0f      	ldr	r3, [pc, #60]	; (800e354 <xTaskResumeAll+0x138>)
 800e316:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e31a:	601a      	str	r2, [r3, #0]
 800e31c:	f3bf 8f4f 	dsb	sy
 800e320:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e324:	f001 fb1e 	bl	800f964 <vPortExitCritical>

	return xAlreadyYielded;
 800e328:	68bb      	ldr	r3, [r7, #8]
}
 800e32a:	4618      	mov	r0, r3
 800e32c:	3710      	adds	r7, #16
 800e32e:	46bd      	mov	sp, r7
 800e330:	bd80      	pop	{r7, pc}
 800e332:	bf00      	nop
 800e334:	200021e4 	.word	0x200021e4
 800e338:	200021bc 	.word	0x200021bc
 800e33c:	2000217c 	.word	0x2000217c
 800e340:	200021c4 	.word	0x200021c4
 800e344:	20001cec 	.word	0x20001cec
 800e348:	20001ce8 	.word	0x20001ce8
 800e34c:	200021d0 	.word	0x200021d0
 800e350:	200021cc 	.word	0x200021cc
 800e354:	e000ed04 	.word	0xe000ed04

0800e358 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e358:	b480      	push	{r7}
 800e35a:	b083      	sub	sp, #12
 800e35c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e35e:	4b05      	ldr	r3, [pc, #20]	; (800e374 <xTaskGetTickCount+0x1c>)
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e364:	687b      	ldr	r3, [r7, #4]
}
 800e366:	4618      	mov	r0, r3
 800e368:	370c      	adds	r7, #12
 800e36a:	46bd      	mov	sp, r7
 800e36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e370:	4770      	bx	lr
 800e372:	bf00      	nop
 800e374:	200021c0 	.word	0x200021c0

0800e378 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 800e378:	b580      	push	{r7, lr}
 800e37a:	b086      	sub	sp, #24
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	60f8      	str	r0, [r7, #12]
 800e380:	60b9      	str	r1, [r7, #8]
 800e382:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 800e384:	2300      	movs	r3, #0
 800e386:	617b      	str	r3, [r7, #20]
 800e388:	2338      	movs	r3, #56	; 0x38
 800e38a:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 800e38c:	f7ff ff38 	bl	800e200 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 800e390:	4b3b      	ldr	r3, [pc, #236]	; (800e480 <uxTaskGetSystemState+0x108>)
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	68ba      	ldr	r2, [r7, #8]
 800e396:	429a      	cmp	r2, r3
 800e398:	d36a      	bcc.n	800e470 <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 800e39a:	693b      	ldr	r3, [r7, #16]
 800e39c:	3b01      	subs	r3, #1
 800e39e:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 800e3a0:	697a      	ldr	r2, [r7, #20]
 800e3a2:	4613      	mov	r3, r2
 800e3a4:	00db      	lsls	r3, r3, #3
 800e3a6:	4413      	add	r3, r2
 800e3a8:	009b      	lsls	r3, r3, #2
 800e3aa:	461a      	mov	r2, r3
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	1898      	adds	r0, r3, r2
 800e3b0:	693a      	ldr	r2, [r7, #16]
 800e3b2:	4613      	mov	r3, r2
 800e3b4:	009b      	lsls	r3, r3, #2
 800e3b6:	4413      	add	r3, r2
 800e3b8:	009b      	lsls	r3, r3, #2
 800e3ba:	4a32      	ldr	r2, [pc, #200]	; (800e484 <uxTaskGetSystemState+0x10c>)
 800e3bc:	4413      	add	r3, r2
 800e3be:	2201      	movs	r2, #1
 800e3c0:	4619      	mov	r1, r3
 800e3c2:	f000 fbc9 	bl	800eb58 <prvListTasksWithinSingleList>
 800e3c6:	4602      	mov	r2, r0
 800e3c8:	697b      	ldr	r3, [r7, #20]
 800e3ca:	4413      	add	r3, r2
 800e3cc:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e3ce:	693b      	ldr	r3, [r7, #16]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d1e2      	bne.n	800e39a <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 800e3d4:	697a      	ldr	r2, [r7, #20]
 800e3d6:	4613      	mov	r3, r2
 800e3d8:	00db      	lsls	r3, r3, #3
 800e3da:	4413      	add	r3, r2
 800e3dc:	009b      	lsls	r3, r3, #2
 800e3de:	461a      	mov	r2, r3
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	4413      	add	r3, r2
 800e3e4:	4a28      	ldr	r2, [pc, #160]	; (800e488 <uxTaskGetSystemState+0x110>)
 800e3e6:	6811      	ldr	r1, [r2, #0]
 800e3e8:	2202      	movs	r2, #2
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f000 fbb4 	bl	800eb58 <prvListTasksWithinSingleList>
 800e3f0:	4602      	mov	r2, r0
 800e3f2:	697b      	ldr	r3, [r7, #20]
 800e3f4:	4413      	add	r3, r2
 800e3f6:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 800e3f8:	697a      	ldr	r2, [r7, #20]
 800e3fa:	4613      	mov	r3, r2
 800e3fc:	00db      	lsls	r3, r3, #3
 800e3fe:	4413      	add	r3, r2
 800e400:	009b      	lsls	r3, r3, #2
 800e402:	461a      	mov	r2, r3
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	4413      	add	r3, r2
 800e408:	4a20      	ldr	r2, [pc, #128]	; (800e48c <uxTaskGetSystemState+0x114>)
 800e40a:	6811      	ldr	r1, [r2, #0]
 800e40c:	2202      	movs	r2, #2
 800e40e:	4618      	mov	r0, r3
 800e410:	f000 fba2 	bl	800eb58 <prvListTasksWithinSingleList>
 800e414:	4602      	mov	r2, r0
 800e416:	697b      	ldr	r3, [r7, #20]
 800e418:	4413      	add	r3, r2
 800e41a:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 800e41c:	697a      	ldr	r2, [r7, #20]
 800e41e:	4613      	mov	r3, r2
 800e420:	00db      	lsls	r3, r3, #3
 800e422:	4413      	add	r3, r2
 800e424:	009b      	lsls	r3, r3, #2
 800e426:	461a      	mov	r2, r3
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	4413      	add	r3, r2
 800e42c:	2204      	movs	r2, #4
 800e42e:	4918      	ldr	r1, [pc, #96]	; (800e490 <uxTaskGetSystemState+0x118>)
 800e430:	4618      	mov	r0, r3
 800e432:	f000 fb91 	bl	800eb58 <prvListTasksWithinSingleList>
 800e436:	4602      	mov	r2, r0
 800e438:	697b      	ldr	r3, [r7, #20]
 800e43a:	4413      	add	r3, r2
 800e43c:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800e43e:	697a      	ldr	r2, [r7, #20]
 800e440:	4613      	mov	r3, r2
 800e442:	00db      	lsls	r3, r3, #3
 800e444:	4413      	add	r3, r2
 800e446:	009b      	lsls	r3, r3, #2
 800e448:	461a      	mov	r2, r3
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	4413      	add	r3, r2
 800e44e:	2203      	movs	r2, #3
 800e450:	4910      	ldr	r1, [pc, #64]	; (800e494 <uxTaskGetSystemState+0x11c>)
 800e452:	4618      	mov	r0, r3
 800e454:	f000 fb80 	bl	800eb58 <prvListTasksWithinSingleList>
 800e458:	4602      	mov	r2, r0
 800e45a:	697b      	ldr	r3, [r7, #20]
 800e45c:	4413      	add	r3, r2
 800e45e:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	2b00      	cmp	r3, #0
 800e464:	d004      	beq.n	800e470 <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800e466:	f7f3 f951 	bl	800170c <getRunTimeCounterValue>
 800e46a:	4602      	mov	r2, r0
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 800e470:	f7ff fed4 	bl	800e21c <xTaskResumeAll>

		return uxTask;
 800e474:	697b      	ldr	r3, [r7, #20]
	}
 800e476:	4618      	mov	r0, r3
 800e478:	3718      	adds	r7, #24
 800e47a:	46bd      	mov	sp, r7
 800e47c:	bd80      	pop	{r7, pc}
 800e47e:	bf00      	nop
 800e480:	200021bc 	.word	0x200021bc
 800e484:	20001cec 	.word	0x20001cec
 800e488:	20002174 	.word	0x20002174
 800e48c:	20002178 	.word	0x20002178
 800e490:	20002190 	.word	0x20002190
 800e494:	200021a8 	.word	0x200021a8

0800e498 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e498:	b580      	push	{r7, lr}
 800e49a:	b086      	sub	sp, #24
 800e49c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e49e:	2300      	movs	r3, #0
 800e4a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e4a2:	4b4f      	ldr	r3, [pc, #316]	; (800e5e0 <xTaskIncrementTick+0x148>)
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	f040 808f 	bne.w	800e5ca <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e4ac:	4b4d      	ldr	r3, [pc, #308]	; (800e5e4 <xTaskIncrementTick+0x14c>)
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	3301      	adds	r3, #1
 800e4b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e4b4:	4a4b      	ldr	r2, [pc, #300]	; (800e5e4 <xTaskIncrementTick+0x14c>)
 800e4b6:	693b      	ldr	r3, [r7, #16]
 800e4b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e4ba:	693b      	ldr	r3, [r7, #16]
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d120      	bne.n	800e502 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e4c0:	4b49      	ldr	r3, [pc, #292]	; (800e5e8 <xTaskIncrementTick+0x150>)
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d00a      	beq.n	800e4e0 <xTaskIncrementTick+0x48>
	__asm volatile
 800e4ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4ce:	f383 8811 	msr	BASEPRI, r3
 800e4d2:	f3bf 8f6f 	isb	sy
 800e4d6:	f3bf 8f4f 	dsb	sy
 800e4da:	603b      	str	r3, [r7, #0]
}
 800e4dc:	bf00      	nop
 800e4de:	e7fe      	b.n	800e4de <xTaskIncrementTick+0x46>
 800e4e0:	4b41      	ldr	r3, [pc, #260]	; (800e5e8 <xTaskIncrementTick+0x150>)
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	60fb      	str	r3, [r7, #12]
 800e4e6:	4b41      	ldr	r3, [pc, #260]	; (800e5ec <xTaskIncrementTick+0x154>)
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	4a3f      	ldr	r2, [pc, #252]	; (800e5e8 <xTaskIncrementTick+0x150>)
 800e4ec:	6013      	str	r3, [r2, #0]
 800e4ee:	4a3f      	ldr	r2, [pc, #252]	; (800e5ec <xTaskIncrementTick+0x154>)
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	6013      	str	r3, [r2, #0]
 800e4f4:	4b3e      	ldr	r3, [pc, #248]	; (800e5f0 <xTaskIncrementTick+0x158>)
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	3301      	adds	r3, #1
 800e4fa:	4a3d      	ldr	r2, [pc, #244]	; (800e5f0 <xTaskIncrementTick+0x158>)
 800e4fc:	6013      	str	r3, [r2, #0]
 800e4fe:	f000 fbcd 	bl	800ec9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e502:	4b3c      	ldr	r3, [pc, #240]	; (800e5f4 <xTaskIncrementTick+0x15c>)
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	693a      	ldr	r2, [r7, #16]
 800e508:	429a      	cmp	r2, r3
 800e50a:	d349      	bcc.n	800e5a0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e50c:	4b36      	ldr	r3, [pc, #216]	; (800e5e8 <xTaskIncrementTick+0x150>)
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	2b00      	cmp	r3, #0
 800e514:	d104      	bne.n	800e520 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e516:	4b37      	ldr	r3, [pc, #220]	; (800e5f4 <xTaskIncrementTick+0x15c>)
 800e518:	f04f 32ff 	mov.w	r2, #4294967295
 800e51c:	601a      	str	r2, [r3, #0]
					break;
 800e51e:	e03f      	b.n	800e5a0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e520:	4b31      	ldr	r3, [pc, #196]	; (800e5e8 <xTaskIncrementTick+0x150>)
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	68db      	ldr	r3, [r3, #12]
 800e526:	68db      	ldr	r3, [r3, #12]
 800e528:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	685b      	ldr	r3, [r3, #4]
 800e52e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e530:	693a      	ldr	r2, [r7, #16]
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	429a      	cmp	r2, r3
 800e536:	d203      	bcs.n	800e540 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e538:	4a2e      	ldr	r2, [pc, #184]	; (800e5f4 <xTaskIncrementTick+0x15c>)
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e53e:	e02f      	b.n	800e5a0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e540:	68bb      	ldr	r3, [r7, #8]
 800e542:	3304      	adds	r3, #4
 800e544:	4618      	mov	r0, r3
 800e546:	f7fe fdc3 	bl	800d0d0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e54a:	68bb      	ldr	r3, [r7, #8]
 800e54c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d004      	beq.n	800e55c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e552:	68bb      	ldr	r3, [r7, #8]
 800e554:	3318      	adds	r3, #24
 800e556:	4618      	mov	r0, r3
 800e558:	f7fe fdba 	bl	800d0d0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e55c:	68bb      	ldr	r3, [r7, #8]
 800e55e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e560:	4b25      	ldr	r3, [pc, #148]	; (800e5f8 <xTaskIncrementTick+0x160>)
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	429a      	cmp	r2, r3
 800e566:	d903      	bls.n	800e570 <xTaskIncrementTick+0xd8>
 800e568:	68bb      	ldr	r3, [r7, #8]
 800e56a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e56c:	4a22      	ldr	r2, [pc, #136]	; (800e5f8 <xTaskIncrementTick+0x160>)
 800e56e:	6013      	str	r3, [r2, #0]
 800e570:	68bb      	ldr	r3, [r7, #8]
 800e572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e574:	4613      	mov	r3, r2
 800e576:	009b      	lsls	r3, r3, #2
 800e578:	4413      	add	r3, r2
 800e57a:	009b      	lsls	r3, r3, #2
 800e57c:	4a1f      	ldr	r2, [pc, #124]	; (800e5fc <xTaskIncrementTick+0x164>)
 800e57e:	441a      	add	r2, r3
 800e580:	68bb      	ldr	r3, [r7, #8]
 800e582:	3304      	adds	r3, #4
 800e584:	4619      	mov	r1, r3
 800e586:	4610      	mov	r0, r2
 800e588:	f7fe fd45 	bl	800d016 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e58c:	68bb      	ldr	r3, [r7, #8]
 800e58e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e590:	4b1b      	ldr	r3, [pc, #108]	; (800e600 <xTaskIncrementTick+0x168>)
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e596:	429a      	cmp	r2, r3
 800e598:	d3b8      	bcc.n	800e50c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e59a:	2301      	movs	r3, #1
 800e59c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e59e:	e7b5      	b.n	800e50c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e5a0:	4b17      	ldr	r3, [pc, #92]	; (800e600 <xTaskIncrementTick+0x168>)
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5a6:	4915      	ldr	r1, [pc, #84]	; (800e5fc <xTaskIncrementTick+0x164>)
 800e5a8:	4613      	mov	r3, r2
 800e5aa:	009b      	lsls	r3, r3, #2
 800e5ac:	4413      	add	r3, r2
 800e5ae:	009b      	lsls	r3, r3, #2
 800e5b0:	440b      	add	r3, r1
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	2b01      	cmp	r3, #1
 800e5b6:	d901      	bls.n	800e5bc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e5b8:	2301      	movs	r3, #1
 800e5ba:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e5bc:	4b11      	ldr	r3, [pc, #68]	; (800e604 <xTaskIncrementTick+0x16c>)
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d007      	beq.n	800e5d4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e5c4:	2301      	movs	r3, #1
 800e5c6:	617b      	str	r3, [r7, #20]
 800e5c8:	e004      	b.n	800e5d4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e5ca:	4b0f      	ldr	r3, [pc, #60]	; (800e608 <xTaskIncrementTick+0x170>)
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	3301      	adds	r3, #1
 800e5d0:	4a0d      	ldr	r2, [pc, #52]	; (800e608 <xTaskIncrementTick+0x170>)
 800e5d2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e5d4:	697b      	ldr	r3, [r7, #20]
}
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	3718      	adds	r7, #24
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bd80      	pop	{r7, pc}
 800e5de:	bf00      	nop
 800e5e0:	200021e4 	.word	0x200021e4
 800e5e4:	200021c0 	.word	0x200021c0
 800e5e8:	20002174 	.word	0x20002174
 800e5ec:	20002178 	.word	0x20002178
 800e5f0:	200021d4 	.word	0x200021d4
 800e5f4:	200021dc 	.word	0x200021dc
 800e5f8:	200021c4 	.word	0x200021c4
 800e5fc:	20001cec 	.word	0x20001cec
 800e600:	20001ce8 	.word	0x20001ce8
 800e604:	200021d0 	.word	0x200021d0
 800e608:	200021cc 	.word	0x200021cc

0800e60c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b084      	sub	sp, #16
 800e610:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e612:	4b36      	ldr	r3, [pc, #216]	; (800e6ec <vTaskSwitchContext+0xe0>)
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	2b00      	cmp	r3, #0
 800e618:	d003      	beq.n	800e622 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e61a:	4b35      	ldr	r3, [pc, #212]	; (800e6f0 <vTaskSwitchContext+0xe4>)
 800e61c:	2201      	movs	r2, #1
 800e61e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e620:	e05f      	b.n	800e6e2 <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 800e622:	4b33      	ldr	r3, [pc, #204]	; (800e6f0 <vTaskSwitchContext+0xe4>)
 800e624:	2200      	movs	r2, #0
 800e626:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800e628:	f7f3 f870 	bl	800170c <getRunTimeCounterValue>
 800e62c:	4603      	mov	r3, r0
 800e62e:	4a31      	ldr	r2, [pc, #196]	; (800e6f4 <vTaskSwitchContext+0xe8>)
 800e630:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800e632:	4b30      	ldr	r3, [pc, #192]	; (800e6f4 <vTaskSwitchContext+0xe8>)
 800e634:	681a      	ldr	r2, [r3, #0]
 800e636:	4b30      	ldr	r3, [pc, #192]	; (800e6f8 <vTaskSwitchContext+0xec>)
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	429a      	cmp	r2, r3
 800e63c:	d909      	bls.n	800e652 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800e63e:	4b2f      	ldr	r3, [pc, #188]	; (800e6fc <vTaskSwitchContext+0xf0>)
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800e644:	4a2b      	ldr	r2, [pc, #172]	; (800e6f4 <vTaskSwitchContext+0xe8>)
 800e646:	6810      	ldr	r0, [r2, #0]
 800e648:	4a2b      	ldr	r2, [pc, #172]	; (800e6f8 <vTaskSwitchContext+0xec>)
 800e64a:	6812      	ldr	r2, [r2, #0]
 800e64c:	1a82      	subs	r2, r0, r2
 800e64e:	440a      	add	r2, r1
 800e650:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800e652:	4b28      	ldr	r3, [pc, #160]	; (800e6f4 <vTaskSwitchContext+0xe8>)
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	4a28      	ldr	r2, [pc, #160]	; (800e6f8 <vTaskSwitchContext+0xec>)
 800e658:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e65a:	4b29      	ldr	r3, [pc, #164]	; (800e700 <vTaskSwitchContext+0xf4>)
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	60fb      	str	r3, [r7, #12]
 800e660:	e010      	b.n	800e684 <vTaskSwitchContext+0x78>
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	2b00      	cmp	r3, #0
 800e666:	d10a      	bne.n	800e67e <vTaskSwitchContext+0x72>
	__asm volatile
 800e668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e66c:	f383 8811 	msr	BASEPRI, r3
 800e670:	f3bf 8f6f 	isb	sy
 800e674:	f3bf 8f4f 	dsb	sy
 800e678:	607b      	str	r3, [r7, #4]
}
 800e67a:	bf00      	nop
 800e67c:	e7fe      	b.n	800e67c <vTaskSwitchContext+0x70>
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	3b01      	subs	r3, #1
 800e682:	60fb      	str	r3, [r7, #12]
 800e684:	491f      	ldr	r1, [pc, #124]	; (800e704 <vTaskSwitchContext+0xf8>)
 800e686:	68fa      	ldr	r2, [r7, #12]
 800e688:	4613      	mov	r3, r2
 800e68a:	009b      	lsls	r3, r3, #2
 800e68c:	4413      	add	r3, r2
 800e68e:	009b      	lsls	r3, r3, #2
 800e690:	440b      	add	r3, r1
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d0e4      	beq.n	800e662 <vTaskSwitchContext+0x56>
 800e698:	68fa      	ldr	r2, [r7, #12]
 800e69a:	4613      	mov	r3, r2
 800e69c:	009b      	lsls	r3, r3, #2
 800e69e:	4413      	add	r3, r2
 800e6a0:	009b      	lsls	r3, r3, #2
 800e6a2:	4a18      	ldr	r2, [pc, #96]	; (800e704 <vTaskSwitchContext+0xf8>)
 800e6a4:	4413      	add	r3, r2
 800e6a6:	60bb      	str	r3, [r7, #8]
 800e6a8:	68bb      	ldr	r3, [r7, #8]
 800e6aa:	685b      	ldr	r3, [r3, #4]
 800e6ac:	685a      	ldr	r2, [r3, #4]
 800e6ae:	68bb      	ldr	r3, [r7, #8]
 800e6b0:	605a      	str	r2, [r3, #4]
 800e6b2:	68bb      	ldr	r3, [r7, #8]
 800e6b4:	685a      	ldr	r2, [r3, #4]
 800e6b6:	68bb      	ldr	r3, [r7, #8]
 800e6b8:	3308      	adds	r3, #8
 800e6ba:	429a      	cmp	r2, r3
 800e6bc:	d104      	bne.n	800e6c8 <vTaskSwitchContext+0xbc>
 800e6be:	68bb      	ldr	r3, [r7, #8]
 800e6c0:	685b      	ldr	r3, [r3, #4]
 800e6c2:	685a      	ldr	r2, [r3, #4]
 800e6c4:	68bb      	ldr	r3, [r7, #8]
 800e6c6:	605a      	str	r2, [r3, #4]
 800e6c8:	68bb      	ldr	r3, [r7, #8]
 800e6ca:	685b      	ldr	r3, [r3, #4]
 800e6cc:	68db      	ldr	r3, [r3, #12]
 800e6ce:	4a0b      	ldr	r2, [pc, #44]	; (800e6fc <vTaskSwitchContext+0xf0>)
 800e6d0:	6013      	str	r3, [r2, #0]
 800e6d2:	4a0b      	ldr	r2, [pc, #44]	; (800e700 <vTaskSwitchContext+0xf4>)
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e6d8:	4b08      	ldr	r3, [pc, #32]	; (800e6fc <vTaskSwitchContext+0xf0>)
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	3358      	adds	r3, #88	; 0x58
 800e6de:	4a0a      	ldr	r2, [pc, #40]	; (800e708 <vTaskSwitchContext+0xfc>)
 800e6e0:	6013      	str	r3, [r2, #0]
}
 800e6e2:	bf00      	nop
 800e6e4:	3710      	adds	r7, #16
 800e6e6:	46bd      	mov	sp, r7
 800e6e8:	bd80      	pop	{r7, pc}
 800e6ea:	bf00      	nop
 800e6ec:	200021e4 	.word	0x200021e4
 800e6f0:	200021d0 	.word	0x200021d0
 800e6f4:	200021ec 	.word	0x200021ec
 800e6f8:	200021e8 	.word	0x200021e8
 800e6fc:	20001ce8 	.word	0x20001ce8
 800e700:	200021c4 	.word	0x200021c4
 800e704:	20001cec 	.word	0x20001cec
 800e708:	2000018c 	.word	0x2000018c

0800e70c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e70c:	b580      	push	{r7, lr}
 800e70e:	b084      	sub	sp, #16
 800e710:	af00      	add	r7, sp, #0
 800e712:	6078      	str	r0, [r7, #4]
 800e714:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d10a      	bne.n	800e732 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e71c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e720:	f383 8811 	msr	BASEPRI, r3
 800e724:	f3bf 8f6f 	isb	sy
 800e728:	f3bf 8f4f 	dsb	sy
 800e72c:	60fb      	str	r3, [r7, #12]
}
 800e72e:	bf00      	nop
 800e730:	e7fe      	b.n	800e730 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e732:	4b07      	ldr	r3, [pc, #28]	; (800e750 <vTaskPlaceOnEventList+0x44>)
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	3318      	adds	r3, #24
 800e738:	4619      	mov	r1, r3
 800e73a:	6878      	ldr	r0, [r7, #4]
 800e73c:	f7fe fc8f 	bl	800d05e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e740:	2101      	movs	r1, #1
 800e742:	6838      	ldr	r0, [r7, #0]
 800e744:	f000 fc12 	bl	800ef6c <prvAddCurrentTaskToDelayedList>
}
 800e748:	bf00      	nop
 800e74a:	3710      	adds	r7, #16
 800e74c:	46bd      	mov	sp, r7
 800e74e:	bd80      	pop	{r7, pc}
 800e750:	20001ce8 	.word	0x20001ce8

0800e754 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e754:	b580      	push	{r7, lr}
 800e756:	b086      	sub	sp, #24
 800e758:	af00      	add	r7, sp, #0
 800e75a:	60f8      	str	r0, [r7, #12]
 800e75c:	60b9      	str	r1, [r7, #8]
 800e75e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d10a      	bne.n	800e77c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e76a:	f383 8811 	msr	BASEPRI, r3
 800e76e:	f3bf 8f6f 	isb	sy
 800e772:	f3bf 8f4f 	dsb	sy
 800e776:	617b      	str	r3, [r7, #20]
}
 800e778:	bf00      	nop
 800e77a:	e7fe      	b.n	800e77a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e77c:	4b0a      	ldr	r3, [pc, #40]	; (800e7a8 <vTaskPlaceOnEventListRestricted+0x54>)
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	3318      	adds	r3, #24
 800e782:	4619      	mov	r1, r3
 800e784:	68f8      	ldr	r0, [r7, #12]
 800e786:	f7fe fc46 	bl	800d016 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d002      	beq.n	800e796 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e790:	f04f 33ff 	mov.w	r3, #4294967295
 800e794:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e796:	6879      	ldr	r1, [r7, #4]
 800e798:	68b8      	ldr	r0, [r7, #8]
 800e79a:	f000 fbe7 	bl	800ef6c <prvAddCurrentTaskToDelayedList>
	}
 800e79e:	bf00      	nop
 800e7a0:	3718      	adds	r7, #24
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	bd80      	pop	{r7, pc}
 800e7a6:	bf00      	nop
 800e7a8:	20001ce8 	.word	0x20001ce8

0800e7ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	b086      	sub	sp, #24
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	68db      	ldr	r3, [r3, #12]
 800e7b8:	68db      	ldr	r3, [r3, #12]
 800e7ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e7bc:	693b      	ldr	r3, [r7, #16]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d10a      	bne.n	800e7d8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e7c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7c6:	f383 8811 	msr	BASEPRI, r3
 800e7ca:	f3bf 8f6f 	isb	sy
 800e7ce:	f3bf 8f4f 	dsb	sy
 800e7d2:	60fb      	str	r3, [r7, #12]
}
 800e7d4:	bf00      	nop
 800e7d6:	e7fe      	b.n	800e7d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e7d8:	693b      	ldr	r3, [r7, #16]
 800e7da:	3318      	adds	r3, #24
 800e7dc:	4618      	mov	r0, r3
 800e7de:	f7fe fc77 	bl	800d0d0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e7e2:	4b1e      	ldr	r3, [pc, #120]	; (800e85c <xTaskRemoveFromEventList+0xb0>)
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d11d      	bne.n	800e826 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e7ea:	693b      	ldr	r3, [r7, #16]
 800e7ec:	3304      	adds	r3, #4
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	f7fe fc6e 	bl	800d0d0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e7f4:	693b      	ldr	r3, [r7, #16]
 800e7f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7f8:	4b19      	ldr	r3, [pc, #100]	; (800e860 <xTaskRemoveFromEventList+0xb4>)
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	429a      	cmp	r2, r3
 800e7fe:	d903      	bls.n	800e808 <xTaskRemoveFromEventList+0x5c>
 800e800:	693b      	ldr	r3, [r7, #16]
 800e802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e804:	4a16      	ldr	r2, [pc, #88]	; (800e860 <xTaskRemoveFromEventList+0xb4>)
 800e806:	6013      	str	r3, [r2, #0]
 800e808:	693b      	ldr	r3, [r7, #16]
 800e80a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e80c:	4613      	mov	r3, r2
 800e80e:	009b      	lsls	r3, r3, #2
 800e810:	4413      	add	r3, r2
 800e812:	009b      	lsls	r3, r3, #2
 800e814:	4a13      	ldr	r2, [pc, #76]	; (800e864 <xTaskRemoveFromEventList+0xb8>)
 800e816:	441a      	add	r2, r3
 800e818:	693b      	ldr	r3, [r7, #16]
 800e81a:	3304      	adds	r3, #4
 800e81c:	4619      	mov	r1, r3
 800e81e:	4610      	mov	r0, r2
 800e820:	f7fe fbf9 	bl	800d016 <vListInsertEnd>
 800e824:	e005      	b.n	800e832 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e826:	693b      	ldr	r3, [r7, #16]
 800e828:	3318      	adds	r3, #24
 800e82a:	4619      	mov	r1, r3
 800e82c:	480e      	ldr	r0, [pc, #56]	; (800e868 <xTaskRemoveFromEventList+0xbc>)
 800e82e:	f7fe fbf2 	bl	800d016 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e832:	693b      	ldr	r3, [r7, #16]
 800e834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e836:	4b0d      	ldr	r3, [pc, #52]	; (800e86c <xTaskRemoveFromEventList+0xc0>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e83c:	429a      	cmp	r2, r3
 800e83e:	d905      	bls.n	800e84c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e840:	2301      	movs	r3, #1
 800e842:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e844:	4b0a      	ldr	r3, [pc, #40]	; (800e870 <xTaskRemoveFromEventList+0xc4>)
 800e846:	2201      	movs	r2, #1
 800e848:	601a      	str	r2, [r3, #0]
 800e84a:	e001      	b.n	800e850 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e84c:	2300      	movs	r3, #0
 800e84e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e850:	697b      	ldr	r3, [r7, #20]
}
 800e852:	4618      	mov	r0, r3
 800e854:	3718      	adds	r7, #24
 800e856:	46bd      	mov	sp, r7
 800e858:	bd80      	pop	{r7, pc}
 800e85a:	bf00      	nop
 800e85c:	200021e4 	.word	0x200021e4
 800e860:	200021c4 	.word	0x200021c4
 800e864:	20001cec 	.word	0x20001cec
 800e868:	2000217c 	.word	0x2000217c
 800e86c:	20001ce8 	.word	0x20001ce8
 800e870:	200021d0 	.word	0x200021d0

0800e874 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e874:	b480      	push	{r7}
 800e876:	b083      	sub	sp, #12
 800e878:	af00      	add	r7, sp, #0
 800e87a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e87c:	4b06      	ldr	r3, [pc, #24]	; (800e898 <vTaskInternalSetTimeOutState+0x24>)
 800e87e:	681a      	ldr	r2, [r3, #0]
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e884:	4b05      	ldr	r3, [pc, #20]	; (800e89c <vTaskInternalSetTimeOutState+0x28>)
 800e886:	681a      	ldr	r2, [r3, #0]
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	605a      	str	r2, [r3, #4]
}
 800e88c:	bf00      	nop
 800e88e:	370c      	adds	r7, #12
 800e890:	46bd      	mov	sp, r7
 800e892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e896:	4770      	bx	lr
 800e898:	200021d4 	.word	0x200021d4
 800e89c:	200021c0 	.word	0x200021c0

0800e8a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b088      	sub	sp, #32
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	6078      	str	r0, [r7, #4]
 800e8a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d10a      	bne.n	800e8c6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e8b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8b4:	f383 8811 	msr	BASEPRI, r3
 800e8b8:	f3bf 8f6f 	isb	sy
 800e8bc:	f3bf 8f4f 	dsb	sy
 800e8c0:	613b      	str	r3, [r7, #16]
}
 800e8c2:	bf00      	nop
 800e8c4:	e7fe      	b.n	800e8c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e8c6:	683b      	ldr	r3, [r7, #0]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d10a      	bne.n	800e8e2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e8cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8d0:	f383 8811 	msr	BASEPRI, r3
 800e8d4:	f3bf 8f6f 	isb	sy
 800e8d8:	f3bf 8f4f 	dsb	sy
 800e8dc:	60fb      	str	r3, [r7, #12]
}
 800e8de:	bf00      	nop
 800e8e0:	e7fe      	b.n	800e8e0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e8e2:	f001 f80f 	bl	800f904 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e8e6:	4b1d      	ldr	r3, [pc, #116]	; (800e95c <xTaskCheckForTimeOut+0xbc>)
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	685b      	ldr	r3, [r3, #4]
 800e8f0:	69ba      	ldr	r2, [r7, #24]
 800e8f2:	1ad3      	subs	r3, r2, r3
 800e8f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e8f6:	683b      	ldr	r3, [r7, #0]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8fe:	d102      	bne.n	800e906 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e900:	2300      	movs	r3, #0
 800e902:	61fb      	str	r3, [r7, #28]
 800e904:	e023      	b.n	800e94e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	681a      	ldr	r2, [r3, #0]
 800e90a:	4b15      	ldr	r3, [pc, #84]	; (800e960 <xTaskCheckForTimeOut+0xc0>)
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	429a      	cmp	r2, r3
 800e910:	d007      	beq.n	800e922 <xTaskCheckForTimeOut+0x82>
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	685b      	ldr	r3, [r3, #4]
 800e916:	69ba      	ldr	r2, [r7, #24]
 800e918:	429a      	cmp	r2, r3
 800e91a:	d302      	bcc.n	800e922 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e91c:	2301      	movs	r3, #1
 800e91e:	61fb      	str	r3, [r7, #28]
 800e920:	e015      	b.n	800e94e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e922:	683b      	ldr	r3, [r7, #0]
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	697a      	ldr	r2, [r7, #20]
 800e928:	429a      	cmp	r2, r3
 800e92a:	d20b      	bcs.n	800e944 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	681a      	ldr	r2, [r3, #0]
 800e930:	697b      	ldr	r3, [r7, #20]
 800e932:	1ad2      	subs	r2, r2, r3
 800e934:	683b      	ldr	r3, [r7, #0]
 800e936:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e938:	6878      	ldr	r0, [r7, #4]
 800e93a:	f7ff ff9b 	bl	800e874 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e93e:	2300      	movs	r3, #0
 800e940:	61fb      	str	r3, [r7, #28]
 800e942:	e004      	b.n	800e94e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	2200      	movs	r2, #0
 800e948:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e94a:	2301      	movs	r3, #1
 800e94c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e94e:	f001 f809 	bl	800f964 <vPortExitCritical>

	return xReturn;
 800e952:	69fb      	ldr	r3, [r7, #28]
}
 800e954:	4618      	mov	r0, r3
 800e956:	3720      	adds	r7, #32
 800e958:	46bd      	mov	sp, r7
 800e95a:	bd80      	pop	{r7, pc}
 800e95c:	200021c0 	.word	0x200021c0
 800e960:	200021d4 	.word	0x200021d4

0800e964 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e964:	b480      	push	{r7}
 800e966:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e968:	4b03      	ldr	r3, [pc, #12]	; (800e978 <vTaskMissedYield+0x14>)
 800e96a:	2201      	movs	r2, #1
 800e96c:	601a      	str	r2, [r3, #0]
}
 800e96e:	bf00      	nop
 800e970:	46bd      	mov	sp, r7
 800e972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e976:	4770      	bx	lr
 800e978:	200021d0 	.word	0x200021d0

0800e97c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b082      	sub	sp, #8
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e984:	f000 f854 	bl	800ea30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e988:	4b07      	ldr	r3, [pc, #28]	; (800e9a8 <prvIdleTask+0x2c>)
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	2b01      	cmp	r3, #1
 800e98e:	d907      	bls.n	800e9a0 <prvIdleTask+0x24>
			{
				taskYIELD();
 800e990:	4b06      	ldr	r3, [pc, #24]	; (800e9ac <prvIdleTask+0x30>)
 800e992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e996:	601a      	str	r2, [r3, #0]
 800e998:	f3bf 8f4f 	dsb	sy
 800e99c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800e9a0:	f7f2 fec0 	bl	8001724 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800e9a4:	e7ee      	b.n	800e984 <prvIdleTask+0x8>
 800e9a6:	bf00      	nop
 800e9a8:	20001cec 	.word	0x20001cec
 800e9ac:	e000ed04 	.word	0xe000ed04

0800e9b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e9b0:	b580      	push	{r7, lr}
 800e9b2:	b082      	sub	sp, #8
 800e9b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	607b      	str	r3, [r7, #4]
 800e9ba:	e00c      	b.n	800e9d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e9bc:	687a      	ldr	r2, [r7, #4]
 800e9be:	4613      	mov	r3, r2
 800e9c0:	009b      	lsls	r3, r3, #2
 800e9c2:	4413      	add	r3, r2
 800e9c4:	009b      	lsls	r3, r3, #2
 800e9c6:	4a12      	ldr	r2, [pc, #72]	; (800ea10 <prvInitialiseTaskLists+0x60>)
 800e9c8:	4413      	add	r3, r2
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	f7fe faf6 	bl	800cfbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	3301      	adds	r3, #1
 800e9d4:	607b      	str	r3, [r7, #4]
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	2b37      	cmp	r3, #55	; 0x37
 800e9da:	d9ef      	bls.n	800e9bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e9dc:	480d      	ldr	r0, [pc, #52]	; (800ea14 <prvInitialiseTaskLists+0x64>)
 800e9de:	f7fe faed 	bl	800cfbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e9e2:	480d      	ldr	r0, [pc, #52]	; (800ea18 <prvInitialiseTaskLists+0x68>)
 800e9e4:	f7fe faea 	bl	800cfbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e9e8:	480c      	ldr	r0, [pc, #48]	; (800ea1c <prvInitialiseTaskLists+0x6c>)
 800e9ea:	f7fe fae7 	bl	800cfbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e9ee:	480c      	ldr	r0, [pc, #48]	; (800ea20 <prvInitialiseTaskLists+0x70>)
 800e9f0:	f7fe fae4 	bl	800cfbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e9f4:	480b      	ldr	r0, [pc, #44]	; (800ea24 <prvInitialiseTaskLists+0x74>)
 800e9f6:	f7fe fae1 	bl	800cfbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e9fa:	4b0b      	ldr	r3, [pc, #44]	; (800ea28 <prvInitialiseTaskLists+0x78>)
 800e9fc:	4a05      	ldr	r2, [pc, #20]	; (800ea14 <prvInitialiseTaskLists+0x64>)
 800e9fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ea00:	4b0a      	ldr	r3, [pc, #40]	; (800ea2c <prvInitialiseTaskLists+0x7c>)
 800ea02:	4a05      	ldr	r2, [pc, #20]	; (800ea18 <prvInitialiseTaskLists+0x68>)
 800ea04:	601a      	str	r2, [r3, #0]
}
 800ea06:	bf00      	nop
 800ea08:	3708      	adds	r7, #8
 800ea0a:	46bd      	mov	sp, r7
 800ea0c:	bd80      	pop	{r7, pc}
 800ea0e:	bf00      	nop
 800ea10:	20001cec 	.word	0x20001cec
 800ea14:	2000214c 	.word	0x2000214c
 800ea18:	20002160 	.word	0x20002160
 800ea1c:	2000217c 	.word	0x2000217c
 800ea20:	20002190 	.word	0x20002190
 800ea24:	200021a8 	.word	0x200021a8
 800ea28:	20002174 	.word	0x20002174
 800ea2c:	20002178 	.word	0x20002178

0800ea30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b082      	sub	sp, #8
 800ea34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ea36:	e019      	b.n	800ea6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ea38:	f000 ff64 	bl	800f904 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea3c:	4b10      	ldr	r3, [pc, #64]	; (800ea80 <prvCheckTasksWaitingTermination+0x50>)
 800ea3e:	68db      	ldr	r3, [r3, #12]
 800ea40:	68db      	ldr	r3, [r3, #12]
 800ea42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	3304      	adds	r3, #4
 800ea48:	4618      	mov	r0, r3
 800ea4a:	f7fe fb41 	bl	800d0d0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ea4e:	4b0d      	ldr	r3, [pc, #52]	; (800ea84 <prvCheckTasksWaitingTermination+0x54>)
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	3b01      	subs	r3, #1
 800ea54:	4a0b      	ldr	r2, [pc, #44]	; (800ea84 <prvCheckTasksWaitingTermination+0x54>)
 800ea56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ea58:	4b0b      	ldr	r3, [pc, #44]	; (800ea88 <prvCheckTasksWaitingTermination+0x58>)
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	3b01      	subs	r3, #1
 800ea5e:	4a0a      	ldr	r2, [pc, #40]	; (800ea88 <prvCheckTasksWaitingTermination+0x58>)
 800ea60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ea62:	f000 ff7f 	bl	800f964 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ea66:	6878      	ldr	r0, [r7, #4]
 800ea68:	f000 f8e4 	bl	800ec34 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ea6c:	4b06      	ldr	r3, [pc, #24]	; (800ea88 <prvCheckTasksWaitingTermination+0x58>)
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d1e1      	bne.n	800ea38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ea74:	bf00      	nop
 800ea76:	bf00      	nop
 800ea78:	3708      	adds	r7, #8
 800ea7a:	46bd      	mov	sp, r7
 800ea7c:	bd80      	pop	{r7, pc}
 800ea7e:	bf00      	nop
 800ea80:	20002190 	.word	0x20002190
 800ea84:	200021bc 	.word	0x200021bc
 800ea88:	200021a4 	.word	0x200021a4

0800ea8c <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b086      	sub	sp, #24
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	60f8      	str	r0, [r7, #12]
 800ea94:	60b9      	str	r1, [r7, #8]
 800ea96:	607a      	str	r2, [r7, #4]
 800ea98:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d102      	bne.n	800eaa6 <vTaskGetInfo+0x1a>
 800eaa0:	4b2c      	ldr	r3, [pc, #176]	; (800eb54 <vTaskGetInfo+0xc8>)
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	e000      	b.n	800eaa8 <vTaskGetInfo+0x1c>
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800eaaa:	68bb      	ldr	r3, [r7, #8]
 800eaac:	697a      	ldr	r2, [r7, #20]
 800eaae:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 800eab0:	697b      	ldr	r3, [r7, #20]
 800eab2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800eab6:	68bb      	ldr	r3, [r7, #8]
 800eab8:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 800eaba:	697b      	ldr	r3, [r7, #20]
 800eabc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eabe:	68bb      	ldr	r3, [r7, #8]
 800eac0:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800eac2:	697b      	ldr	r3, [r7, #20]
 800eac4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eac6:	68bb      	ldr	r3, [r7, #8]
 800eac8:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800eaca:	697b      	ldr	r3, [r7, #20]
 800eacc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800eace:	68bb      	ldr	r3, [r7, #8]
 800ead0:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800ead2:	697b      	ldr	r3, [r7, #20]
 800ead4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ead6:	68bb      	ldr	r3, [r7, #8]
 800ead8:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 800eada:	697b      	ldr	r3, [r7, #20]
 800eadc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800eade:	68bb      	ldr	r3, [r7, #8]
 800eae0:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 800eae2:	78fb      	ldrb	r3, [r7, #3]
 800eae4:	2b05      	cmp	r3, #5
 800eae6:	d01a      	beq.n	800eb1e <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 800eae8:	4b1a      	ldr	r3, [pc, #104]	; (800eb54 <vTaskGetInfo+0xc8>)
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	697a      	ldr	r2, [r7, #20]
 800eaee:	429a      	cmp	r2, r3
 800eaf0:	d103      	bne.n	800eafa <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 800eaf2:	68bb      	ldr	r3, [r7, #8]
 800eaf4:	2200      	movs	r2, #0
 800eaf6:	731a      	strb	r2, [r3, #12]
 800eaf8:	e018      	b.n	800eb2c <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 800eafa:	68bb      	ldr	r3, [r7, #8]
 800eafc:	78fa      	ldrb	r2, [r7, #3]
 800eafe:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 800eb00:	78fb      	ldrb	r3, [r7, #3]
 800eb02:	2b03      	cmp	r3, #3
 800eb04:	d112      	bne.n	800eb2c <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 800eb06:	f7ff fb7b 	bl	800e200 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800eb0a:	697b      	ldr	r3, [r7, #20]
 800eb0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d002      	beq.n	800eb18 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 800eb12:	68bb      	ldr	r3, [r7, #8]
 800eb14:	2202      	movs	r2, #2
 800eb16:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 800eb18:	f7ff fb80 	bl	800e21c <xTaskResumeAll>
 800eb1c:	e006      	b.n	800eb2c <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 800eb1e:	6978      	ldr	r0, [r7, #20]
 800eb20:	f7ff fa96 	bl	800e050 <eTaskGetState>
 800eb24:	4603      	mov	r3, r0
 800eb26:	461a      	mov	r2, r3
 800eb28:	68bb      	ldr	r3, [r7, #8]
 800eb2a:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d009      	beq.n	800eb46 <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 800eb32:	697b      	ldr	r3, [r7, #20]
 800eb34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb36:	4618      	mov	r0, r3
 800eb38:	f000 f860 	bl	800ebfc <prvTaskCheckFreeStackSpace>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	461a      	mov	r2, r3
 800eb40:	68bb      	ldr	r3, [r7, #8]
 800eb42:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800eb44:	e002      	b.n	800eb4c <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 800eb46:	68bb      	ldr	r3, [r7, #8]
 800eb48:	2200      	movs	r2, #0
 800eb4a:	841a      	strh	r2, [r3, #32]
	}
 800eb4c:	bf00      	nop
 800eb4e:	3718      	adds	r7, #24
 800eb50:	46bd      	mov	sp, r7
 800eb52:	bd80      	pop	{r7, pc}
 800eb54:	20001ce8 	.word	0x20001ce8

0800eb58 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b08a      	sub	sp, #40	; 0x28
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	60f8      	str	r0, [r7, #12]
 800eb60:	60b9      	str	r1, [r7, #8]
 800eb62:	4613      	mov	r3, r2
 800eb64:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 800eb66:	2300      	movs	r3, #0
 800eb68:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800eb6a:	68bb      	ldr	r3, [r7, #8]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d03f      	beq.n	800ebf2 <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb72:	68bb      	ldr	r3, [r7, #8]
 800eb74:	623b      	str	r3, [r7, #32]
 800eb76:	6a3b      	ldr	r3, [r7, #32]
 800eb78:	685b      	ldr	r3, [r3, #4]
 800eb7a:	685a      	ldr	r2, [r3, #4]
 800eb7c:	6a3b      	ldr	r3, [r7, #32]
 800eb7e:	605a      	str	r2, [r3, #4]
 800eb80:	6a3b      	ldr	r3, [r7, #32]
 800eb82:	685a      	ldr	r2, [r3, #4]
 800eb84:	6a3b      	ldr	r3, [r7, #32]
 800eb86:	3308      	adds	r3, #8
 800eb88:	429a      	cmp	r2, r3
 800eb8a:	d104      	bne.n	800eb96 <prvListTasksWithinSingleList+0x3e>
 800eb8c:	6a3b      	ldr	r3, [r7, #32]
 800eb8e:	685b      	ldr	r3, [r3, #4]
 800eb90:	685a      	ldr	r2, [r3, #4]
 800eb92:	6a3b      	ldr	r3, [r7, #32]
 800eb94:	605a      	str	r2, [r3, #4]
 800eb96:	6a3b      	ldr	r3, [r7, #32]
 800eb98:	685b      	ldr	r3, [r3, #4]
 800eb9a:	68db      	ldr	r3, [r3, #12]
 800eb9c:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb9e:	68bb      	ldr	r3, [r7, #8]
 800eba0:	61bb      	str	r3, [r7, #24]
 800eba2:	69bb      	ldr	r3, [r7, #24]
 800eba4:	685b      	ldr	r3, [r3, #4]
 800eba6:	685a      	ldr	r2, [r3, #4]
 800eba8:	69bb      	ldr	r3, [r7, #24]
 800ebaa:	605a      	str	r2, [r3, #4]
 800ebac:	69bb      	ldr	r3, [r7, #24]
 800ebae:	685a      	ldr	r2, [r3, #4]
 800ebb0:	69bb      	ldr	r3, [r7, #24]
 800ebb2:	3308      	adds	r3, #8
 800ebb4:	429a      	cmp	r2, r3
 800ebb6:	d104      	bne.n	800ebc2 <prvListTasksWithinSingleList+0x6a>
 800ebb8:	69bb      	ldr	r3, [r7, #24]
 800ebba:	685b      	ldr	r3, [r3, #4]
 800ebbc:	685a      	ldr	r2, [r3, #4]
 800ebbe:	69bb      	ldr	r3, [r7, #24]
 800ebc0:	605a      	str	r2, [r3, #4]
 800ebc2:	69bb      	ldr	r3, [r7, #24]
 800ebc4:	685b      	ldr	r3, [r3, #4]
 800ebc6:	68db      	ldr	r3, [r3, #12]
 800ebc8:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 800ebca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ebcc:	4613      	mov	r3, r2
 800ebce:	00db      	lsls	r3, r3, #3
 800ebd0:	4413      	add	r3, r2
 800ebd2:	009b      	lsls	r3, r3, #2
 800ebd4:	461a      	mov	r2, r3
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	1899      	adds	r1, r3, r2
 800ebda:	79fb      	ldrb	r3, [r7, #7]
 800ebdc:	2201      	movs	r2, #1
 800ebde:	6978      	ldr	r0, [r7, #20]
 800ebe0:	f7ff ff54 	bl	800ea8c <vTaskGetInfo>
				uxTask++;
 800ebe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebe6:	3301      	adds	r3, #1
 800ebe8:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 800ebea:	697a      	ldr	r2, [r7, #20]
 800ebec:	69fb      	ldr	r3, [r7, #28]
 800ebee:	429a      	cmp	r2, r3
 800ebf0:	d1d5      	bne.n	800eb9e <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 800ebf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	3728      	adds	r7, #40	; 0x28
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	bd80      	pop	{r7, pc}

0800ebfc <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800ebfc:	b480      	push	{r7}
 800ebfe:	b085      	sub	sp, #20
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800ec04:	2300      	movs	r3, #0
 800ec06:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800ec08:	e005      	b.n	800ec16 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	3301      	adds	r3, #1
 800ec0e:	607b      	str	r3, [r7, #4]
			ulCount++;
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	3301      	adds	r3, #1
 800ec14:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	781b      	ldrb	r3, [r3, #0]
 800ec1a:	2ba5      	cmp	r3, #165	; 0xa5
 800ec1c:	d0f5      	beq.n	800ec0a <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	089b      	lsrs	r3, r3, #2
 800ec22:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	b29b      	uxth	r3, r3
	}
 800ec28:	4618      	mov	r0, r3
 800ec2a:	3714      	adds	r7, #20
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec32:	4770      	bx	lr

0800ec34 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b084      	sub	sp, #16
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	3358      	adds	r3, #88	; 0x58
 800ec40:	4618      	mov	r0, r3
 800ec42:	f001 ff93 	bl	8010b6c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d108      	bne.n	800ec62 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec54:	4618      	mov	r0, r3
 800ec56:	f001 f843 	bl	800fce0 <vPortFree>
				vPortFree( pxTCB );
 800ec5a:	6878      	ldr	r0, [r7, #4]
 800ec5c:	f001 f840 	bl	800fce0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ec60:	e018      	b.n	800ec94 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800ec68:	2b01      	cmp	r3, #1
 800ec6a:	d103      	bne.n	800ec74 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ec6c:	6878      	ldr	r0, [r7, #4]
 800ec6e:	f001 f837 	bl	800fce0 <vPortFree>
	}
 800ec72:	e00f      	b.n	800ec94 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800ec7a:	2b02      	cmp	r3, #2
 800ec7c:	d00a      	beq.n	800ec94 <prvDeleteTCB+0x60>
	__asm volatile
 800ec7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec82:	f383 8811 	msr	BASEPRI, r3
 800ec86:	f3bf 8f6f 	isb	sy
 800ec8a:	f3bf 8f4f 	dsb	sy
 800ec8e:	60fb      	str	r3, [r7, #12]
}
 800ec90:	bf00      	nop
 800ec92:	e7fe      	b.n	800ec92 <prvDeleteTCB+0x5e>
	}
 800ec94:	bf00      	nop
 800ec96:	3710      	adds	r7, #16
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	bd80      	pop	{r7, pc}

0800ec9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ec9c:	b480      	push	{r7}
 800ec9e:	b083      	sub	sp, #12
 800eca0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eca2:	4b0c      	ldr	r3, [pc, #48]	; (800ecd4 <prvResetNextTaskUnblockTime+0x38>)
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d104      	bne.n	800ecb6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ecac:	4b0a      	ldr	r3, [pc, #40]	; (800ecd8 <prvResetNextTaskUnblockTime+0x3c>)
 800ecae:	f04f 32ff 	mov.w	r2, #4294967295
 800ecb2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ecb4:	e008      	b.n	800ecc8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ecb6:	4b07      	ldr	r3, [pc, #28]	; (800ecd4 <prvResetNextTaskUnblockTime+0x38>)
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	68db      	ldr	r3, [r3, #12]
 800ecbc:	68db      	ldr	r3, [r3, #12]
 800ecbe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	685b      	ldr	r3, [r3, #4]
 800ecc4:	4a04      	ldr	r2, [pc, #16]	; (800ecd8 <prvResetNextTaskUnblockTime+0x3c>)
 800ecc6:	6013      	str	r3, [r2, #0]
}
 800ecc8:	bf00      	nop
 800ecca:	370c      	adds	r7, #12
 800eccc:	46bd      	mov	sp, r7
 800ecce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd2:	4770      	bx	lr
 800ecd4:	20002174 	.word	0x20002174
 800ecd8:	200021dc 	.word	0x200021dc

0800ecdc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ecdc:	b480      	push	{r7}
 800ecde:	b083      	sub	sp, #12
 800ece0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ece2:	4b0b      	ldr	r3, [pc, #44]	; (800ed10 <xTaskGetSchedulerState+0x34>)
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d102      	bne.n	800ecf0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ecea:	2301      	movs	r3, #1
 800ecec:	607b      	str	r3, [r7, #4]
 800ecee:	e008      	b.n	800ed02 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ecf0:	4b08      	ldr	r3, [pc, #32]	; (800ed14 <xTaskGetSchedulerState+0x38>)
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d102      	bne.n	800ecfe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ecf8:	2302      	movs	r3, #2
 800ecfa:	607b      	str	r3, [r7, #4]
 800ecfc:	e001      	b.n	800ed02 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ed02:	687b      	ldr	r3, [r7, #4]
	}
 800ed04:	4618      	mov	r0, r3
 800ed06:	370c      	adds	r7, #12
 800ed08:	46bd      	mov	sp, r7
 800ed0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0e:	4770      	bx	lr
 800ed10:	200021c8 	.word	0x200021c8
 800ed14:	200021e4 	.word	0x200021e4

0800ed18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b086      	sub	sp, #24
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ed24:	2300      	movs	r3, #0
 800ed26:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d056      	beq.n	800eddc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ed2e:	4b2e      	ldr	r3, [pc, #184]	; (800ede8 <xTaskPriorityDisinherit+0xd0>)
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	693a      	ldr	r2, [r7, #16]
 800ed34:	429a      	cmp	r2, r3
 800ed36:	d00a      	beq.n	800ed4e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ed38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed3c:	f383 8811 	msr	BASEPRI, r3
 800ed40:	f3bf 8f6f 	isb	sy
 800ed44:	f3bf 8f4f 	dsb	sy
 800ed48:	60fb      	str	r3, [r7, #12]
}
 800ed4a:	bf00      	nop
 800ed4c:	e7fe      	b.n	800ed4c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ed4e:	693b      	ldr	r3, [r7, #16]
 800ed50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d10a      	bne.n	800ed6c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ed56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed5a:	f383 8811 	msr	BASEPRI, r3
 800ed5e:	f3bf 8f6f 	isb	sy
 800ed62:	f3bf 8f4f 	dsb	sy
 800ed66:	60bb      	str	r3, [r7, #8]
}
 800ed68:	bf00      	nop
 800ed6a:	e7fe      	b.n	800ed6a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ed6c:	693b      	ldr	r3, [r7, #16]
 800ed6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed70:	1e5a      	subs	r2, r3, #1
 800ed72:	693b      	ldr	r3, [r7, #16]
 800ed74:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ed76:	693b      	ldr	r3, [r7, #16]
 800ed78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed7a:	693b      	ldr	r3, [r7, #16]
 800ed7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ed7e:	429a      	cmp	r2, r3
 800ed80:	d02c      	beq.n	800eddc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ed82:	693b      	ldr	r3, [r7, #16]
 800ed84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d128      	bne.n	800eddc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ed8a:	693b      	ldr	r3, [r7, #16]
 800ed8c:	3304      	adds	r3, #4
 800ed8e:	4618      	mov	r0, r3
 800ed90:	f7fe f99e 	bl	800d0d0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ed94:	693b      	ldr	r3, [r7, #16]
 800ed96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ed98:	693b      	ldr	r3, [r7, #16]
 800ed9a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ed9c:	693b      	ldr	r3, [r7, #16]
 800ed9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eda0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800eda4:	693b      	ldr	r3, [r7, #16]
 800eda6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800eda8:	693b      	ldr	r3, [r7, #16]
 800edaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800edac:	4b0f      	ldr	r3, [pc, #60]	; (800edec <xTaskPriorityDisinherit+0xd4>)
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	429a      	cmp	r2, r3
 800edb2:	d903      	bls.n	800edbc <xTaskPriorityDisinherit+0xa4>
 800edb4:	693b      	ldr	r3, [r7, #16]
 800edb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800edb8:	4a0c      	ldr	r2, [pc, #48]	; (800edec <xTaskPriorityDisinherit+0xd4>)
 800edba:	6013      	str	r3, [r2, #0]
 800edbc:	693b      	ldr	r3, [r7, #16]
 800edbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800edc0:	4613      	mov	r3, r2
 800edc2:	009b      	lsls	r3, r3, #2
 800edc4:	4413      	add	r3, r2
 800edc6:	009b      	lsls	r3, r3, #2
 800edc8:	4a09      	ldr	r2, [pc, #36]	; (800edf0 <xTaskPriorityDisinherit+0xd8>)
 800edca:	441a      	add	r2, r3
 800edcc:	693b      	ldr	r3, [r7, #16]
 800edce:	3304      	adds	r3, #4
 800edd0:	4619      	mov	r1, r3
 800edd2:	4610      	mov	r0, r2
 800edd4:	f7fe f91f 	bl	800d016 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800edd8:	2301      	movs	r3, #1
 800edda:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800eddc:	697b      	ldr	r3, [r7, #20]
	}
 800edde:	4618      	mov	r0, r3
 800ede0:	3718      	adds	r7, #24
 800ede2:	46bd      	mov	sp, r7
 800ede4:	bd80      	pop	{r7, pc}
 800ede6:	bf00      	nop
 800ede8:	20001ce8 	.word	0x20001ce8
 800edec:	200021c4 	.word	0x200021c4
 800edf0:	20001cec 	.word	0x20001cec

0800edf4 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b084      	sub	sp, #16
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	6078      	str	r0, [r7, #4]
 800edfc:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 800edfe:	6839      	ldr	r1, [r7, #0]
 800ee00:	6878      	ldr	r0, [r7, #4]
 800ee02:	f001 ff3f 	bl	8010c84 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800ee06:	6878      	ldr	r0, [r7, #4]
 800ee08:	f7f1 f9ea 	bl	80001e0 <strlen>
 800ee0c:	60f8      	str	r0, [r7, #12]
 800ee0e:	e007      	b.n	800ee20 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 800ee10:	687a      	ldr	r2, [r7, #4]
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	4413      	add	r3, r2
 800ee16:	2220      	movs	r2, #32
 800ee18:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	3301      	adds	r3, #1
 800ee1e:	60fb      	str	r3, [r7, #12]
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	2b0e      	cmp	r3, #14
 800ee24:	d9f4      	bls.n	800ee10 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 800ee26:	687a      	ldr	r2, [r7, #4]
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	4413      	add	r3, r2
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 800ee30:	687a      	ldr	r2, [r7, #4]
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	4413      	add	r3, r2
	}
 800ee36:	4618      	mov	r0, r3
 800ee38:	3710      	adds	r7, #16
 800ee3a:	46bd      	mov	sp, r7
 800ee3c:	bd80      	pop	{r7, pc}
	...

0800ee40 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 800ee40:	b590      	push	{r4, r7, lr}
 800ee42:	b089      	sub	sp, #36	; 0x24
 800ee44:	af02      	add	r7, sp, #8
 800ee46:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	2200      	movs	r2, #0
 800ee4c:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800ee4e:	4b45      	ldr	r3, [pc, #276]	; (800ef64 <vTaskList+0x124>)
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 800ee54:	4b43      	ldr	r3, [pc, #268]	; (800ef64 <vTaskList+0x124>)
 800ee56:	681a      	ldr	r2, [r3, #0]
 800ee58:	4613      	mov	r3, r2
 800ee5a:	00db      	lsls	r3, r3, #3
 800ee5c:	4413      	add	r3, r2
 800ee5e:	009b      	lsls	r3, r3, #2
 800ee60:	4618      	mov	r0, r3
 800ee62:	f000 fe71 	bl	800fb48 <pvPortMalloc>
 800ee66:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 800ee68:	68bb      	ldr	r3, [r7, #8]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d076      	beq.n	800ef5c <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 800ee6e:	2200      	movs	r2, #0
 800ee70:	68f9      	ldr	r1, [r7, #12]
 800ee72:	68b8      	ldr	r0, [r7, #8]
 800ee74:	f7ff fa80 	bl	800e378 <uxTaskGetSystemState>
 800ee78:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	617b      	str	r3, [r7, #20]
 800ee7e:	e066      	b.n	800ef4e <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 800ee80:	697a      	ldr	r2, [r7, #20]
 800ee82:	4613      	mov	r3, r2
 800ee84:	00db      	lsls	r3, r3, #3
 800ee86:	4413      	add	r3, r2
 800ee88:	009b      	lsls	r3, r3, #2
 800ee8a:	461a      	mov	r2, r3
 800ee8c:	68bb      	ldr	r3, [r7, #8]
 800ee8e:	4413      	add	r3, r2
 800ee90:	7b1b      	ldrb	r3, [r3, #12]
 800ee92:	2b04      	cmp	r3, #4
 800ee94:	d81b      	bhi.n	800eece <vTaskList+0x8e>
 800ee96:	a201      	add	r2, pc, #4	; (adr r2, 800ee9c <vTaskList+0x5c>)
 800ee98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee9c:	0800eeb1 	.word	0x0800eeb1
 800eea0:	0800eeb7 	.word	0x0800eeb7
 800eea4:	0800eebd 	.word	0x0800eebd
 800eea8:	0800eec3 	.word	0x0800eec3
 800eeac:	0800eec9 	.word	0x0800eec9
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 800eeb0:	2358      	movs	r3, #88	; 0x58
 800eeb2:	74fb      	strb	r3, [r7, #19]
										break;
 800eeb4:	e00e      	b.n	800eed4 <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 800eeb6:	2352      	movs	r3, #82	; 0x52
 800eeb8:	74fb      	strb	r3, [r7, #19]
										break;
 800eeba:	e00b      	b.n	800eed4 <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 800eebc:	2342      	movs	r3, #66	; 0x42
 800eebe:	74fb      	strb	r3, [r7, #19]
										break;
 800eec0:	e008      	b.n	800eed4 <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 800eec2:	2353      	movs	r3, #83	; 0x53
 800eec4:	74fb      	strb	r3, [r7, #19]
										break;
 800eec6:	e005      	b.n	800eed4 <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 800eec8:	2344      	movs	r3, #68	; 0x44
 800eeca:	74fb      	strb	r3, [r7, #19]
										break;
 800eecc:	e002      	b.n	800eed4 <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 800eece:	2300      	movs	r3, #0
 800eed0:	74fb      	strb	r3, [r7, #19]
										break;
 800eed2:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800eed4:	697a      	ldr	r2, [r7, #20]
 800eed6:	4613      	mov	r3, r2
 800eed8:	00db      	lsls	r3, r3, #3
 800eeda:	4413      	add	r3, r2
 800eedc:	009b      	lsls	r3, r3, #2
 800eede:	461a      	mov	r2, r3
 800eee0:	68bb      	ldr	r3, [r7, #8]
 800eee2:	4413      	add	r3, r2
 800eee4:	685b      	ldr	r3, [r3, #4]
 800eee6:	4619      	mov	r1, r3
 800eee8:	6878      	ldr	r0, [r7, #4]
 800eeea:	f7ff ff83 	bl	800edf4 <prvWriteNameToBuffer>
 800eeee:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800eef0:	7cf9      	ldrb	r1, [r7, #19]
 800eef2:	697a      	ldr	r2, [r7, #20]
 800eef4:	4613      	mov	r3, r2
 800eef6:	00db      	lsls	r3, r3, #3
 800eef8:	4413      	add	r3, r2
 800eefa:	009b      	lsls	r3, r3, #2
 800eefc:	461a      	mov	r2, r3
 800eefe:	68bb      	ldr	r3, [r7, #8]
 800ef00:	4413      	add	r3, r2
 800ef02:	6918      	ldr	r0, [r3, #16]
 800ef04:	697a      	ldr	r2, [r7, #20]
 800ef06:	4613      	mov	r3, r2
 800ef08:	00db      	lsls	r3, r3, #3
 800ef0a:	4413      	add	r3, r2
 800ef0c:	009b      	lsls	r3, r3, #2
 800ef0e:	461a      	mov	r2, r3
 800ef10:	68bb      	ldr	r3, [r7, #8]
 800ef12:	4413      	add	r3, r2
 800ef14:	8c1b      	ldrh	r3, [r3, #32]
 800ef16:	461c      	mov	r4, r3
 800ef18:	697a      	ldr	r2, [r7, #20]
 800ef1a:	4613      	mov	r3, r2
 800ef1c:	00db      	lsls	r3, r3, #3
 800ef1e:	4413      	add	r3, r2
 800ef20:	009b      	lsls	r3, r3, #2
 800ef22:	461a      	mov	r2, r3
 800ef24:	68bb      	ldr	r3, [r7, #8]
 800ef26:	4413      	add	r3, r2
 800ef28:	689b      	ldr	r3, [r3, #8]
 800ef2a:	9301      	str	r3, [sp, #4]
 800ef2c:	9400      	str	r4, [sp, #0]
 800ef2e:	4603      	mov	r3, r0
 800ef30:	460a      	mov	r2, r1
 800ef32:	490d      	ldr	r1, [pc, #52]	; (800ef68 <vTaskList+0x128>)
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f001 fe85 	bl	8010c44 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 800ef3a:	6878      	ldr	r0, [r7, #4]
 800ef3c:	f7f1 f950 	bl	80001e0 <strlen>
 800ef40:	4602      	mov	r2, r0
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	4413      	add	r3, r2
 800ef46:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 800ef48:	697b      	ldr	r3, [r7, #20]
 800ef4a:	3301      	adds	r3, #1
 800ef4c:	617b      	str	r3, [r7, #20]
 800ef4e:	697a      	ldr	r2, [r7, #20]
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	429a      	cmp	r2, r3
 800ef54:	d394      	bcc.n	800ee80 <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 800ef56:	68b8      	ldr	r0, [r7, #8]
 800ef58:	f000 fec2 	bl	800fce0 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ef5c:	bf00      	nop
 800ef5e:	371c      	adds	r7, #28
 800ef60:	46bd      	mov	sp, r7
 800ef62:	bd90      	pop	{r4, r7, pc}
 800ef64:	200021bc 	.word	0x200021bc
 800ef68:	0801169c 	.word	0x0801169c

0800ef6c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b084      	sub	sp, #16
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
 800ef74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ef76:	4b21      	ldr	r3, [pc, #132]	; (800effc <prvAddCurrentTaskToDelayedList+0x90>)
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ef7c:	4b20      	ldr	r3, [pc, #128]	; (800f000 <prvAddCurrentTaskToDelayedList+0x94>)
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	3304      	adds	r3, #4
 800ef82:	4618      	mov	r0, r3
 800ef84:	f7fe f8a4 	bl	800d0d0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef8e:	d10a      	bne.n	800efa6 <prvAddCurrentTaskToDelayedList+0x3a>
 800ef90:	683b      	ldr	r3, [r7, #0]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d007      	beq.n	800efa6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ef96:	4b1a      	ldr	r3, [pc, #104]	; (800f000 <prvAddCurrentTaskToDelayedList+0x94>)
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	3304      	adds	r3, #4
 800ef9c:	4619      	mov	r1, r3
 800ef9e:	4819      	ldr	r0, [pc, #100]	; (800f004 <prvAddCurrentTaskToDelayedList+0x98>)
 800efa0:	f7fe f839 	bl	800d016 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800efa4:	e026      	b.n	800eff4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800efa6:	68fa      	ldr	r2, [r7, #12]
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	4413      	add	r3, r2
 800efac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800efae:	4b14      	ldr	r3, [pc, #80]	; (800f000 <prvAddCurrentTaskToDelayedList+0x94>)
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	68ba      	ldr	r2, [r7, #8]
 800efb4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800efb6:	68ba      	ldr	r2, [r7, #8]
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	429a      	cmp	r2, r3
 800efbc:	d209      	bcs.n	800efd2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800efbe:	4b12      	ldr	r3, [pc, #72]	; (800f008 <prvAddCurrentTaskToDelayedList+0x9c>)
 800efc0:	681a      	ldr	r2, [r3, #0]
 800efc2:	4b0f      	ldr	r3, [pc, #60]	; (800f000 <prvAddCurrentTaskToDelayedList+0x94>)
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	3304      	adds	r3, #4
 800efc8:	4619      	mov	r1, r3
 800efca:	4610      	mov	r0, r2
 800efcc:	f7fe f847 	bl	800d05e <vListInsert>
}
 800efd0:	e010      	b.n	800eff4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800efd2:	4b0e      	ldr	r3, [pc, #56]	; (800f00c <prvAddCurrentTaskToDelayedList+0xa0>)
 800efd4:	681a      	ldr	r2, [r3, #0]
 800efd6:	4b0a      	ldr	r3, [pc, #40]	; (800f000 <prvAddCurrentTaskToDelayedList+0x94>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	3304      	adds	r3, #4
 800efdc:	4619      	mov	r1, r3
 800efde:	4610      	mov	r0, r2
 800efe0:	f7fe f83d 	bl	800d05e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800efe4:	4b0a      	ldr	r3, [pc, #40]	; (800f010 <prvAddCurrentTaskToDelayedList+0xa4>)
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	68ba      	ldr	r2, [r7, #8]
 800efea:	429a      	cmp	r2, r3
 800efec:	d202      	bcs.n	800eff4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800efee:	4a08      	ldr	r2, [pc, #32]	; (800f010 <prvAddCurrentTaskToDelayedList+0xa4>)
 800eff0:	68bb      	ldr	r3, [r7, #8]
 800eff2:	6013      	str	r3, [r2, #0]
}
 800eff4:	bf00      	nop
 800eff6:	3710      	adds	r7, #16
 800eff8:	46bd      	mov	sp, r7
 800effa:	bd80      	pop	{r7, pc}
 800effc:	200021c0 	.word	0x200021c0
 800f000:	20001ce8 	.word	0x20001ce8
 800f004:	200021a8 	.word	0x200021a8
 800f008:	20002178 	.word	0x20002178
 800f00c:	20002174 	.word	0x20002174
 800f010:	200021dc 	.word	0x200021dc

0800f014 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f014:	b580      	push	{r7, lr}
 800f016:	b08a      	sub	sp, #40	; 0x28
 800f018:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f01a:	2300      	movs	r3, #0
 800f01c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f01e:	f000 fb07 	bl	800f630 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f022:	4b1c      	ldr	r3, [pc, #112]	; (800f094 <xTimerCreateTimerTask+0x80>)
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d021      	beq.n	800f06e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f02a:	2300      	movs	r3, #0
 800f02c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f02e:	2300      	movs	r3, #0
 800f030:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f032:	1d3a      	adds	r2, r7, #4
 800f034:	f107 0108 	add.w	r1, r7, #8
 800f038:	f107 030c 	add.w	r3, r7, #12
 800f03c:	4618      	mov	r0, r3
 800f03e:	f7fd ffa3 	bl	800cf88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f042:	6879      	ldr	r1, [r7, #4]
 800f044:	68bb      	ldr	r3, [r7, #8]
 800f046:	68fa      	ldr	r2, [r7, #12]
 800f048:	9202      	str	r2, [sp, #8]
 800f04a:	9301      	str	r3, [sp, #4]
 800f04c:	2302      	movs	r3, #2
 800f04e:	9300      	str	r3, [sp, #0]
 800f050:	2300      	movs	r3, #0
 800f052:	460a      	mov	r2, r1
 800f054:	4910      	ldr	r1, [pc, #64]	; (800f098 <xTimerCreateTimerTask+0x84>)
 800f056:	4811      	ldr	r0, [pc, #68]	; (800f09c <xTimerCreateTimerTask+0x88>)
 800f058:	f7fe fe0a 	bl	800dc70 <xTaskCreateStatic>
 800f05c:	4603      	mov	r3, r0
 800f05e:	4a10      	ldr	r2, [pc, #64]	; (800f0a0 <xTimerCreateTimerTask+0x8c>)
 800f060:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f062:	4b0f      	ldr	r3, [pc, #60]	; (800f0a0 <xTimerCreateTimerTask+0x8c>)
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	2b00      	cmp	r3, #0
 800f068:	d001      	beq.n	800f06e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f06a:	2301      	movs	r3, #1
 800f06c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f06e:	697b      	ldr	r3, [r7, #20]
 800f070:	2b00      	cmp	r3, #0
 800f072:	d10a      	bne.n	800f08a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800f074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f078:	f383 8811 	msr	BASEPRI, r3
 800f07c:	f3bf 8f6f 	isb	sy
 800f080:	f3bf 8f4f 	dsb	sy
 800f084:	613b      	str	r3, [r7, #16]
}
 800f086:	bf00      	nop
 800f088:	e7fe      	b.n	800f088 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f08a:	697b      	ldr	r3, [r7, #20]
}
 800f08c:	4618      	mov	r0, r3
 800f08e:	3718      	adds	r7, #24
 800f090:	46bd      	mov	sp, r7
 800f092:	bd80      	pop	{r7, pc}
 800f094:	20002220 	.word	0x20002220
 800f098:	080116c4 	.word	0x080116c4
 800f09c:	0800f1d9 	.word	0x0800f1d9
 800f0a0:	20002224 	.word	0x20002224

0800f0a4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	b08a      	sub	sp, #40	; 0x28
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	60f8      	str	r0, [r7, #12]
 800f0ac:	60b9      	str	r1, [r7, #8]
 800f0ae:	607a      	str	r2, [r7, #4]
 800f0b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d10a      	bne.n	800f0d2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800f0bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0c0:	f383 8811 	msr	BASEPRI, r3
 800f0c4:	f3bf 8f6f 	isb	sy
 800f0c8:	f3bf 8f4f 	dsb	sy
 800f0cc:	623b      	str	r3, [r7, #32]
}
 800f0ce:	bf00      	nop
 800f0d0:	e7fe      	b.n	800f0d0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f0d2:	4b1a      	ldr	r3, [pc, #104]	; (800f13c <xTimerGenericCommand+0x98>)
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d02a      	beq.n	800f130 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f0da:	68bb      	ldr	r3, [r7, #8]
 800f0dc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f0e6:	68bb      	ldr	r3, [r7, #8]
 800f0e8:	2b05      	cmp	r3, #5
 800f0ea:	dc18      	bgt.n	800f11e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f0ec:	f7ff fdf6 	bl	800ecdc <xTaskGetSchedulerState>
 800f0f0:	4603      	mov	r3, r0
 800f0f2:	2b02      	cmp	r3, #2
 800f0f4:	d109      	bne.n	800f10a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f0f6:	4b11      	ldr	r3, [pc, #68]	; (800f13c <xTimerGenericCommand+0x98>)
 800f0f8:	6818      	ldr	r0, [r3, #0]
 800f0fa:	f107 0110 	add.w	r1, r7, #16
 800f0fe:	2300      	movs	r3, #0
 800f100:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f102:	f7fe f94d 	bl	800d3a0 <xQueueGenericSend>
 800f106:	6278      	str	r0, [r7, #36]	; 0x24
 800f108:	e012      	b.n	800f130 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f10a:	4b0c      	ldr	r3, [pc, #48]	; (800f13c <xTimerGenericCommand+0x98>)
 800f10c:	6818      	ldr	r0, [r3, #0]
 800f10e:	f107 0110 	add.w	r1, r7, #16
 800f112:	2300      	movs	r3, #0
 800f114:	2200      	movs	r2, #0
 800f116:	f7fe f943 	bl	800d3a0 <xQueueGenericSend>
 800f11a:	6278      	str	r0, [r7, #36]	; 0x24
 800f11c:	e008      	b.n	800f130 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f11e:	4b07      	ldr	r3, [pc, #28]	; (800f13c <xTimerGenericCommand+0x98>)
 800f120:	6818      	ldr	r0, [r3, #0]
 800f122:	f107 0110 	add.w	r1, r7, #16
 800f126:	2300      	movs	r3, #0
 800f128:	683a      	ldr	r2, [r7, #0]
 800f12a:	f7fe fa37 	bl	800d59c <xQueueGenericSendFromISR>
 800f12e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f132:	4618      	mov	r0, r3
 800f134:	3728      	adds	r7, #40	; 0x28
 800f136:	46bd      	mov	sp, r7
 800f138:	bd80      	pop	{r7, pc}
 800f13a:	bf00      	nop
 800f13c:	20002220 	.word	0x20002220

0800f140 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f140:	b580      	push	{r7, lr}
 800f142:	b088      	sub	sp, #32
 800f144:	af02      	add	r7, sp, #8
 800f146:	6078      	str	r0, [r7, #4]
 800f148:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f14a:	4b22      	ldr	r3, [pc, #136]	; (800f1d4 <prvProcessExpiredTimer+0x94>)
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	68db      	ldr	r3, [r3, #12]
 800f150:	68db      	ldr	r3, [r3, #12]
 800f152:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f154:	697b      	ldr	r3, [r7, #20]
 800f156:	3304      	adds	r3, #4
 800f158:	4618      	mov	r0, r3
 800f15a:	f7fd ffb9 	bl	800d0d0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f15e:	697b      	ldr	r3, [r7, #20]
 800f160:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f164:	f003 0304 	and.w	r3, r3, #4
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d022      	beq.n	800f1b2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f16c:	697b      	ldr	r3, [r7, #20]
 800f16e:	699a      	ldr	r2, [r3, #24]
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	18d1      	adds	r1, r2, r3
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	683a      	ldr	r2, [r7, #0]
 800f178:	6978      	ldr	r0, [r7, #20]
 800f17a:	f000 f8d1 	bl	800f320 <prvInsertTimerInActiveList>
 800f17e:	4603      	mov	r3, r0
 800f180:	2b00      	cmp	r3, #0
 800f182:	d01f      	beq.n	800f1c4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f184:	2300      	movs	r3, #0
 800f186:	9300      	str	r3, [sp, #0]
 800f188:	2300      	movs	r3, #0
 800f18a:	687a      	ldr	r2, [r7, #4]
 800f18c:	2100      	movs	r1, #0
 800f18e:	6978      	ldr	r0, [r7, #20]
 800f190:	f7ff ff88 	bl	800f0a4 <xTimerGenericCommand>
 800f194:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f196:	693b      	ldr	r3, [r7, #16]
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d113      	bne.n	800f1c4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800f19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1a0:	f383 8811 	msr	BASEPRI, r3
 800f1a4:	f3bf 8f6f 	isb	sy
 800f1a8:	f3bf 8f4f 	dsb	sy
 800f1ac:	60fb      	str	r3, [r7, #12]
}
 800f1ae:	bf00      	nop
 800f1b0:	e7fe      	b.n	800f1b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f1b2:	697b      	ldr	r3, [r7, #20]
 800f1b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f1b8:	f023 0301 	bic.w	r3, r3, #1
 800f1bc:	b2da      	uxtb	r2, r3
 800f1be:	697b      	ldr	r3, [r7, #20]
 800f1c0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f1c4:	697b      	ldr	r3, [r7, #20]
 800f1c6:	6a1b      	ldr	r3, [r3, #32]
 800f1c8:	6978      	ldr	r0, [r7, #20]
 800f1ca:	4798      	blx	r3
}
 800f1cc:	bf00      	nop
 800f1ce:	3718      	adds	r7, #24
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	bd80      	pop	{r7, pc}
 800f1d4:	20002218 	.word	0x20002218

0800f1d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f1d8:	b580      	push	{r7, lr}
 800f1da:	b084      	sub	sp, #16
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f1e0:	f107 0308 	add.w	r3, r7, #8
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	f000 f857 	bl	800f298 <prvGetNextExpireTime>
 800f1ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f1ec:	68bb      	ldr	r3, [r7, #8]
 800f1ee:	4619      	mov	r1, r3
 800f1f0:	68f8      	ldr	r0, [r7, #12]
 800f1f2:	f000 f803 	bl	800f1fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f1f6:	f000 f8d5 	bl	800f3a4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f1fa:	e7f1      	b.n	800f1e0 <prvTimerTask+0x8>

0800f1fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b084      	sub	sp, #16
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
 800f204:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f206:	f7fe fffb 	bl	800e200 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f20a:	f107 0308 	add.w	r3, r7, #8
 800f20e:	4618      	mov	r0, r3
 800f210:	f000 f866 	bl	800f2e0 <prvSampleTimeNow>
 800f214:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f216:	68bb      	ldr	r3, [r7, #8]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d130      	bne.n	800f27e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f21c:	683b      	ldr	r3, [r7, #0]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d10a      	bne.n	800f238 <prvProcessTimerOrBlockTask+0x3c>
 800f222:	687a      	ldr	r2, [r7, #4]
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	429a      	cmp	r2, r3
 800f228:	d806      	bhi.n	800f238 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f22a:	f7fe fff7 	bl	800e21c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f22e:	68f9      	ldr	r1, [r7, #12]
 800f230:	6878      	ldr	r0, [r7, #4]
 800f232:	f7ff ff85 	bl	800f140 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f236:	e024      	b.n	800f282 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f238:	683b      	ldr	r3, [r7, #0]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d008      	beq.n	800f250 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f23e:	4b13      	ldr	r3, [pc, #76]	; (800f28c <prvProcessTimerOrBlockTask+0x90>)
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	2b00      	cmp	r3, #0
 800f246:	d101      	bne.n	800f24c <prvProcessTimerOrBlockTask+0x50>
 800f248:	2301      	movs	r3, #1
 800f24a:	e000      	b.n	800f24e <prvProcessTimerOrBlockTask+0x52>
 800f24c:	2300      	movs	r3, #0
 800f24e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f250:	4b0f      	ldr	r3, [pc, #60]	; (800f290 <prvProcessTimerOrBlockTask+0x94>)
 800f252:	6818      	ldr	r0, [r3, #0]
 800f254:	687a      	ldr	r2, [r7, #4]
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	1ad3      	subs	r3, r2, r3
 800f25a:	683a      	ldr	r2, [r7, #0]
 800f25c:	4619      	mov	r1, r3
 800f25e:	f7fe fcd3 	bl	800dc08 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f262:	f7fe ffdb 	bl	800e21c <xTaskResumeAll>
 800f266:	4603      	mov	r3, r0
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d10a      	bne.n	800f282 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f26c:	4b09      	ldr	r3, [pc, #36]	; (800f294 <prvProcessTimerOrBlockTask+0x98>)
 800f26e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f272:	601a      	str	r2, [r3, #0]
 800f274:	f3bf 8f4f 	dsb	sy
 800f278:	f3bf 8f6f 	isb	sy
}
 800f27c:	e001      	b.n	800f282 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f27e:	f7fe ffcd 	bl	800e21c <xTaskResumeAll>
}
 800f282:	bf00      	nop
 800f284:	3710      	adds	r7, #16
 800f286:	46bd      	mov	sp, r7
 800f288:	bd80      	pop	{r7, pc}
 800f28a:	bf00      	nop
 800f28c:	2000221c 	.word	0x2000221c
 800f290:	20002220 	.word	0x20002220
 800f294:	e000ed04 	.word	0xe000ed04

0800f298 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f298:	b480      	push	{r7}
 800f29a:	b085      	sub	sp, #20
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f2a0:	4b0e      	ldr	r3, [pc, #56]	; (800f2dc <prvGetNextExpireTime+0x44>)
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d101      	bne.n	800f2ae <prvGetNextExpireTime+0x16>
 800f2aa:	2201      	movs	r2, #1
 800f2ac:	e000      	b.n	800f2b0 <prvGetNextExpireTime+0x18>
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d105      	bne.n	800f2c8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f2bc:	4b07      	ldr	r3, [pc, #28]	; (800f2dc <prvGetNextExpireTime+0x44>)
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	68db      	ldr	r3, [r3, #12]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	60fb      	str	r3, [r7, #12]
 800f2c6:	e001      	b.n	800f2cc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f2cc:	68fb      	ldr	r3, [r7, #12]
}
 800f2ce:	4618      	mov	r0, r3
 800f2d0:	3714      	adds	r7, #20
 800f2d2:	46bd      	mov	sp, r7
 800f2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d8:	4770      	bx	lr
 800f2da:	bf00      	nop
 800f2dc:	20002218 	.word	0x20002218

0800f2e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f2e0:	b580      	push	{r7, lr}
 800f2e2:	b084      	sub	sp, #16
 800f2e4:	af00      	add	r7, sp, #0
 800f2e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f2e8:	f7ff f836 	bl	800e358 <xTaskGetTickCount>
 800f2ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f2ee:	4b0b      	ldr	r3, [pc, #44]	; (800f31c <prvSampleTimeNow+0x3c>)
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	68fa      	ldr	r2, [r7, #12]
 800f2f4:	429a      	cmp	r2, r3
 800f2f6:	d205      	bcs.n	800f304 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f2f8:	f000 f936 	bl	800f568 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	2201      	movs	r2, #1
 800f300:	601a      	str	r2, [r3, #0]
 800f302:	e002      	b.n	800f30a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	2200      	movs	r2, #0
 800f308:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f30a:	4a04      	ldr	r2, [pc, #16]	; (800f31c <prvSampleTimeNow+0x3c>)
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f310:	68fb      	ldr	r3, [r7, #12]
}
 800f312:	4618      	mov	r0, r3
 800f314:	3710      	adds	r7, #16
 800f316:	46bd      	mov	sp, r7
 800f318:	bd80      	pop	{r7, pc}
 800f31a:	bf00      	nop
 800f31c:	20002228 	.word	0x20002228

0800f320 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f320:	b580      	push	{r7, lr}
 800f322:	b086      	sub	sp, #24
 800f324:	af00      	add	r7, sp, #0
 800f326:	60f8      	str	r0, [r7, #12]
 800f328:	60b9      	str	r1, [r7, #8]
 800f32a:	607a      	str	r2, [r7, #4]
 800f32c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f32e:	2300      	movs	r3, #0
 800f330:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	68ba      	ldr	r2, [r7, #8]
 800f336:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	68fa      	ldr	r2, [r7, #12]
 800f33c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f33e:	68ba      	ldr	r2, [r7, #8]
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	429a      	cmp	r2, r3
 800f344:	d812      	bhi.n	800f36c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f346:	687a      	ldr	r2, [r7, #4]
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	1ad2      	subs	r2, r2, r3
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	699b      	ldr	r3, [r3, #24]
 800f350:	429a      	cmp	r2, r3
 800f352:	d302      	bcc.n	800f35a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f354:	2301      	movs	r3, #1
 800f356:	617b      	str	r3, [r7, #20]
 800f358:	e01b      	b.n	800f392 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f35a:	4b10      	ldr	r3, [pc, #64]	; (800f39c <prvInsertTimerInActiveList+0x7c>)
 800f35c:	681a      	ldr	r2, [r3, #0]
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	3304      	adds	r3, #4
 800f362:	4619      	mov	r1, r3
 800f364:	4610      	mov	r0, r2
 800f366:	f7fd fe7a 	bl	800d05e <vListInsert>
 800f36a:	e012      	b.n	800f392 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f36c:	687a      	ldr	r2, [r7, #4]
 800f36e:	683b      	ldr	r3, [r7, #0]
 800f370:	429a      	cmp	r2, r3
 800f372:	d206      	bcs.n	800f382 <prvInsertTimerInActiveList+0x62>
 800f374:	68ba      	ldr	r2, [r7, #8]
 800f376:	683b      	ldr	r3, [r7, #0]
 800f378:	429a      	cmp	r2, r3
 800f37a:	d302      	bcc.n	800f382 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f37c:	2301      	movs	r3, #1
 800f37e:	617b      	str	r3, [r7, #20]
 800f380:	e007      	b.n	800f392 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f382:	4b07      	ldr	r3, [pc, #28]	; (800f3a0 <prvInsertTimerInActiveList+0x80>)
 800f384:	681a      	ldr	r2, [r3, #0]
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	3304      	adds	r3, #4
 800f38a:	4619      	mov	r1, r3
 800f38c:	4610      	mov	r0, r2
 800f38e:	f7fd fe66 	bl	800d05e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f392:	697b      	ldr	r3, [r7, #20]
}
 800f394:	4618      	mov	r0, r3
 800f396:	3718      	adds	r7, #24
 800f398:	46bd      	mov	sp, r7
 800f39a:	bd80      	pop	{r7, pc}
 800f39c:	2000221c 	.word	0x2000221c
 800f3a0:	20002218 	.word	0x20002218

0800f3a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f3a4:	b580      	push	{r7, lr}
 800f3a6:	b08e      	sub	sp, #56	; 0x38
 800f3a8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f3aa:	e0ca      	b.n	800f542 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	da18      	bge.n	800f3e4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f3b2:	1d3b      	adds	r3, r7, #4
 800f3b4:	3304      	adds	r3, #4
 800f3b6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f3b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d10a      	bne.n	800f3d4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800f3be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3c2:	f383 8811 	msr	BASEPRI, r3
 800f3c6:	f3bf 8f6f 	isb	sy
 800f3ca:	f3bf 8f4f 	dsb	sy
 800f3ce:	61fb      	str	r3, [r7, #28]
}
 800f3d0:	bf00      	nop
 800f3d2:	e7fe      	b.n	800f3d2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f3d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f3da:	6850      	ldr	r0, [r2, #4]
 800f3dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f3de:	6892      	ldr	r2, [r2, #8]
 800f3e0:	4611      	mov	r1, r2
 800f3e2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	f2c0 80aa 	blt.w	800f540 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f3ec:	68fb      	ldr	r3, [r7, #12]
 800f3ee:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f3f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3f2:	695b      	ldr	r3, [r3, #20]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d004      	beq.n	800f402 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3fa:	3304      	adds	r3, #4
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	f7fd fe67 	bl	800d0d0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f402:	463b      	mov	r3, r7
 800f404:	4618      	mov	r0, r3
 800f406:	f7ff ff6b 	bl	800f2e0 <prvSampleTimeNow>
 800f40a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	2b09      	cmp	r3, #9
 800f410:	f200 8097 	bhi.w	800f542 <prvProcessReceivedCommands+0x19e>
 800f414:	a201      	add	r2, pc, #4	; (adr r2, 800f41c <prvProcessReceivedCommands+0x78>)
 800f416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f41a:	bf00      	nop
 800f41c:	0800f445 	.word	0x0800f445
 800f420:	0800f445 	.word	0x0800f445
 800f424:	0800f445 	.word	0x0800f445
 800f428:	0800f4b9 	.word	0x0800f4b9
 800f42c:	0800f4cd 	.word	0x0800f4cd
 800f430:	0800f517 	.word	0x0800f517
 800f434:	0800f445 	.word	0x0800f445
 800f438:	0800f445 	.word	0x0800f445
 800f43c:	0800f4b9 	.word	0x0800f4b9
 800f440:	0800f4cd 	.word	0x0800f4cd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f446:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f44a:	f043 0301 	orr.w	r3, r3, #1
 800f44e:	b2da      	uxtb	r2, r3
 800f450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f452:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f456:	68ba      	ldr	r2, [r7, #8]
 800f458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f45a:	699b      	ldr	r3, [r3, #24]
 800f45c:	18d1      	adds	r1, r2, r3
 800f45e:	68bb      	ldr	r3, [r7, #8]
 800f460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f462:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f464:	f7ff ff5c 	bl	800f320 <prvInsertTimerInActiveList>
 800f468:	4603      	mov	r3, r0
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d069      	beq.n	800f542 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f46e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f470:	6a1b      	ldr	r3, [r3, #32]
 800f472:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f474:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f478:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f47c:	f003 0304 	and.w	r3, r3, #4
 800f480:	2b00      	cmp	r3, #0
 800f482:	d05e      	beq.n	800f542 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f484:	68ba      	ldr	r2, [r7, #8]
 800f486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f488:	699b      	ldr	r3, [r3, #24]
 800f48a:	441a      	add	r2, r3
 800f48c:	2300      	movs	r3, #0
 800f48e:	9300      	str	r3, [sp, #0]
 800f490:	2300      	movs	r3, #0
 800f492:	2100      	movs	r1, #0
 800f494:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f496:	f7ff fe05 	bl	800f0a4 <xTimerGenericCommand>
 800f49a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f49c:	6a3b      	ldr	r3, [r7, #32]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d14f      	bne.n	800f542 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800f4a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4a6:	f383 8811 	msr	BASEPRI, r3
 800f4aa:	f3bf 8f6f 	isb	sy
 800f4ae:	f3bf 8f4f 	dsb	sy
 800f4b2:	61bb      	str	r3, [r7, #24]
}
 800f4b4:	bf00      	nop
 800f4b6:	e7fe      	b.n	800f4b6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f4b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f4be:	f023 0301 	bic.w	r3, r3, #1
 800f4c2:	b2da      	uxtb	r2, r3
 800f4c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800f4ca:	e03a      	b.n	800f542 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f4cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f4d2:	f043 0301 	orr.w	r3, r3, #1
 800f4d6:	b2da      	uxtb	r2, r3
 800f4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f4de:	68ba      	ldr	r2, [r7, #8]
 800f4e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4e2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f4e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4e6:	699b      	ldr	r3, [r3, #24]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d10a      	bne.n	800f502 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800f4ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4f0:	f383 8811 	msr	BASEPRI, r3
 800f4f4:	f3bf 8f6f 	isb	sy
 800f4f8:	f3bf 8f4f 	dsb	sy
 800f4fc:	617b      	str	r3, [r7, #20]
}
 800f4fe:	bf00      	nop
 800f500:	e7fe      	b.n	800f500 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f504:	699a      	ldr	r2, [r3, #24]
 800f506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f508:	18d1      	adds	r1, r2, r3
 800f50a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f50c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f50e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f510:	f7ff ff06 	bl	800f320 <prvInsertTimerInActiveList>
					break;
 800f514:	e015      	b.n	800f542 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f518:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f51c:	f003 0302 	and.w	r3, r3, #2
 800f520:	2b00      	cmp	r3, #0
 800f522:	d103      	bne.n	800f52c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800f524:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f526:	f000 fbdb 	bl	800fce0 <vPortFree>
 800f52a:	e00a      	b.n	800f542 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f52c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f52e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f532:	f023 0301 	bic.w	r3, r3, #1
 800f536:	b2da      	uxtb	r2, r3
 800f538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f53a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f53e:	e000      	b.n	800f542 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800f540:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f542:	4b08      	ldr	r3, [pc, #32]	; (800f564 <prvProcessReceivedCommands+0x1c0>)
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	1d39      	adds	r1, r7, #4
 800f548:	2200      	movs	r2, #0
 800f54a:	4618      	mov	r0, r3
 800f54c:	f7fe f8c2 	bl	800d6d4 <xQueueReceive>
 800f550:	4603      	mov	r3, r0
 800f552:	2b00      	cmp	r3, #0
 800f554:	f47f af2a 	bne.w	800f3ac <prvProcessReceivedCommands+0x8>
	}
}
 800f558:	bf00      	nop
 800f55a:	bf00      	nop
 800f55c:	3730      	adds	r7, #48	; 0x30
 800f55e:	46bd      	mov	sp, r7
 800f560:	bd80      	pop	{r7, pc}
 800f562:	bf00      	nop
 800f564:	20002220 	.word	0x20002220

0800f568 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b088      	sub	sp, #32
 800f56c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f56e:	e048      	b.n	800f602 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f570:	4b2d      	ldr	r3, [pc, #180]	; (800f628 <prvSwitchTimerLists+0xc0>)
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	68db      	ldr	r3, [r3, #12]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f57a:	4b2b      	ldr	r3, [pc, #172]	; (800f628 <prvSwitchTimerLists+0xc0>)
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	68db      	ldr	r3, [r3, #12]
 800f580:	68db      	ldr	r3, [r3, #12]
 800f582:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	3304      	adds	r3, #4
 800f588:	4618      	mov	r0, r3
 800f58a:	f7fd fda1 	bl	800d0d0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	6a1b      	ldr	r3, [r3, #32]
 800f592:	68f8      	ldr	r0, [r7, #12]
 800f594:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f59c:	f003 0304 	and.w	r3, r3, #4
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d02e      	beq.n	800f602 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	699b      	ldr	r3, [r3, #24]
 800f5a8:	693a      	ldr	r2, [r7, #16]
 800f5aa:	4413      	add	r3, r2
 800f5ac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f5ae:	68ba      	ldr	r2, [r7, #8]
 800f5b0:	693b      	ldr	r3, [r7, #16]
 800f5b2:	429a      	cmp	r2, r3
 800f5b4:	d90e      	bls.n	800f5d4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	68ba      	ldr	r2, [r7, #8]
 800f5ba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	68fa      	ldr	r2, [r7, #12]
 800f5c0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f5c2:	4b19      	ldr	r3, [pc, #100]	; (800f628 <prvSwitchTimerLists+0xc0>)
 800f5c4:	681a      	ldr	r2, [r3, #0]
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	3304      	adds	r3, #4
 800f5ca:	4619      	mov	r1, r3
 800f5cc:	4610      	mov	r0, r2
 800f5ce:	f7fd fd46 	bl	800d05e <vListInsert>
 800f5d2:	e016      	b.n	800f602 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	9300      	str	r3, [sp, #0]
 800f5d8:	2300      	movs	r3, #0
 800f5da:	693a      	ldr	r2, [r7, #16]
 800f5dc:	2100      	movs	r1, #0
 800f5de:	68f8      	ldr	r0, [r7, #12]
 800f5e0:	f7ff fd60 	bl	800f0a4 <xTimerGenericCommand>
 800f5e4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d10a      	bne.n	800f602 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800f5ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5f0:	f383 8811 	msr	BASEPRI, r3
 800f5f4:	f3bf 8f6f 	isb	sy
 800f5f8:	f3bf 8f4f 	dsb	sy
 800f5fc:	603b      	str	r3, [r7, #0]
}
 800f5fe:	bf00      	nop
 800f600:	e7fe      	b.n	800f600 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f602:	4b09      	ldr	r3, [pc, #36]	; (800f628 <prvSwitchTimerLists+0xc0>)
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d1b1      	bne.n	800f570 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f60c:	4b06      	ldr	r3, [pc, #24]	; (800f628 <prvSwitchTimerLists+0xc0>)
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f612:	4b06      	ldr	r3, [pc, #24]	; (800f62c <prvSwitchTimerLists+0xc4>)
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	4a04      	ldr	r2, [pc, #16]	; (800f628 <prvSwitchTimerLists+0xc0>)
 800f618:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f61a:	4a04      	ldr	r2, [pc, #16]	; (800f62c <prvSwitchTimerLists+0xc4>)
 800f61c:	697b      	ldr	r3, [r7, #20]
 800f61e:	6013      	str	r3, [r2, #0]
}
 800f620:	bf00      	nop
 800f622:	3718      	adds	r7, #24
 800f624:	46bd      	mov	sp, r7
 800f626:	bd80      	pop	{r7, pc}
 800f628:	20002218 	.word	0x20002218
 800f62c:	2000221c 	.word	0x2000221c

0800f630 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f630:	b580      	push	{r7, lr}
 800f632:	b082      	sub	sp, #8
 800f634:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f636:	f000 f965 	bl	800f904 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f63a:	4b15      	ldr	r3, [pc, #84]	; (800f690 <prvCheckForValidListAndQueue+0x60>)
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d120      	bne.n	800f684 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f642:	4814      	ldr	r0, [pc, #80]	; (800f694 <prvCheckForValidListAndQueue+0x64>)
 800f644:	f7fd fcba 	bl	800cfbc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f648:	4813      	ldr	r0, [pc, #76]	; (800f698 <prvCheckForValidListAndQueue+0x68>)
 800f64a:	f7fd fcb7 	bl	800cfbc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f64e:	4b13      	ldr	r3, [pc, #76]	; (800f69c <prvCheckForValidListAndQueue+0x6c>)
 800f650:	4a10      	ldr	r2, [pc, #64]	; (800f694 <prvCheckForValidListAndQueue+0x64>)
 800f652:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f654:	4b12      	ldr	r3, [pc, #72]	; (800f6a0 <prvCheckForValidListAndQueue+0x70>)
 800f656:	4a10      	ldr	r2, [pc, #64]	; (800f698 <prvCheckForValidListAndQueue+0x68>)
 800f658:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f65a:	2300      	movs	r3, #0
 800f65c:	9300      	str	r3, [sp, #0]
 800f65e:	4b11      	ldr	r3, [pc, #68]	; (800f6a4 <prvCheckForValidListAndQueue+0x74>)
 800f660:	4a11      	ldr	r2, [pc, #68]	; (800f6a8 <prvCheckForValidListAndQueue+0x78>)
 800f662:	2110      	movs	r1, #16
 800f664:	200a      	movs	r0, #10
 800f666:	f7fd fdc5 	bl	800d1f4 <xQueueGenericCreateStatic>
 800f66a:	4603      	mov	r3, r0
 800f66c:	4a08      	ldr	r2, [pc, #32]	; (800f690 <prvCheckForValidListAndQueue+0x60>)
 800f66e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f670:	4b07      	ldr	r3, [pc, #28]	; (800f690 <prvCheckForValidListAndQueue+0x60>)
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	2b00      	cmp	r3, #0
 800f676:	d005      	beq.n	800f684 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f678:	4b05      	ldr	r3, [pc, #20]	; (800f690 <prvCheckForValidListAndQueue+0x60>)
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	490b      	ldr	r1, [pc, #44]	; (800f6ac <prvCheckForValidListAndQueue+0x7c>)
 800f67e:	4618      	mov	r0, r3
 800f680:	f7fe fa98 	bl	800dbb4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f684:	f000 f96e 	bl	800f964 <vPortExitCritical>
}
 800f688:	bf00      	nop
 800f68a:	46bd      	mov	sp, r7
 800f68c:	bd80      	pop	{r7, pc}
 800f68e:	bf00      	nop
 800f690:	20002220 	.word	0x20002220
 800f694:	200021f0 	.word	0x200021f0
 800f698:	20002204 	.word	0x20002204
 800f69c:	20002218 	.word	0x20002218
 800f6a0:	2000221c 	.word	0x2000221c
 800f6a4:	200022cc 	.word	0x200022cc
 800f6a8:	2000222c 	.word	0x2000222c
 800f6ac:	080116cc 	.word	0x080116cc

0800f6b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f6b0:	b480      	push	{r7}
 800f6b2:	b085      	sub	sp, #20
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	60f8      	str	r0, [r7, #12]
 800f6b8:	60b9      	str	r1, [r7, #8]
 800f6ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	3b04      	subs	r3, #4
 800f6c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f6c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	3b04      	subs	r3, #4
 800f6ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f6d0:	68bb      	ldr	r3, [r7, #8]
 800f6d2:	f023 0201 	bic.w	r2, r3, #1
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	3b04      	subs	r3, #4
 800f6de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f6e0:	4a0c      	ldr	r2, [pc, #48]	; (800f714 <pxPortInitialiseStack+0x64>)
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	3b14      	subs	r3, #20
 800f6ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f6ec:	687a      	ldr	r2, [r7, #4]
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	3b04      	subs	r3, #4
 800f6f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	f06f 0202 	mvn.w	r2, #2
 800f6fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	3b20      	subs	r3, #32
 800f704:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f706:	68fb      	ldr	r3, [r7, #12]
}
 800f708:	4618      	mov	r0, r3
 800f70a:	3714      	adds	r7, #20
 800f70c:	46bd      	mov	sp, r7
 800f70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f712:	4770      	bx	lr
 800f714:	0800f719 	.word	0x0800f719

0800f718 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f718:	b480      	push	{r7}
 800f71a:	b085      	sub	sp, #20
 800f71c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f71e:	2300      	movs	r3, #0
 800f720:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f722:	4b12      	ldr	r3, [pc, #72]	; (800f76c <prvTaskExitError+0x54>)
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f72a:	d00a      	beq.n	800f742 <prvTaskExitError+0x2a>
	__asm volatile
 800f72c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f730:	f383 8811 	msr	BASEPRI, r3
 800f734:	f3bf 8f6f 	isb	sy
 800f738:	f3bf 8f4f 	dsb	sy
 800f73c:	60fb      	str	r3, [r7, #12]
}
 800f73e:	bf00      	nop
 800f740:	e7fe      	b.n	800f740 <prvTaskExitError+0x28>
	__asm volatile
 800f742:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f746:	f383 8811 	msr	BASEPRI, r3
 800f74a:	f3bf 8f6f 	isb	sy
 800f74e:	f3bf 8f4f 	dsb	sy
 800f752:	60bb      	str	r3, [r7, #8]
}
 800f754:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f756:	bf00      	nop
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d0fc      	beq.n	800f758 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f75e:	bf00      	nop
 800f760:	bf00      	nop
 800f762:	3714      	adds	r7, #20
 800f764:	46bd      	mov	sp, r7
 800f766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76a:	4770      	bx	lr
 800f76c:	20000124 	.word	0x20000124

0800f770 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f770:	4b07      	ldr	r3, [pc, #28]	; (800f790 <pxCurrentTCBConst2>)
 800f772:	6819      	ldr	r1, [r3, #0]
 800f774:	6808      	ldr	r0, [r1, #0]
 800f776:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f77a:	f380 8809 	msr	PSP, r0
 800f77e:	f3bf 8f6f 	isb	sy
 800f782:	f04f 0000 	mov.w	r0, #0
 800f786:	f380 8811 	msr	BASEPRI, r0
 800f78a:	4770      	bx	lr
 800f78c:	f3af 8000 	nop.w

0800f790 <pxCurrentTCBConst2>:
 800f790:	20001ce8 	.word	0x20001ce8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f794:	bf00      	nop
 800f796:	bf00      	nop

0800f798 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f798:	4808      	ldr	r0, [pc, #32]	; (800f7bc <prvPortStartFirstTask+0x24>)
 800f79a:	6800      	ldr	r0, [r0, #0]
 800f79c:	6800      	ldr	r0, [r0, #0]
 800f79e:	f380 8808 	msr	MSP, r0
 800f7a2:	f04f 0000 	mov.w	r0, #0
 800f7a6:	f380 8814 	msr	CONTROL, r0
 800f7aa:	b662      	cpsie	i
 800f7ac:	b661      	cpsie	f
 800f7ae:	f3bf 8f4f 	dsb	sy
 800f7b2:	f3bf 8f6f 	isb	sy
 800f7b6:	df00      	svc	0
 800f7b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f7ba:	bf00      	nop
 800f7bc:	e000ed08 	.word	0xe000ed08

0800f7c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	b086      	sub	sp, #24
 800f7c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f7c6:	4b46      	ldr	r3, [pc, #280]	; (800f8e0 <xPortStartScheduler+0x120>)
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	4a46      	ldr	r2, [pc, #280]	; (800f8e4 <xPortStartScheduler+0x124>)
 800f7cc:	4293      	cmp	r3, r2
 800f7ce:	d10a      	bne.n	800f7e6 <xPortStartScheduler+0x26>
	__asm volatile
 800f7d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7d4:	f383 8811 	msr	BASEPRI, r3
 800f7d8:	f3bf 8f6f 	isb	sy
 800f7dc:	f3bf 8f4f 	dsb	sy
 800f7e0:	613b      	str	r3, [r7, #16]
}
 800f7e2:	bf00      	nop
 800f7e4:	e7fe      	b.n	800f7e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f7e6:	4b3e      	ldr	r3, [pc, #248]	; (800f8e0 <xPortStartScheduler+0x120>)
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	4a3f      	ldr	r2, [pc, #252]	; (800f8e8 <xPortStartScheduler+0x128>)
 800f7ec:	4293      	cmp	r3, r2
 800f7ee:	d10a      	bne.n	800f806 <xPortStartScheduler+0x46>
	__asm volatile
 800f7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7f4:	f383 8811 	msr	BASEPRI, r3
 800f7f8:	f3bf 8f6f 	isb	sy
 800f7fc:	f3bf 8f4f 	dsb	sy
 800f800:	60fb      	str	r3, [r7, #12]
}
 800f802:	bf00      	nop
 800f804:	e7fe      	b.n	800f804 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f806:	4b39      	ldr	r3, [pc, #228]	; (800f8ec <xPortStartScheduler+0x12c>)
 800f808:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f80a:	697b      	ldr	r3, [r7, #20]
 800f80c:	781b      	ldrb	r3, [r3, #0]
 800f80e:	b2db      	uxtb	r3, r3
 800f810:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f812:	697b      	ldr	r3, [r7, #20]
 800f814:	22ff      	movs	r2, #255	; 0xff
 800f816:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f818:	697b      	ldr	r3, [r7, #20]
 800f81a:	781b      	ldrb	r3, [r3, #0]
 800f81c:	b2db      	uxtb	r3, r3
 800f81e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f820:	78fb      	ldrb	r3, [r7, #3]
 800f822:	b2db      	uxtb	r3, r3
 800f824:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f828:	b2da      	uxtb	r2, r3
 800f82a:	4b31      	ldr	r3, [pc, #196]	; (800f8f0 <xPortStartScheduler+0x130>)
 800f82c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f82e:	4b31      	ldr	r3, [pc, #196]	; (800f8f4 <xPortStartScheduler+0x134>)
 800f830:	2207      	movs	r2, #7
 800f832:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f834:	e009      	b.n	800f84a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f836:	4b2f      	ldr	r3, [pc, #188]	; (800f8f4 <xPortStartScheduler+0x134>)
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	3b01      	subs	r3, #1
 800f83c:	4a2d      	ldr	r2, [pc, #180]	; (800f8f4 <xPortStartScheduler+0x134>)
 800f83e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f840:	78fb      	ldrb	r3, [r7, #3]
 800f842:	b2db      	uxtb	r3, r3
 800f844:	005b      	lsls	r3, r3, #1
 800f846:	b2db      	uxtb	r3, r3
 800f848:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f84a:	78fb      	ldrb	r3, [r7, #3]
 800f84c:	b2db      	uxtb	r3, r3
 800f84e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f852:	2b80      	cmp	r3, #128	; 0x80
 800f854:	d0ef      	beq.n	800f836 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f856:	4b27      	ldr	r3, [pc, #156]	; (800f8f4 <xPortStartScheduler+0x134>)
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	f1c3 0307 	rsb	r3, r3, #7
 800f85e:	2b04      	cmp	r3, #4
 800f860:	d00a      	beq.n	800f878 <xPortStartScheduler+0xb8>
	__asm volatile
 800f862:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f866:	f383 8811 	msr	BASEPRI, r3
 800f86a:	f3bf 8f6f 	isb	sy
 800f86e:	f3bf 8f4f 	dsb	sy
 800f872:	60bb      	str	r3, [r7, #8]
}
 800f874:	bf00      	nop
 800f876:	e7fe      	b.n	800f876 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f878:	4b1e      	ldr	r3, [pc, #120]	; (800f8f4 <xPortStartScheduler+0x134>)
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	021b      	lsls	r3, r3, #8
 800f87e:	4a1d      	ldr	r2, [pc, #116]	; (800f8f4 <xPortStartScheduler+0x134>)
 800f880:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f882:	4b1c      	ldr	r3, [pc, #112]	; (800f8f4 <xPortStartScheduler+0x134>)
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f88a:	4a1a      	ldr	r2, [pc, #104]	; (800f8f4 <xPortStartScheduler+0x134>)
 800f88c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	b2da      	uxtb	r2, r3
 800f892:	697b      	ldr	r3, [r7, #20]
 800f894:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f896:	4b18      	ldr	r3, [pc, #96]	; (800f8f8 <xPortStartScheduler+0x138>)
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	4a17      	ldr	r2, [pc, #92]	; (800f8f8 <xPortStartScheduler+0x138>)
 800f89c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f8a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f8a2:	4b15      	ldr	r3, [pc, #84]	; (800f8f8 <xPortStartScheduler+0x138>)
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	4a14      	ldr	r2, [pc, #80]	; (800f8f8 <xPortStartScheduler+0x138>)
 800f8a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f8ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f8ae:	f000 f8dd 	bl	800fa6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f8b2:	4b12      	ldr	r3, [pc, #72]	; (800f8fc <xPortStartScheduler+0x13c>)
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f8b8:	f000 f8fc 	bl	800fab4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f8bc:	4b10      	ldr	r3, [pc, #64]	; (800f900 <xPortStartScheduler+0x140>)
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	4a0f      	ldr	r2, [pc, #60]	; (800f900 <xPortStartScheduler+0x140>)
 800f8c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f8c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f8c8:	f7ff ff66 	bl	800f798 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f8cc:	f7fe fe9e 	bl	800e60c <vTaskSwitchContext>
	prvTaskExitError();
 800f8d0:	f7ff ff22 	bl	800f718 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f8d4:	2300      	movs	r3, #0
}
 800f8d6:	4618      	mov	r0, r3
 800f8d8:	3718      	adds	r7, #24
 800f8da:	46bd      	mov	sp, r7
 800f8dc:	bd80      	pop	{r7, pc}
 800f8de:	bf00      	nop
 800f8e0:	e000ed00 	.word	0xe000ed00
 800f8e4:	410fc271 	.word	0x410fc271
 800f8e8:	410fc270 	.word	0x410fc270
 800f8ec:	e000e400 	.word	0xe000e400
 800f8f0:	2000231c 	.word	0x2000231c
 800f8f4:	20002320 	.word	0x20002320
 800f8f8:	e000ed20 	.word	0xe000ed20
 800f8fc:	20000124 	.word	0x20000124
 800f900:	e000ef34 	.word	0xe000ef34

0800f904 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f904:	b480      	push	{r7}
 800f906:	b083      	sub	sp, #12
 800f908:	af00      	add	r7, sp, #0
	__asm volatile
 800f90a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f90e:	f383 8811 	msr	BASEPRI, r3
 800f912:	f3bf 8f6f 	isb	sy
 800f916:	f3bf 8f4f 	dsb	sy
 800f91a:	607b      	str	r3, [r7, #4]
}
 800f91c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f91e:	4b0f      	ldr	r3, [pc, #60]	; (800f95c <vPortEnterCritical+0x58>)
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	3301      	adds	r3, #1
 800f924:	4a0d      	ldr	r2, [pc, #52]	; (800f95c <vPortEnterCritical+0x58>)
 800f926:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f928:	4b0c      	ldr	r3, [pc, #48]	; (800f95c <vPortEnterCritical+0x58>)
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	2b01      	cmp	r3, #1
 800f92e:	d10f      	bne.n	800f950 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f930:	4b0b      	ldr	r3, [pc, #44]	; (800f960 <vPortEnterCritical+0x5c>)
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	b2db      	uxtb	r3, r3
 800f936:	2b00      	cmp	r3, #0
 800f938:	d00a      	beq.n	800f950 <vPortEnterCritical+0x4c>
	__asm volatile
 800f93a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f93e:	f383 8811 	msr	BASEPRI, r3
 800f942:	f3bf 8f6f 	isb	sy
 800f946:	f3bf 8f4f 	dsb	sy
 800f94a:	603b      	str	r3, [r7, #0]
}
 800f94c:	bf00      	nop
 800f94e:	e7fe      	b.n	800f94e <vPortEnterCritical+0x4a>
	}
}
 800f950:	bf00      	nop
 800f952:	370c      	adds	r7, #12
 800f954:	46bd      	mov	sp, r7
 800f956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95a:	4770      	bx	lr
 800f95c:	20000124 	.word	0x20000124
 800f960:	e000ed04 	.word	0xe000ed04

0800f964 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f964:	b480      	push	{r7}
 800f966:	b083      	sub	sp, #12
 800f968:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f96a:	4b12      	ldr	r3, [pc, #72]	; (800f9b4 <vPortExitCritical+0x50>)
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d10a      	bne.n	800f988 <vPortExitCritical+0x24>
	__asm volatile
 800f972:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f976:	f383 8811 	msr	BASEPRI, r3
 800f97a:	f3bf 8f6f 	isb	sy
 800f97e:	f3bf 8f4f 	dsb	sy
 800f982:	607b      	str	r3, [r7, #4]
}
 800f984:	bf00      	nop
 800f986:	e7fe      	b.n	800f986 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f988:	4b0a      	ldr	r3, [pc, #40]	; (800f9b4 <vPortExitCritical+0x50>)
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	3b01      	subs	r3, #1
 800f98e:	4a09      	ldr	r2, [pc, #36]	; (800f9b4 <vPortExitCritical+0x50>)
 800f990:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f992:	4b08      	ldr	r3, [pc, #32]	; (800f9b4 <vPortExitCritical+0x50>)
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	2b00      	cmp	r3, #0
 800f998:	d105      	bne.n	800f9a6 <vPortExitCritical+0x42>
 800f99a:	2300      	movs	r3, #0
 800f99c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f99e:	683b      	ldr	r3, [r7, #0]
 800f9a0:	f383 8811 	msr	BASEPRI, r3
}
 800f9a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f9a6:	bf00      	nop
 800f9a8:	370c      	adds	r7, #12
 800f9aa:	46bd      	mov	sp, r7
 800f9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b0:	4770      	bx	lr
 800f9b2:	bf00      	nop
 800f9b4:	20000124 	.word	0x20000124
	...

0800f9c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f9c0:	f3ef 8009 	mrs	r0, PSP
 800f9c4:	f3bf 8f6f 	isb	sy
 800f9c8:	4b15      	ldr	r3, [pc, #84]	; (800fa20 <pxCurrentTCBConst>)
 800f9ca:	681a      	ldr	r2, [r3, #0]
 800f9cc:	f01e 0f10 	tst.w	lr, #16
 800f9d0:	bf08      	it	eq
 800f9d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f9d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9da:	6010      	str	r0, [r2, #0]
 800f9dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f9e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f9e4:	f380 8811 	msr	BASEPRI, r0
 800f9e8:	f3bf 8f4f 	dsb	sy
 800f9ec:	f3bf 8f6f 	isb	sy
 800f9f0:	f7fe fe0c 	bl	800e60c <vTaskSwitchContext>
 800f9f4:	f04f 0000 	mov.w	r0, #0
 800f9f8:	f380 8811 	msr	BASEPRI, r0
 800f9fc:	bc09      	pop	{r0, r3}
 800f9fe:	6819      	ldr	r1, [r3, #0]
 800fa00:	6808      	ldr	r0, [r1, #0]
 800fa02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa06:	f01e 0f10 	tst.w	lr, #16
 800fa0a:	bf08      	it	eq
 800fa0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fa10:	f380 8809 	msr	PSP, r0
 800fa14:	f3bf 8f6f 	isb	sy
 800fa18:	4770      	bx	lr
 800fa1a:	bf00      	nop
 800fa1c:	f3af 8000 	nop.w

0800fa20 <pxCurrentTCBConst>:
 800fa20:	20001ce8 	.word	0x20001ce8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fa24:	bf00      	nop
 800fa26:	bf00      	nop

0800fa28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fa28:	b580      	push	{r7, lr}
 800fa2a:	b082      	sub	sp, #8
 800fa2c:	af00      	add	r7, sp, #0
	__asm volatile
 800fa2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa32:	f383 8811 	msr	BASEPRI, r3
 800fa36:	f3bf 8f6f 	isb	sy
 800fa3a:	f3bf 8f4f 	dsb	sy
 800fa3e:	607b      	str	r3, [r7, #4]
}
 800fa40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fa42:	f7fe fd29 	bl	800e498 <xTaskIncrementTick>
 800fa46:	4603      	mov	r3, r0
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d003      	beq.n	800fa54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fa4c:	4b06      	ldr	r3, [pc, #24]	; (800fa68 <xPortSysTickHandler+0x40>)
 800fa4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa52:	601a      	str	r2, [r3, #0]
 800fa54:	2300      	movs	r3, #0
 800fa56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fa58:	683b      	ldr	r3, [r7, #0]
 800fa5a:	f383 8811 	msr	BASEPRI, r3
}
 800fa5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fa60:	bf00      	nop
 800fa62:	3708      	adds	r7, #8
 800fa64:	46bd      	mov	sp, r7
 800fa66:	bd80      	pop	{r7, pc}
 800fa68:	e000ed04 	.word	0xe000ed04

0800fa6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fa6c:	b480      	push	{r7}
 800fa6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fa70:	4b0b      	ldr	r3, [pc, #44]	; (800faa0 <vPortSetupTimerInterrupt+0x34>)
 800fa72:	2200      	movs	r2, #0
 800fa74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fa76:	4b0b      	ldr	r3, [pc, #44]	; (800faa4 <vPortSetupTimerInterrupt+0x38>)
 800fa78:	2200      	movs	r2, #0
 800fa7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fa7c:	4b0a      	ldr	r3, [pc, #40]	; (800faa8 <vPortSetupTimerInterrupt+0x3c>)
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	4a0a      	ldr	r2, [pc, #40]	; (800faac <vPortSetupTimerInterrupt+0x40>)
 800fa82:	fba2 2303 	umull	r2, r3, r2, r3
 800fa86:	099b      	lsrs	r3, r3, #6
 800fa88:	4a09      	ldr	r2, [pc, #36]	; (800fab0 <vPortSetupTimerInterrupt+0x44>)
 800fa8a:	3b01      	subs	r3, #1
 800fa8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fa8e:	4b04      	ldr	r3, [pc, #16]	; (800faa0 <vPortSetupTimerInterrupt+0x34>)
 800fa90:	2207      	movs	r2, #7
 800fa92:	601a      	str	r2, [r3, #0]
}
 800fa94:	bf00      	nop
 800fa96:	46bd      	mov	sp, r7
 800fa98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa9c:	4770      	bx	lr
 800fa9e:	bf00      	nop
 800faa0:	e000e010 	.word	0xe000e010
 800faa4:	e000e018 	.word	0xe000e018
 800faa8:	2000008c 	.word	0x2000008c
 800faac:	10624dd3 	.word	0x10624dd3
 800fab0:	e000e014 	.word	0xe000e014

0800fab4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fab4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800fac4 <vPortEnableVFP+0x10>
 800fab8:	6801      	ldr	r1, [r0, #0]
 800faba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800fabe:	6001      	str	r1, [r0, #0]
 800fac0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fac2:	bf00      	nop
 800fac4:	e000ed88 	.word	0xe000ed88

0800fac8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fac8:	b480      	push	{r7}
 800faca:	b085      	sub	sp, #20
 800facc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800face:	f3ef 8305 	mrs	r3, IPSR
 800fad2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	2b0f      	cmp	r3, #15
 800fad8:	d914      	bls.n	800fb04 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800fada:	4a17      	ldr	r2, [pc, #92]	; (800fb38 <vPortValidateInterruptPriority+0x70>)
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	4413      	add	r3, r2
 800fae0:	781b      	ldrb	r3, [r3, #0]
 800fae2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800fae4:	4b15      	ldr	r3, [pc, #84]	; (800fb3c <vPortValidateInterruptPriority+0x74>)
 800fae6:	781b      	ldrb	r3, [r3, #0]
 800fae8:	7afa      	ldrb	r2, [r7, #11]
 800faea:	429a      	cmp	r2, r3
 800faec:	d20a      	bcs.n	800fb04 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800faee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800faf2:	f383 8811 	msr	BASEPRI, r3
 800faf6:	f3bf 8f6f 	isb	sy
 800fafa:	f3bf 8f4f 	dsb	sy
 800fafe:	607b      	str	r3, [r7, #4]
}
 800fb00:	bf00      	nop
 800fb02:	e7fe      	b.n	800fb02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fb04:	4b0e      	ldr	r3, [pc, #56]	; (800fb40 <vPortValidateInterruptPriority+0x78>)
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800fb0c:	4b0d      	ldr	r3, [pc, #52]	; (800fb44 <vPortValidateInterruptPriority+0x7c>)
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	429a      	cmp	r2, r3
 800fb12:	d90a      	bls.n	800fb2a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800fb14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb18:	f383 8811 	msr	BASEPRI, r3
 800fb1c:	f3bf 8f6f 	isb	sy
 800fb20:	f3bf 8f4f 	dsb	sy
 800fb24:	603b      	str	r3, [r7, #0]
}
 800fb26:	bf00      	nop
 800fb28:	e7fe      	b.n	800fb28 <vPortValidateInterruptPriority+0x60>
	}
 800fb2a:	bf00      	nop
 800fb2c:	3714      	adds	r7, #20
 800fb2e:	46bd      	mov	sp, r7
 800fb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb34:	4770      	bx	lr
 800fb36:	bf00      	nop
 800fb38:	e000e3f0 	.word	0xe000e3f0
 800fb3c:	2000231c 	.word	0x2000231c
 800fb40:	e000ed0c 	.word	0xe000ed0c
 800fb44:	20002320 	.word	0x20002320

0800fb48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fb48:	b580      	push	{r7, lr}
 800fb4a:	b08a      	sub	sp, #40	; 0x28
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fb50:	2300      	movs	r3, #0
 800fb52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fb54:	f7fe fb54 	bl	800e200 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fb58:	4b5b      	ldr	r3, [pc, #364]	; (800fcc8 <pvPortMalloc+0x180>)
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d101      	bne.n	800fb64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fb60:	f000 f920 	bl	800fda4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fb64:	4b59      	ldr	r3, [pc, #356]	; (800fccc <pvPortMalloc+0x184>)
 800fb66:	681a      	ldr	r2, [r3, #0]
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	4013      	ands	r3, r2
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	f040 8093 	bne.w	800fc98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d01d      	beq.n	800fbb4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800fb78:	2208      	movs	r2, #8
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	4413      	add	r3, r2
 800fb7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	f003 0307 	and.w	r3, r3, #7
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d014      	beq.n	800fbb4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	f023 0307 	bic.w	r3, r3, #7
 800fb90:	3308      	adds	r3, #8
 800fb92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	f003 0307 	and.w	r3, r3, #7
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d00a      	beq.n	800fbb4 <pvPortMalloc+0x6c>
	__asm volatile
 800fb9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fba2:	f383 8811 	msr	BASEPRI, r3
 800fba6:	f3bf 8f6f 	isb	sy
 800fbaa:	f3bf 8f4f 	dsb	sy
 800fbae:	617b      	str	r3, [r7, #20]
}
 800fbb0:	bf00      	nop
 800fbb2:	e7fe      	b.n	800fbb2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d06e      	beq.n	800fc98 <pvPortMalloc+0x150>
 800fbba:	4b45      	ldr	r3, [pc, #276]	; (800fcd0 <pvPortMalloc+0x188>)
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	687a      	ldr	r2, [r7, #4]
 800fbc0:	429a      	cmp	r2, r3
 800fbc2:	d869      	bhi.n	800fc98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fbc4:	4b43      	ldr	r3, [pc, #268]	; (800fcd4 <pvPortMalloc+0x18c>)
 800fbc6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fbc8:	4b42      	ldr	r3, [pc, #264]	; (800fcd4 <pvPortMalloc+0x18c>)
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fbce:	e004      	b.n	800fbda <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800fbd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbd2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fbd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fbda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbdc:	685b      	ldr	r3, [r3, #4]
 800fbde:	687a      	ldr	r2, [r7, #4]
 800fbe0:	429a      	cmp	r2, r3
 800fbe2:	d903      	bls.n	800fbec <pvPortMalloc+0xa4>
 800fbe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d1f1      	bne.n	800fbd0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fbec:	4b36      	ldr	r3, [pc, #216]	; (800fcc8 <pvPortMalloc+0x180>)
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fbf2:	429a      	cmp	r2, r3
 800fbf4:	d050      	beq.n	800fc98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fbf6:	6a3b      	ldr	r3, [r7, #32]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	2208      	movs	r2, #8
 800fbfc:	4413      	add	r3, r2
 800fbfe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fc00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc02:	681a      	ldr	r2, [r3, #0]
 800fc04:	6a3b      	ldr	r3, [r7, #32]
 800fc06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fc08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc0a:	685a      	ldr	r2, [r3, #4]
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	1ad2      	subs	r2, r2, r3
 800fc10:	2308      	movs	r3, #8
 800fc12:	005b      	lsls	r3, r3, #1
 800fc14:	429a      	cmp	r2, r3
 800fc16:	d91f      	bls.n	800fc58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fc18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	4413      	add	r3, r2
 800fc1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fc20:	69bb      	ldr	r3, [r7, #24]
 800fc22:	f003 0307 	and.w	r3, r3, #7
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d00a      	beq.n	800fc40 <pvPortMalloc+0xf8>
	__asm volatile
 800fc2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc2e:	f383 8811 	msr	BASEPRI, r3
 800fc32:	f3bf 8f6f 	isb	sy
 800fc36:	f3bf 8f4f 	dsb	sy
 800fc3a:	613b      	str	r3, [r7, #16]
}
 800fc3c:	bf00      	nop
 800fc3e:	e7fe      	b.n	800fc3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fc40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc42:	685a      	ldr	r2, [r3, #4]
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	1ad2      	subs	r2, r2, r3
 800fc48:	69bb      	ldr	r3, [r7, #24]
 800fc4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fc4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc4e:	687a      	ldr	r2, [r7, #4]
 800fc50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fc52:	69b8      	ldr	r0, [r7, #24]
 800fc54:	f000 f908 	bl	800fe68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fc58:	4b1d      	ldr	r3, [pc, #116]	; (800fcd0 <pvPortMalloc+0x188>)
 800fc5a:	681a      	ldr	r2, [r3, #0]
 800fc5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc5e:	685b      	ldr	r3, [r3, #4]
 800fc60:	1ad3      	subs	r3, r2, r3
 800fc62:	4a1b      	ldr	r2, [pc, #108]	; (800fcd0 <pvPortMalloc+0x188>)
 800fc64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fc66:	4b1a      	ldr	r3, [pc, #104]	; (800fcd0 <pvPortMalloc+0x188>)
 800fc68:	681a      	ldr	r2, [r3, #0]
 800fc6a:	4b1b      	ldr	r3, [pc, #108]	; (800fcd8 <pvPortMalloc+0x190>)
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	429a      	cmp	r2, r3
 800fc70:	d203      	bcs.n	800fc7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fc72:	4b17      	ldr	r3, [pc, #92]	; (800fcd0 <pvPortMalloc+0x188>)
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	4a18      	ldr	r2, [pc, #96]	; (800fcd8 <pvPortMalloc+0x190>)
 800fc78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fc7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc7c:	685a      	ldr	r2, [r3, #4]
 800fc7e:	4b13      	ldr	r3, [pc, #76]	; (800fccc <pvPortMalloc+0x184>)
 800fc80:	681b      	ldr	r3, [r3, #0]
 800fc82:	431a      	orrs	r2, r3
 800fc84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fc88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc8a:	2200      	movs	r2, #0
 800fc8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800fc8e:	4b13      	ldr	r3, [pc, #76]	; (800fcdc <pvPortMalloc+0x194>)
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	3301      	adds	r3, #1
 800fc94:	4a11      	ldr	r2, [pc, #68]	; (800fcdc <pvPortMalloc+0x194>)
 800fc96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fc98:	f7fe fac0 	bl	800e21c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fc9c:	69fb      	ldr	r3, [r7, #28]
 800fc9e:	f003 0307 	and.w	r3, r3, #7
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d00a      	beq.n	800fcbc <pvPortMalloc+0x174>
	__asm volatile
 800fca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcaa:	f383 8811 	msr	BASEPRI, r3
 800fcae:	f3bf 8f6f 	isb	sy
 800fcb2:	f3bf 8f4f 	dsb	sy
 800fcb6:	60fb      	str	r3, [r7, #12]
}
 800fcb8:	bf00      	nop
 800fcba:	e7fe      	b.n	800fcba <pvPortMalloc+0x172>
	return pvReturn;
 800fcbc:	69fb      	ldr	r3, [r7, #28]
}
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	3728      	adds	r7, #40	; 0x28
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	bd80      	pop	{r7, pc}
 800fcc6:	bf00      	nop
 800fcc8:	2001b32c 	.word	0x2001b32c
 800fccc:	2001b340 	.word	0x2001b340
 800fcd0:	2001b330 	.word	0x2001b330
 800fcd4:	2001b324 	.word	0x2001b324
 800fcd8:	2001b334 	.word	0x2001b334
 800fcdc:	2001b338 	.word	0x2001b338

0800fce0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fce0:	b580      	push	{r7, lr}
 800fce2:	b086      	sub	sp, #24
 800fce4:	af00      	add	r7, sp, #0
 800fce6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d04d      	beq.n	800fd8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fcf2:	2308      	movs	r3, #8
 800fcf4:	425b      	negs	r3, r3
 800fcf6:	697a      	ldr	r2, [r7, #20]
 800fcf8:	4413      	add	r3, r2
 800fcfa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fcfc:	697b      	ldr	r3, [r7, #20]
 800fcfe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fd00:	693b      	ldr	r3, [r7, #16]
 800fd02:	685a      	ldr	r2, [r3, #4]
 800fd04:	4b24      	ldr	r3, [pc, #144]	; (800fd98 <vPortFree+0xb8>)
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	4013      	ands	r3, r2
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d10a      	bne.n	800fd24 <vPortFree+0x44>
	__asm volatile
 800fd0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd12:	f383 8811 	msr	BASEPRI, r3
 800fd16:	f3bf 8f6f 	isb	sy
 800fd1a:	f3bf 8f4f 	dsb	sy
 800fd1e:	60fb      	str	r3, [r7, #12]
}
 800fd20:	bf00      	nop
 800fd22:	e7fe      	b.n	800fd22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fd24:	693b      	ldr	r3, [r7, #16]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d00a      	beq.n	800fd42 <vPortFree+0x62>
	__asm volatile
 800fd2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd30:	f383 8811 	msr	BASEPRI, r3
 800fd34:	f3bf 8f6f 	isb	sy
 800fd38:	f3bf 8f4f 	dsb	sy
 800fd3c:	60bb      	str	r3, [r7, #8]
}
 800fd3e:	bf00      	nop
 800fd40:	e7fe      	b.n	800fd40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fd42:	693b      	ldr	r3, [r7, #16]
 800fd44:	685a      	ldr	r2, [r3, #4]
 800fd46:	4b14      	ldr	r3, [pc, #80]	; (800fd98 <vPortFree+0xb8>)
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	4013      	ands	r3, r2
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d01e      	beq.n	800fd8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fd50:	693b      	ldr	r3, [r7, #16]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d11a      	bne.n	800fd8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fd58:	693b      	ldr	r3, [r7, #16]
 800fd5a:	685a      	ldr	r2, [r3, #4]
 800fd5c:	4b0e      	ldr	r3, [pc, #56]	; (800fd98 <vPortFree+0xb8>)
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	43db      	mvns	r3, r3
 800fd62:	401a      	ands	r2, r3
 800fd64:	693b      	ldr	r3, [r7, #16]
 800fd66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fd68:	f7fe fa4a 	bl	800e200 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fd6c:	693b      	ldr	r3, [r7, #16]
 800fd6e:	685a      	ldr	r2, [r3, #4]
 800fd70:	4b0a      	ldr	r3, [pc, #40]	; (800fd9c <vPortFree+0xbc>)
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	4413      	add	r3, r2
 800fd76:	4a09      	ldr	r2, [pc, #36]	; (800fd9c <vPortFree+0xbc>)
 800fd78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fd7a:	6938      	ldr	r0, [r7, #16]
 800fd7c:	f000 f874 	bl	800fe68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fd80:	4b07      	ldr	r3, [pc, #28]	; (800fda0 <vPortFree+0xc0>)
 800fd82:	681b      	ldr	r3, [r3, #0]
 800fd84:	3301      	adds	r3, #1
 800fd86:	4a06      	ldr	r2, [pc, #24]	; (800fda0 <vPortFree+0xc0>)
 800fd88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fd8a:	f7fe fa47 	bl	800e21c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fd8e:	bf00      	nop
 800fd90:	3718      	adds	r7, #24
 800fd92:	46bd      	mov	sp, r7
 800fd94:	bd80      	pop	{r7, pc}
 800fd96:	bf00      	nop
 800fd98:	2001b340 	.word	0x2001b340
 800fd9c:	2001b330 	.word	0x2001b330
 800fda0:	2001b33c 	.word	0x2001b33c

0800fda4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fda4:	b480      	push	{r7}
 800fda6:	b085      	sub	sp, #20
 800fda8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fdaa:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 800fdae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fdb0:	4b27      	ldr	r3, [pc, #156]	; (800fe50 <prvHeapInit+0xac>)
 800fdb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	f003 0307 	and.w	r3, r3, #7
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d00c      	beq.n	800fdd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	3307      	adds	r3, #7
 800fdc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fdc4:	68fb      	ldr	r3, [r7, #12]
 800fdc6:	f023 0307 	bic.w	r3, r3, #7
 800fdca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fdcc:	68ba      	ldr	r2, [r7, #8]
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	1ad3      	subs	r3, r2, r3
 800fdd2:	4a1f      	ldr	r2, [pc, #124]	; (800fe50 <prvHeapInit+0xac>)
 800fdd4:	4413      	add	r3, r2
 800fdd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fddc:	4a1d      	ldr	r2, [pc, #116]	; (800fe54 <prvHeapInit+0xb0>)
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fde2:	4b1c      	ldr	r3, [pc, #112]	; (800fe54 <prvHeapInit+0xb0>)
 800fde4:	2200      	movs	r2, #0
 800fde6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	68ba      	ldr	r2, [r7, #8]
 800fdec:	4413      	add	r3, r2
 800fdee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fdf0:	2208      	movs	r2, #8
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	1a9b      	subs	r3, r3, r2
 800fdf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	f023 0307 	bic.w	r3, r3, #7
 800fdfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	4a15      	ldr	r2, [pc, #84]	; (800fe58 <prvHeapInit+0xb4>)
 800fe04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fe06:	4b14      	ldr	r3, [pc, #80]	; (800fe58 <prvHeapInit+0xb4>)
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	2200      	movs	r2, #0
 800fe0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fe0e:	4b12      	ldr	r3, [pc, #72]	; (800fe58 <prvHeapInit+0xb4>)
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	2200      	movs	r2, #0
 800fe14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fe1a:	683b      	ldr	r3, [r7, #0]
 800fe1c:	68fa      	ldr	r2, [r7, #12]
 800fe1e:	1ad2      	subs	r2, r2, r3
 800fe20:	683b      	ldr	r3, [r7, #0]
 800fe22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fe24:	4b0c      	ldr	r3, [pc, #48]	; (800fe58 <prvHeapInit+0xb4>)
 800fe26:	681a      	ldr	r2, [r3, #0]
 800fe28:	683b      	ldr	r3, [r7, #0]
 800fe2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fe2c:	683b      	ldr	r3, [r7, #0]
 800fe2e:	685b      	ldr	r3, [r3, #4]
 800fe30:	4a0a      	ldr	r2, [pc, #40]	; (800fe5c <prvHeapInit+0xb8>)
 800fe32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fe34:	683b      	ldr	r3, [r7, #0]
 800fe36:	685b      	ldr	r3, [r3, #4]
 800fe38:	4a09      	ldr	r2, [pc, #36]	; (800fe60 <prvHeapInit+0xbc>)
 800fe3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fe3c:	4b09      	ldr	r3, [pc, #36]	; (800fe64 <prvHeapInit+0xc0>)
 800fe3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800fe42:	601a      	str	r2, [r3, #0]
}
 800fe44:	bf00      	nop
 800fe46:	3714      	adds	r7, #20
 800fe48:	46bd      	mov	sp, r7
 800fe4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe4e:	4770      	bx	lr
 800fe50:	20002324 	.word	0x20002324
 800fe54:	2001b324 	.word	0x2001b324
 800fe58:	2001b32c 	.word	0x2001b32c
 800fe5c:	2001b334 	.word	0x2001b334
 800fe60:	2001b330 	.word	0x2001b330
 800fe64:	2001b340 	.word	0x2001b340

0800fe68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fe68:	b480      	push	{r7}
 800fe6a:	b085      	sub	sp, #20
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fe70:	4b28      	ldr	r3, [pc, #160]	; (800ff14 <prvInsertBlockIntoFreeList+0xac>)
 800fe72:	60fb      	str	r3, [r7, #12]
 800fe74:	e002      	b.n	800fe7c <prvInsertBlockIntoFreeList+0x14>
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	60fb      	str	r3, [r7, #12]
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	687a      	ldr	r2, [r7, #4]
 800fe82:	429a      	cmp	r2, r3
 800fe84:	d8f7      	bhi.n	800fe76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	685b      	ldr	r3, [r3, #4]
 800fe8e:	68ba      	ldr	r2, [r7, #8]
 800fe90:	4413      	add	r3, r2
 800fe92:	687a      	ldr	r2, [r7, #4]
 800fe94:	429a      	cmp	r2, r3
 800fe96:	d108      	bne.n	800feaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	685a      	ldr	r2, [r3, #4]
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	685b      	ldr	r3, [r3, #4]
 800fea0:	441a      	add	r2, r3
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	685b      	ldr	r3, [r3, #4]
 800feb2:	68ba      	ldr	r2, [r7, #8]
 800feb4:	441a      	add	r2, r3
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	429a      	cmp	r2, r3
 800febc:	d118      	bne.n	800fef0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	681a      	ldr	r2, [r3, #0]
 800fec2:	4b15      	ldr	r3, [pc, #84]	; (800ff18 <prvInsertBlockIntoFreeList+0xb0>)
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	429a      	cmp	r2, r3
 800fec8:	d00d      	beq.n	800fee6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	685a      	ldr	r2, [r3, #4]
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	685b      	ldr	r3, [r3, #4]
 800fed4:	441a      	add	r2, r3
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	681a      	ldr	r2, [r3, #0]
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	601a      	str	r2, [r3, #0]
 800fee4:	e008      	b.n	800fef8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fee6:	4b0c      	ldr	r3, [pc, #48]	; (800ff18 <prvInsertBlockIntoFreeList+0xb0>)
 800fee8:	681a      	ldr	r2, [r3, #0]
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	601a      	str	r2, [r3, #0]
 800feee:	e003      	b.n	800fef8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	681a      	ldr	r2, [r3, #0]
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fef8:	68fa      	ldr	r2, [r7, #12]
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	429a      	cmp	r2, r3
 800fefe:	d002      	beq.n	800ff06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	687a      	ldr	r2, [r7, #4]
 800ff04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ff06:	bf00      	nop
 800ff08:	3714      	adds	r7, #20
 800ff0a:	46bd      	mov	sp, r7
 800ff0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff10:	4770      	bx	lr
 800ff12:	bf00      	nop
 800ff14:	2001b324 	.word	0x2001b324
 800ff18:	2001b32c 	.word	0x2001b32c

0800ff1c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ff1c:	b580      	push	{r7, lr}
 800ff1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ff20:	2200      	movs	r2, #0
 800ff22:	4912      	ldr	r1, [pc, #72]	; (800ff6c <MX_USB_DEVICE_Init+0x50>)
 800ff24:	4812      	ldr	r0, [pc, #72]	; (800ff70 <MX_USB_DEVICE_Init+0x54>)
 800ff26:	f7fb fab7 	bl	800b498 <USBD_Init>
 800ff2a:	4603      	mov	r3, r0
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d001      	beq.n	800ff34 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ff30:	f7f1 fec8 	bl	8001cc4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ff34:	490f      	ldr	r1, [pc, #60]	; (800ff74 <MX_USB_DEVICE_Init+0x58>)
 800ff36:	480e      	ldr	r0, [pc, #56]	; (800ff70 <MX_USB_DEVICE_Init+0x54>)
 800ff38:	f7fb fade 	bl	800b4f8 <USBD_RegisterClass>
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d001      	beq.n	800ff46 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ff42:	f7f1 febf 	bl	8001cc4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ff46:	490c      	ldr	r1, [pc, #48]	; (800ff78 <MX_USB_DEVICE_Init+0x5c>)
 800ff48:	4809      	ldr	r0, [pc, #36]	; (800ff70 <MX_USB_DEVICE_Init+0x54>)
 800ff4a:	f7fb fa15 	bl	800b378 <USBD_CDC_RegisterInterface>
 800ff4e:	4603      	mov	r3, r0
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d001      	beq.n	800ff58 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ff54:	f7f1 feb6 	bl	8001cc4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ff58:	4805      	ldr	r0, [pc, #20]	; (800ff70 <MX_USB_DEVICE_Init+0x54>)
 800ff5a:	f7fb fb03 	bl	800b564 <USBD_Start>
 800ff5e:	4603      	mov	r3, r0
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d001      	beq.n	800ff68 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ff64:	f7f1 feae 	bl	8001cc4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ff68:	bf00      	nop
 800ff6a:	bd80      	pop	{r7, pc}
 800ff6c:	2000013c 	.word	0x2000013c
 800ff70:	2001b344 	.word	0x2001b344
 800ff74:	200000a4 	.word	0x200000a4
 800ff78:	20000128 	.word	0x20000128

0800ff7c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ff80:	2200      	movs	r2, #0
 800ff82:	4905      	ldr	r1, [pc, #20]	; (800ff98 <CDC_Init_FS+0x1c>)
 800ff84:	4805      	ldr	r0, [pc, #20]	; (800ff9c <CDC_Init_FS+0x20>)
 800ff86:	f7fb fa11 	bl	800b3ac <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ff8a:	4905      	ldr	r1, [pc, #20]	; (800ffa0 <CDC_Init_FS+0x24>)
 800ff8c:	4803      	ldr	r0, [pc, #12]	; (800ff9c <CDC_Init_FS+0x20>)
 800ff8e:	f7fb fa2f 	bl	800b3f0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ff92:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ff94:	4618      	mov	r0, r3
 800ff96:	bd80      	pop	{r7, pc}
 800ff98:	2001be20 	.word	0x2001be20
 800ff9c:	2001b344 	.word	0x2001b344
 800ffa0:	2001b620 	.word	0x2001b620

0800ffa4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ffa4:	b480      	push	{r7}
 800ffa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ffa8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ffaa:	4618      	mov	r0, r3
 800ffac:	46bd      	mov	sp, r7
 800ffae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb2:	4770      	bx	lr

0800ffb4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ffb4:	b480      	push	{r7}
 800ffb6:	b083      	sub	sp, #12
 800ffb8:	af00      	add	r7, sp, #0
 800ffba:	4603      	mov	r3, r0
 800ffbc:	6039      	str	r1, [r7, #0]
 800ffbe:	71fb      	strb	r3, [r7, #7]
 800ffc0:	4613      	mov	r3, r2
 800ffc2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ffc4:	79fb      	ldrb	r3, [r7, #7]
 800ffc6:	2b23      	cmp	r3, #35	; 0x23
 800ffc8:	d84a      	bhi.n	8010060 <CDC_Control_FS+0xac>
 800ffca:	a201      	add	r2, pc, #4	; (adr r2, 800ffd0 <CDC_Control_FS+0x1c>)
 800ffcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffd0:	08010061 	.word	0x08010061
 800ffd4:	08010061 	.word	0x08010061
 800ffd8:	08010061 	.word	0x08010061
 800ffdc:	08010061 	.word	0x08010061
 800ffe0:	08010061 	.word	0x08010061
 800ffe4:	08010061 	.word	0x08010061
 800ffe8:	08010061 	.word	0x08010061
 800ffec:	08010061 	.word	0x08010061
 800fff0:	08010061 	.word	0x08010061
 800fff4:	08010061 	.word	0x08010061
 800fff8:	08010061 	.word	0x08010061
 800fffc:	08010061 	.word	0x08010061
 8010000:	08010061 	.word	0x08010061
 8010004:	08010061 	.word	0x08010061
 8010008:	08010061 	.word	0x08010061
 801000c:	08010061 	.word	0x08010061
 8010010:	08010061 	.word	0x08010061
 8010014:	08010061 	.word	0x08010061
 8010018:	08010061 	.word	0x08010061
 801001c:	08010061 	.word	0x08010061
 8010020:	08010061 	.word	0x08010061
 8010024:	08010061 	.word	0x08010061
 8010028:	08010061 	.word	0x08010061
 801002c:	08010061 	.word	0x08010061
 8010030:	08010061 	.word	0x08010061
 8010034:	08010061 	.word	0x08010061
 8010038:	08010061 	.word	0x08010061
 801003c:	08010061 	.word	0x08010061
 8010040:	08010061 	.word	0x08010061
 8010044:	08010061 	.word	0x08010061
 8010048:	08010061 	.word	0x08010061
 801004c:	08010061 	.word	0x08010061
 8010050:	08010061 	.word	0x08010061
 8010054:	08010061 	.word	0x08010061
 8010058:	08010061 	.word	0x08010061
 801005c:	08010061 	.word	0x08010061
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010060:	bf00      	nop
  }

  return (USBD_OK);
 8010062:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010064:	4618      	mov	r0, r3
 8010066:	370c      	adds	r7, #12
 8010068:	46bd      	mov	sp, r7
 801006a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801006e:	4770      	bx	lr

08010070 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010070:	b580      	push	{r7, lr}
 8010072:	b082      	sub	sp, #8
 8010074:	af00      	add	r7, sp, #0
 8010076:	6078      	str	r0, [r7, #4]
 8010078:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801007a:	6879      	ldr	r1, [r7, #4]
 801007c:	4805      	ldr	r0, [pc, #20]	; (8010094 <CDC_Receive_FS+0x24>)
 801007e:	f7fb f9b7 	bl	800b3f0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010082:	4804      	ldr	r0, [pc, #16]	; (8010094 <CDC_Receive_FS+0x24>)
 8010084:	f7fb f9d2 	bl	800b42c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8010088:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801008a:	4618      	mov	r0, r3
 801008c:	3708      	adds	r7, #8
 801008e:	46bd      	mov	sp, r7
 8010090:	bd80      	pop	{r7, pc}
 8010092:	bf00      	nop
 8010094:	2001b344 	.word	0x2001b344

08010098 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010098:	b480      	push	{r7}
 801009a:	b087      	sub	sp, #28
 801009c:	af00      	add	r7, sp, #0
 801009e:	60f8      	str	r0, [r7, #12]
 80100a0:	60b9      	str	r1, [r7, #8]
 80100a2:	4613      	mov	r3, r2
 80100a4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80100a6:	2300      	movs	r3, #0
 80100a8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80100aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80100ae:	4618      	mov	r0, r3
 80100b0:	371c      	adds	r7, #28
 80100b2:	46bd      	mov	sp, r7
 80100b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100b8:	4770      	bx	lr
	...

080100bc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80100bc:	b480      	push	{r7}
 80100be:	b083      	sub	sp, #12
 80100c0:	af00      	add	r7, sp, #0
 80100c2:	4603      	mov	r3, r0
 80100c4:	6039      	str	r1, [r7, #0]
 80100c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80100c8:	683b      	ldr	r3, [r7, #0]
 80100ca:	2212      	movs	r2, #18
 80100cc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80100ce:	4b03      	ldr	r3, [pc, #12]	; (80100dc <USBD_FS_DeviceDescriptor+0x20>)
}
 80100d0:	4618      	mov	r0, r3
 80100d2:	370c      	adds	r7, #12
 80100d4:	46bd      	mov	sp, r7
 80100d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100da:	4770      	bx	lr
 80100dc:	20000158 	.word	0x20000158

080100e0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80100e0:	b480      	push	{r7}
 80100e2:	b083      	sub	sp, #12
 80100e4:	af00      	add	r7, sp, #0
 80100e6:	4603      	mov	r3, r0
 80100e8:	6039      	str	r1, [r7, #0]
 80100ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80100ec:	683b      	ldr	r3, [r7, #0]
 80100ee:	2204      	movs	r2, #4
 80100f0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80100f2:	4b03      	ldr	r3, [pc, #12]	; (8010100 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80100f4:	4618      	mov	r0, r3
 80100f6:	370c      	adds	r7, #12
 80100f8:	46bd      	mov	sp, r7
 80100fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100fe:	4770      	bx	lr
 8010100:	2000016c 	.word	0x2000016c

08010104 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b082      	sub	sp, #8
 8010108:	af00      	add	r7, sp, #0
 801010a:	4603      	mov	r3, r0
 801010c:	6039      	str	r1, [r7, #0]
 801010e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010110:	79fb      	ldrb	r3, [r7, #7]
 8010112:	2b00      	cmp	r3, #0
 8010114:	d105      	bne.n	8010122 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010116:	683a      	ldr	r2, [r7, #0]
 8010118:	4907      	ldr	r1, [pc, #28]	; (8010138 <USBD_FS_ProductStrDescriptor+0x34>)
 801011a:	4808      	ldr	r0, [pc, #32]	; (801013c <USBD_FS_ProductStrDescriptor+0x38>)
 801011c:	f7fc fbce 	bl	800c8bc <USBD_GetString>
 8010120:	e004      	b.n	801012c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010122:	683a      	ldr	r2, [r7, #0]
 8010124:	4904      	ldr	r1, [pc, #16]	; (8010138 <USBD_FS_ProductStrDescriptor+0x34>)
 8010126:	4805      	ldr	r0, [pc, #20]	; (801013c <USBD_FS_ProductStrDescriptor+0x38>)
 8010128:	f7fc fbc8 	bl	800c8bc <USBD_GetString>
  }
  return USBD_StrDesc;
 801012c:	4b02      	ldr	r3, [pc, #8]	; (8010138 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801012e:	4618      	mov	r0, r3
 8010130:	3708      	adds	r7, #8
 8010132:	46bd      	mov	sp, r7
 8010134:	bd80      	pop	{r7, pc}
 8010136:	bf00      	nop
 8010138:	2001c620 	.word	0x2001c620
 801013c:	080116d4 	.word	0x080116d4

08010140 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010140:	b580      	push	{r7, lr}
 8010142:	b082      	sub	sp, #8
 8010144:	af00      	add	r7, sp, #0
 8010146:	4603      	mov	r3, r0
 8010148:	6039      	str	r1, [r7, #0]
 801014a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801014c:	683a      	ldr	r2, [r7, #0]
 801014e:	4904      	ldr	r1, [pc, #16]	; (8010160 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010150:	4804      	ldr	r0, [pc, #16]	; (8010164 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010152:	f7fc fbb3 	bl	800c8bc <USBD_GetString>
  return USBD_StrDesc;
 8010156:	4b02      	ldr	r3, [pc, #8]	; (8010160 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010158:	4618      	mov	r0, r3
 801015a:	3708      	adds	r7, #8
 801015c:	46bd      	mov	sp, r7
 801015e:	bd80      	pop	{r7, pc}
 8010160:	2001c620 	.word	0x2001c620
 8010164:	080116ec 	.word	0x080116ec

08010168 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b082      	sub	sp, #8
 801016c:	af00      	add	r7, sp, #0
 801016e:	4603      	mov	r3, r0
 8010170:	6039      	str	r1, [r7, #0]
 8010172:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010174:	683b      	ldr	r3, [r7, #0]
 8010176:	221a      	movs	r2, #26
 8010178:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801017a:	f000 f843 	bl	8010204 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801017e:	4b02      	ldr	r3, [pc, #8]	; (8010188 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010180:	4618      	mov	r0, r3
 8010182:	3708      	adds	r7, #8
 8010184:	46bd      	mov	sp, r7
 8010186:	bd80      	pop	{r7, pc}
 8010188:	20000170 	.word	0x20000170

0801018c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801018c:	b580      	push	{r7, lr}
 801018e:	b082      	sub	sp, #8
 8010190:	af00      	add	r7, sp, #0
 8010192:	4603      	mov	r3, r0
 8010194:	6039      	str	r1, [r7, #0]
 8010196:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010198:	79fb      	ldrb	r3, [r7, #7]
 801019a:	2b00      	cmp	r3, #0
 801019c:	d105      	bne.n	80101aa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801019e:	683a      	ldr	r2, [r7, #0]
 80101a0:	4907      	ldr	r1, [pc, #28]	; (80101c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80101a2:	4808      	ldr	r0, [pc, #32]	; (80101c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80101a4:	f7fc fb8a 	bl	800c8bc <USBD_GetString>
 80101a8:	e004      	b.n	80101b4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80101aa:	683a      	ldr	r2, [r7, #0]
 80101ac:	4904      	ldr	r1, [pc, #16]	; (80101c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80101ae:	4805      	ldr	r0, [pc, #20]	; (80101c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80101b0:	f7fc fb84 	bl	800c8bc <USBD_GetString>
  }
  return USBD_StrDesc;
 80101b4:	4b02      	ldr	r3, [pc, #8]	; (80101c0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80101b6:	4618      	mov	r0, r3
 80101b8:	3708      	adds	r7, #8
 80101ba:	46bd      	mov	sp, r7
 80101bc:	bd80      	pop	{r7, pc}
 80101be:	bf00      	nop
 80101c0:	2001c620 	.word	0x2001c620
 80101c4:	08011700 	.word	0x08011700

080101c8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b082      	sub	sp, #8
 80101cc:	af00      	add	r7, sp, #0
 80101ce:	4603      	mov	r3, r0
 80101d0:	6039      	str	r1, [r7, #0]
 80101d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80101d4:	79fb      	ldrb	r3, [r7, #7]
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d105      	bne.n	80101e6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80101da:	683a      	ldr	r2, [r7, #0]
 80101dc:	4907      	ldr	r1, [pc, #28]	; (80101fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80101de:	4808      	ldr	r0, [pc, #32]	; (8010200 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80101e0:	f7fc fb6c 	bl	800c8bc <USBD_GetString>
 80101e4:	e004      	b.n	80101f0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80101e6:	683a      	ldr	r2, [r7, #0]
 80101e8:	4904      	ldr	r1, [pc, #16]	; (80101fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80101ea:	4805      	ldr	r0, [pc, #20]	; (8010200 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80101ec:	f7fc fb66 	bl	800c8bc <USBD_GetString>
  }
  return USBD_StrDesc;
 80101f0:	4b02      	ldr	r3, [pc, #8]	; (80101fc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80101f2:	4618      	mov	r0, r3
 80101f4:	3708      	adds	r7, #8
 80101f6:	46bd      	mov	sp, r7
 80101f8:	bd80      	pop	{r7, pc}
 80101fa:	bf00      	nop
 80101fc:	2001c620 	.word	0x2001c620
 8010200:	0801170c 	.word	0x0801170c

08010204 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010204:	b580      	push	{r7, lr}
 8010206:	b084      	sub	sp, #16
 8010208:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801020a:	4b0f      	ldr	r3, [pc, #60]	; (8010248 <Get_SerialNum+0x44>)
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010210:	4b0e      	ldr	r3, [pc, #56]	; (801024c <Get_SerialNum+0x48>)
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010216:	4b0e      	ldr	r3, [pc, #56]	; (8010250 <Get_SerialNum+0x4c>)
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801021c:	68fa      	ldr	r2, [r7, #12]
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	4413      	add	r3, r2
 8010222:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	2b00      	cmp	r3, #0
 8010228:	d009      	beq.n	801023e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801022a:	2208      	movs	r2, #8
 801022c:	4909      	ldr	r1, [pc, #36]	; (8010254 <Get_SerialNum+0x50>)
 801022e:	68f8      	ldr	r0, [r7, #12]
 8010230:	f000 f814 	bl	801025c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010234:	2204      	movs	r2, #4
 8010236:	4908      	ldr	r1, [pc, #32]	; (8010258 <Get_SerialNum+0x54>)
 8010238:	68b8      	ldr	r0, [r7, #8]
 801023a:	f000 f80f 	bl	801025c <IntToUnicode>
  }
}
 801023e:	bf00      	nop
 8010240:	3710      	adds	r7, #16
 8010242:	46bd      	mov	sp, r7
 8010244:	bd80      	pop	{r7, pc}
 8010246:	bf00      	nop
 8010248:	1fff7a10 	.word	0x1fff7a10
 801024c:	1fff7a14 	.word	0x1fff7a14
 8010250:	1fff7a18 	.word	0x1fff7a18
 8010254:	20000172 	.word	0x20000172
 8010258:	20000182 	.word	0x20000182

0801025c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801025c:	b480      	push	{r7}
 801025e:	b087      	sub	sp, #28
 8010260:	af00      	add	r7, sp, #0
 8010262:	60f8      	str	r0, [r7, #12]
 8010264:	60b9      	str	r1, [r7, #8]
 8010266:	4613      	mov	r3, r2
 8010268:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801026a:	2300      	movs	r3, #0
 801026c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801026e:	2300      	movs	r3, #0
 8010270:	75fb      	strb	r3, [r7, #23]
 8010272:	e027      	b.n	80102c4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	0f1b      	lsrs	r3, r3, #28
 8010278:	2b09      	cmp	r3, #9
 801027a:	d80b      	bhi.n	8010294 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	0f1b      	lsrs	r3, r3, #28
 8010280:	b2da      	uxtb	r2, r3
 8010282:	7dfb      	ldrb	r3, [r7, #23]
 8010284:	005b      	lsls	r3, r3, #1
 8010286:	4619      	mov	r1, r3
 8010288:	68bb      	ldr	r3, [r7, #8]
 801028a:	440b      	add	r3, r1
 801028c:	3230      	adds	r2, #48	; 0x30
 801028e:	b2d2      	uxtb	r2, r2
 8010290:	701a      	strb	r2, [r3, #0]
 8010292:	e00a      	b.n	80102aa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010294:	68fb      	ldr	r3, [r7, #12]
 8010296:	0f1b      	lsrs	r3, r3, #28
 8010298:	b2da      	uxtb	r2, r3
 801029a:	7dfb      	ldrb	r3, [r7, #23]
 801029c:	005b      	lsls	r3, r3, #1
 801029e:	4619      	mov	r1, r3
 80102a0:	68bb      	ldr	r3, [r7, #8]
 80102a2:	440b      	add	r3, r1
 80102a4:	3237      	adds	r2, #55	; 0x37
 80102a6:	b2d2      	uxtb	r2, r2
 80102a8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	011b      	lsls	r3, r3, #4
 80102ae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80102b0:	7dfb      	ldrb	r3, [r7, #23]
 80102b2:	005b      	lsls	r3, r3, #1
 80102b4:	3301      	adds	r3, #1
 80102b6:	68ba      	ldr	r2, [r7, #8]
 80102b8:	4413      	add	r3, r2
 80102ba:	2200      	movs	r2, #0
 80102bc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80102be:	7dfb      	ldrb	r3, [r7, #23]
 80102c0:	3301      	adds	r3, #1
 80102c2:	75fb      	strb	r3, [r7, #23]
 80102c4:	7dfa      	ldrb	r2, [r7, #23]
 80102c6:	79fb      	ldrb	r3, [r7, #7]
 80102c8:	429a      	cmp	r2, r3
 80102ca:	d3d3      	bcc.n	8010274 <IntToUnicode+0x18>
  }
}
 80102cc:	bf00      	nop
 80102ce:	bf00      	nop
 80102d0:	371c      	adds	r7, #28
 80102d2:	46bd      	mov	sp, r7
 80102d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d8:	4770      	bx	lr
	...

080102dc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	b08a      	sub	sp, #40	; 0x28
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80102e4:	f107 0314 	add.w	r3, r7, #20
 80102e8:	2200      	movs	r2, #0
 80102ea:	601a      	str	r2, [r3, #0]
 80102ec:	605a      	str	r2, [r3, #4]
 80102ee:	609a      	str	r2, [r3, #8]
 80102f0:	60da      	str	r2, [r3, #12]
 80102f2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80102fc:	d13a      	bne.n	8010374 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80102fe:	2300      	movs	r3, #0
 8010300:	613b      	str	r3, [r7, #16]
 8010302:	4b1e      	ldr	r3, [pc, #120]	; (801037c <HAL_PCD_MspInit+0xa0>)
 8010304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010306:	4a1d      	ldr	r2, [pc, #116]	; (801037c <HAL_PCD_MspInit+0xa0>)
 8010308:	f043 0301 	orr.w	r3, r3, #1
 801030c:	6313      	str	r3, [r2, #48]	; 0x30
 801030e:	4b1b      	ldr	r3, [pc, #108]	; (801037c <HAL_PCD_MspInit+0xa0>)
 8010310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010312:	f003 0301 	and.w	r3, r3, #1
 8010316:	613b      	str	r3, [r7, #16]
 8010318:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801031a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 801031e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010320:	2302      	movs	r3, #2
 8010322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010324:	2300      	movs	r3, #0
 8010326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010328:	2303      	movs	r3, #3
 801032a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801032c:	230a      	movs	r3, #10
 801032e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010330:	f107 0314 	add.w	r3, r7, #20
 8010334:	4619      	mov	r1, r3
 8010336:	4812      	ldr	r0, [pc, #72]	; (8010380 <HAL_PCD_MspInit+0xa4>)
 8010338:	f7f3 fb80 	bl	8003a3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801033c:	4b0f      	ldr	r3, [pc, #60]	; (801037c <HAL_PCD_MspInit+0xa0>)
 801033e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010340:	4a0e      	ldr	r2, [pc, #56]	; (801037c <HAL_PCD_MspInit+0xa0>)
 8010342:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010346:	6353      	str	r3, [r2, #52]	; 0x34
 8010348:	2300      	movs	r3, #0
 801034a:	60fb      	str	r3, [r7, #12]
 801034c:	4b0b      	ldr	r3, [pc, #44]	; (801037c <HAL_PCD_MspInit+0xa0>)
 801034e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010350:	4a0a      	ldr	r2, [pc, #40]	; (801037c <HAL_PCD_MspInit+0xa0>)
 8010352:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010356:	6453      	str	r3, [r2, #68]	; 0x44
 8010358:	4b08      	ldr	r3, [pc, #32]	; (801037c <HAL_PCD_MspInit+0xa0>)
 801035a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801035c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010360:	60fb      	str	r3, [r7, #12]
 8010362:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8010364:	2200      	movs	r2, #0
 8010366:	2105      	movs	r1, #5
 8010368:	2043      	movs	r0, #67	; 0x43
 801036a:	f7f2 fe17 	bl	8002f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801036e:	2043      	movs	r0, #67	; 0x43
 8010370:	f7f2 fe40 	bl	8002ff4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010374:	bf00      	nop
 8010376:	3728      	adds	r7, #40	; 0x28
 8010378:	46bd      	mov	sp, r7
 801037a:	bd80      	pop	{r7, pc}
 801037c:	40023800 	.word	0x40023800
 8010380:	40020000 	.word	0x40020000

08010384 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010384:	b580      	push	{r7, lr}
 8010386:	b082      	sub	sp, #8
 8010388:	af00      	add	r7, sp, #0
 801038a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8010398:	4619      	mov	r1, r3
 801039a:	4610      	mov	r0, r2
 801039c:	f7fb f92f 	bl	800b5fe <USBD_LL_SetupStage>
}
 80103a0:	bf00      	nop
 80103a2:	3708      	adds	r7, #8
 80103a4:	46bd      	mov	sp, r7
 80103a6:	bd80      	pop	{r7, pc}

080103a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80103a8:	b580      	push	{r7, lr}
 80103aa:	b082      	sub	sp, #8
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	6078      	str	r0, [r7, #4]
 80103b0:	460b      	mov	r3, r1
 80103b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80103ba:	78fa      	ldrb	r2, [r7, #3]
 80103bc:	6879      	ldr	r1, [r7, #4]
 80103be:	4613      	mov	r3, r2
 80103c0:	00db      	lsls	r3, r3, #3
 80103c2:	4413      	add	r3, r2
 80103c4:	009b      	lsls	r3, r3, #2
 80103c6:	440b      	add	r3, r1
 80103c8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80103cc:	681a      	ldr	r2, [r3, #0]
 80103ce:	78fb      	ldrb	r3, [r7, #3]
 80103d0:	4619      	mov	r1, r3
 80103d2:	f7fb f969 	bl	800b6a8 <USBD_LL_DataOutStage>
}
 80103d6:	bf00      	nop
 80103d8:	3708      	adds	r7, #8
 80103da:	46bd      	mov	sp, r7
 80103dc:	bd80      	pop	{r7, pc}

080103de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80103de:	b580      	push	{r7, lr}
 80103e0:	b082      	sub	sp, #8
 80103e2:	af00      	add	r7, sp, #0
 80103e4:	6078      	str	r0, [r7, #4]
 80103e6:	460b      	mov	r3, r1
 80103e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80103f0:	78fa      	ldrb	r2, [r7, #3]
 80103f2:	6879      	ldr	r1, [r7, #4]
 80103f4:	4613      	mov	r3, r2
 80103f6:	00db      	lsls	r3, r3, #3
 80103f8:	4413      	add	r3, r2
 80103fa:	009b      	lsls	r3, r3, #2
 80103fc:	440b      	add	r3, r1
 80103fe:	334c      	adds	r3, #76	; 0x4c
 8010400:	681a      	ldr	r2, [r3, #0]
 8010402:	78fb      	ldrb	r3, [r7, #3]
 8010404:	4619      	mov	r1, r3
 8010406:	f7fb fa02 	bl	800b80e <USBD_LL_DataInStage>
}
 801040a:	bf00      	nop
 801040c:	3708      	adds	r7, #8
 801040e:	46bd      	mov	sp, r7
 8010410:	bd80      	pop	{r7, pc}

08010412 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010412:	b580      	push	{r7, lr}
 8010414:	b082      	sub	sp, #8
 8010416:	af00      	add	r7, sp, #0
 8010418:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010420:	4618      	mov	r0, r3
 8010422:	f7fb fb36 	bl	800ba92 <USBD_LL_SOF>
}
 8010426:	bf00      	nop
 8010428:	3708      	adds	r7, #8
 801042a:	46bd      	mov	sp, r7
 801042c:	bd80      	pop	{r7, pc}

0801042e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801042e:	b580      	push	{r7, lr}
 8010430:	b084      	sub	sp, #16
 8010432:	af00      	add	r7, sp, #0
 8010434:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010436:	2301      	movs	r3, #1
 8010438:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	68db      	ldr	r3, [r3, #12]
 801043e:	2b02      	cmp	r3, #2
 8010440:	d001      	beq.n	8010446 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8010442:	f7f1 fc3f 	bl	8001cc4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801044c:	7bfa      	ldrb	r2, [r7, #15]
 801044e:	4611      	mov	r1, r2
 8010450:	4618      	mov	r0, r3
 8010452:	f7fb fae0 	bl	800ba16 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801045c:	4618      	mov	r0, r3
 801045e:	f7fb fa88 	bl	800b972 <USBD_LL_Reset>
}
 8010462:	bf00      	nop
 8010464:	3710      	adds	r7, #16
 8010466:	46bd      	mov	sp, r7
 8010468:	bd80      	pop	{r7, pc}
	...

0801046c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801046c:	b580      	push	{r7, lr}
 801046e:	b082      	sub	sp, #8
 8010470:	af00      	add	r7, sp, #0
 8010472:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801047a:	4618      	mov	r0, r3
 801047c:	f7fb fadb 	bl	800ba36 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	687a      	ldr	r2, [r7, #4]
 801048c:	6812      	ldr	r2, [r2, #0]
 801048e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010492:	f043 0301 	orr.w	r3, r3, #1
 8010496:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	6a1b      	ldr	r3, [r3, #32]
 801049c:	2b00      	cmp	r3, #0
 801049e:	d005      	beq.n	80104ac <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80104a0:	4b04      	ldr	r3, [pc, #16]	; (80104b4 <HAL_PCD_SuspendCallback+0x48>)
 80104a2:	691b      	ldr	r3, [r3, #16]
 80104a4:	4a03      	ldr	r2, [pc, #12]	; (80104b4 <HAL_PCD_SuspendCallback+0x48>)
 80104a6:	f043 0306 	orr.w	r3, r3, #6
 80104aa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80104ac:	bf00      	nop
 80104ae:	3708      	adds	r7, #8
 80104b0:	46bd      	mov	sp, r7
 80104b2:	bd80      	pop	{r7, pc}
 80104b4:	e000ed00 	.word	0xe000ed00

080104b8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80104b8:	b580      	push	{r7, lr}
 80104ba:	b082      	sub	sp, #8
 80104bc:	af00      	add	r7, sp, #0
 80104be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80104c6:	4618      	mov	r0, r3
 80104c8:	f7fb facb 	bl	800ba62 <USBD_LL_Resume>
}
 80104cc:	bf00      	nop
 80104ce:	3708      	adds	r7, #8
 80104d0:	46bd      	mov	sp, r7
 80104d2:	bd80      	pop	{r7, pc}

080104d4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b082      	sub	sp, #8
 80104d8:	af00      	add	r7, sp, #0
 80104da:	6078      	str	r0, [r7, #4]
 80104dc:	460b      	mov	r3, r1
 80104de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80104e6:	78fa      	ldrb	r2, [r7, #3]
 80104e8:	4611      	mov	r1, r2
 80104ea:	4618      	mov	r0, r3
 80104ec:	f7fb fb23 	bl	800bb36 <USBD_LL_IsoOUTIncomplete>
}
 80104f0:	bf00      	nop
 80104f2:	3708      	adds	r7, #8
 80104f4:	46bd      	mov	sp, r7
 80104f6:	bd80      	pop	{r7, pc}

080104f8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80104f8:	b580      	push	{r7, lr}
 80104fa:	b082      	sub	sp, #8
 80104fc:	af00      	add	r7, sp, #0
 80104fe:	6078      	str	r0, [r7, #4]
 8010500:	460b      	mov	r3, r1
 8010502:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801050a:	78fa      	ldrb	r2, [r7, #3]
 801050c:	4611      	mov	r1, r2
 801050e:	4618      	mov	r0, r3
 8010510:	f7fb fadf 	bl	800bad2 <USBD_LL_IsoINIncomplete>
}
 8010514:	bf00      	nop
 8010516:	3708      	adds	r7, #8
 8010518:	46bd      	mov	sp, r7
 801051a:	bd80      	pop	{r7, pc}

0801051c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801051c:	b580      	push	{r7, lr}
 801051e:	b082      	sub	sp, #8
 8010520:	af00      	add	r7, sp, #0
 8010522:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801052a:	4618      	mov	r0, r3
 801052c:	f7fb fb35 	bl	800bb9a <USBD_LL_DevConnected>
}
 8010530:	bf00      	nop
 8010532:	3708      	adds	r7, #8
 8010534:	46bd      	mov	sp, r7
 8010536:	bd80      	pop	{r7, pc}

08010538 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010538:	b580      	push	{r7, lr}
 801053a:	b082      	sub	sp, #8
 801053c:	af00      	add	r7, sp, #0
 801053e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010546:	4618      	mov	r0, r3
 8010548:	f7fb fb32 	bl	800bbb0 <USBD_LL_DevDisconnected>
}
 801054c:	bf00      	nop
 801054e:	3708      	adds	r7, #8
 8010550:	46bd      	mov	sp, r7
 8010552:	bd80      	pop	{r7, pc}

08010554 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010554:	b580      	push	{r7, lr}
 8010556:	b082      	sub	sp, #8
 8010558:	af00      	add	r7, sp, #0
 801055a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	781b      	ldrb	r3, [r3, #0]
 8010560:	2b00      	cmp	r3, #0
 8010562:	d13c      	bne.n	80105de <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8010564:	4a20      	ldr	r2, [pc, #128]	; (80105e8 <USBD_LL_Init+0x94>)
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	4a1e      	ldr	r2, [pc, #120]	; (80105e8 <USBD_LL_Init+0x94>)
 8010570:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010574:	4b1c      	ldr	r3, [pc, #112]	; (80105e8 <USBD_LL_Init+0x94>)
 8010576:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801057a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 801057c:	4b1a      	ldr	r3, [pc, #104]	; (80105e8 <USBD_LL_Init+0x94>)
 801057e:	2204      	movs	r2, #4
 8010580:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010582:	4b19      	ldr	r3, [pc, #100]	; (80105e8 <USBD_LL_Init+0x94>)
 8010584:	2202      	movs	r2, #2
 8010586:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010588:	4b17      	ldr	r3, [pc, #92]	; (80105e8 <USBD_LL_Init+0x94>)
 801058a:	2200      	movs	r2, #0
 801058c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801058e:	4b16      	ldr	r3, [pc, #88]	; (80105e8 <USBD_LL_Init+0x94>)
 8010590:	2202      	movs	r2, #2
 8010592:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010594:	4b14      	ldr	r3, [pc, #80]	; (80105e8 <USBD_LL_Init+0x94>)
 8010596:	2200      	movs	r2, #0
 8010598:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801059a:	4b13      	ldr	r3, [pc, #76]	; (80105e8 <USBD_LL_Init+0x94>)
 801059c:	2200      	movs	r2, #0
 801059e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80105a0:	4b11      	ldr	r3, [pc, #68]	; (80105e8 <USBD_LL_Init+0x94>)
 80105a2:	2200      	movs	r2, #0
 80105a4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80105a6:	4b10      	ldr	r3, [pc, #64]	; (80105e8 <USBD_LL_Init+0x94>)
 80105a8:	2200      	movs	r2, #0
 80105aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80105ac:	4b0e      	ldr	r3, [pc, #56]	; (80105e8 <USBD_LL_Init+0x94>)
 80105ae:	2200      	movs	r2, #0
 80105b0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80105b2:	480d      	ldr	r0, [pc, #52]	; (80105e8 <USBD_LL_Init+0x94>)
 80105b4:	f7f3 fd4e 	bl	8004054 <HAL_PCD_Init>
 80105b8:	4603      	mov	r3, r0
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d001      	beq.n	80105c2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80105be:	f7f1 fb81 	bl	8001cc4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80105c2:	2180      	movs	r1, #128	; 0x80
 80105c4:	4808      	ldr	r0, [pc, #32]	; (80105e8 <USBD_LL_Init+0x94>)
 80105c6:	f7f4 ffb0 	bl	800552a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80105ca:	2240      	movs	r2, #64	; 0x40
 80105cc:	2100      	movs	r1, #0
 80105ce:	4806      	ldr	r0, [pc, #24]	; (80105e8 <USBD_LL_Init+0x94>)
 80105d0:	f7f4 ff64 	bl	800549c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80105d4:	2280      	movs	r2, #128	; 0x80
 80105d6:	2101      	movs	r1, #1
 80105d8:	4803      	ldr	r0, [pc, #12]	; (80105e8 <USBD_LL_Init+0x94>)
 80105da:	f7f4 ff5f 	bl	800549c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80105de:	2300      	movs	r3, #0
}
 80105e0:	4618      	mov	r0, r3
 80105e2:	3708      	adds	r7, #8
 80105e4:	46bd      	mov	sp, r7
 80105e6:	bd80      	pop	{r7, pc}
 80105e8:	2001c820 	.word	0x2001c820

080105ec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80105ec:	b580      	push	{r7, lr}
 80105ee:	b084      	sub	sp, #16
 80105f0:	af00      	add	r7, sp, #0
 80105f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80105f4:	2300      	movs	r3, #0
 80105f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80105f8:	2300      	movs	r3, #0
 80105fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010602:	4618      	mov	r0, r3
 8010604:	f7f3 fe4e 	bl	80042a4 <HAL_PCD_Start>
 8010608:	4603      	mov	r3, r0
 801060a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801060c:	7bfb      	ldrb	r3, [r7, #15]
 801060e:	4618      	mov	r0, r3
 8010610:	f000 f942 	bl	8010898 <USBD_Get_USB_Status>
 8010614:	4603      	mov	r3, r0
 8010616:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010618:	7bbb      	ldrb	r3, [r7, #14]
}
 801061a:	4618      	mov	r0, r3
 801061c:	3710      	adds	r7, #16
 801061e:	46bd      	mov	sp, r7
 8010620:	bd80      	pop	{r7, pc}

08010622 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010622:	b580      	push	{r7, lr}
 8010624:	b084      	sub	sp, #16
 8010626:	af00      	add	r7, sp, #0
 8010628:	6078      	str	r0, [r7, #4]
 801062a:	4608      	mov	r0, r1
 801062c:	4611      	mov	r1, r2
 801062e:	461a      	mov	r2, r3
 8010630:	4603      	mov	r3, r0
 8010632:	70fb      	strb	r3, [r7, #3]
 8010634:	460b      	mov	r3, r1
 8010636:	70bb      	strb	r3, [r7, #2]
 8010638:	4613      	mov	r3, r2
 801063a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801063c:	2300      	movs	r3, #0
 801063e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010640:	2300      	movs	r3, #0
 8010642:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801064a:	78bb      	ldrb	r3, [r7, #2]
 801064c:	883a      	ldrh	r2, [r7, #0]
 801064e:	78f9      	ldrb	r1, [r7, #3]
 8010650:	f7f4 fb1f 	bl	8004c92 <HAL_PCD_EP_Open>
 8010654:	4603      	mov	r3, r0
 8010656:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010658:	7bfb      	ldrb	r3, [r7, #15]
 801065a:	4618      	mov	r0, r3
 801065c:	f000 f91c 	bl	8010898 <USBD_Get_USB_Status>
 8010660:	4603      	mov	r3, r0
 8010662:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010664:	7bbb      	ldrb	r3, [r7, #14]
}
 8010666:	4618      	mov	r0, r3
 8010668:	3710      	adds	r7, #16
 801066a:	46bd      	mov	sp, r7
 801066c:	bd80      	pop	{r7, pc}

0801066e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801066e:	b580      	push	{r7, lr}
 8010670:	b084      	sub	sp, #16
 8010672:	af00      	add	r7, sp, #0
 8010674:	6078      	str	r0, [r7, #4]
 8010676:	460b      	mov	r3, r1
 8010678:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801067a:	2300      	movs	r3, #0
 801067c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801067e:	2300      	movs	r3, #0
 8010680:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010688:	78fa      	ldrb	r2, [r7, #3]
 801068a:	4611      	mov	r1, r2
 801068c:	4618      	mov	r0, r3
 801068e:	f7f4 fb68 	bl	8004d62 <HAL_PCD_EP_Close>
 8010692:	4603      	mov	r3, r0
 8010694:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010696:	7bfb      	ldrb	r3, [r7, #15]
 8010698:	4618      	mov	r0, r3
 801069a:	f000 f8fd 	bl	8010898 <USBD_Get_USB_Status>
 801069e:	4603      	mov	r3, r0
 80106a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80106a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80106a4:	4618      	mov	r0, r3
 80106a6:	3710      	adds	r7, #16
 80106a8:	46bd      	mov	sp, r7
 80106aa:	bd80      	pop	{r7, pc}

080106ac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80106ac:	b580      	push	{r7, lr}
 80106ae:	b084      	sub	sp, #16
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]
 80106b4:	460b      	mov	r3, r1
 80106b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106b8:	2300      	movs	r3, #0
 80106ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80106bc:	2300      	movs	r3, #0
 80106be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80106c6:	78fa      	ldrb	r2, [r7, #3]
 80106c8:	4611      	mov	r1, r2
 80106ca:	4618      	mov	r0, r3
 80106cc:	f7f4 fc40 	bl	8004f50 <HAL_PCD_EP_SetStall>
 80106d0:	4603      	mov	r3, r0
 80106d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80106d4:	7bfb      	ldrb	r3, [r7, #15]
 80106d6:	4618      	mov	r0, r3
 80106d8:	f000 f8de 	bl	8010898 <USBD_Get_USB_Status>
 80106dc:	4603      	mov	r3, r0
 80106de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80106e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80106e2:	4618      	mov	r0, r3
 80106e4:	3710      	adds	r7, #16
 80106e6:	46bd      	mov	sp, r7
 80106e8:	bd80      	pop	{r7, pc}

080106ea <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80106ea:	b580      	push	{r7, lr}
 80106ec:	b084      	sub	sp, #16
 80106ee:	af00      	add	r7, sp, #0
 80106f0:	6078      	str	r0, [r7, #4]
 80106f2:	460b      	mov	r3, r1
 80106f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106f6:	2300      	movs	r3, #0
 80106f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80106fa:	2300      	movs	r3, #0
 80106fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010704:	78fa      	ldrb	r2, [r7, #3]
 8010706:	4611      	mov	r1, r2
 8010708:	4618      	mov	r0, r3
 801070a:	f7f4 fc85 	bl	8005018 <HAL_PCD_EP_ClrStall>
 801070e:	4603      	mov	r3, r0
 8010710:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010712:	7bfb      	ldrb	r3, [r7, #15]
 8010714:	4618      	mov	r0, r3
 8010716:	f000 f8bf 	bl	8010898 <USBD_Get_USB_Status>
 801071a:	4603      	mov	r3, r0
 801071c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801071e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010720:	4618      	mov	r0, r3
 8010722:	3710      	adds	r7, #16
 8010724:	46bd      	mov	sp, r7
 8010726:	bd80      	pop	{r7, pc}

08010728 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010728:	b480      	push	{r7}
 801072a:	b085      	sub	sp, #20
 801072c:	af00      	add	r7, sp, #0
 801072e:	6078      	str	r0, [r7, #4]
 8010730:	460b      	mov	r3, r1
 8010732:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801073a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801073c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010740:	2b00      	cmp	r3, #0
 8010742:	da0b      	bge.n	801075c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010744:	78fb      	ldrb	r3, [r7, #3]
 8010746:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801074a:	68f9      	ldr	r1, [r7, #12]
 801074c:	4613      	mov	r3, r2
 801074e:	00db      	lsls	r3, r3, #3
 8010750:	4413      	add	r3, r2
 8010752:	009b      	lsls	r3, r3, #2
 8010754:	440b      	add	r3, r1
 8010756:	333e      	adds	r3, #62	; 0x3e
 8010758:	781b      	ldrb	r3, [r3, #0]
 801075a:	e00b      	b.n	8010774 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801075c:	78fb      	ldrb	r3, [r7, #3]
 801075e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010762:	68f9      	ldr	r1, [r7, #12]
 8010764:	4613      	mov	r3, r2
 8010766:	00db      	lsls	r3, r3, #3
 8010768:	4413      	add	r3, r2
 801076a:	009b      	lsls	r3, r3, #2
 801076c:	440b      	add	r3, r1
 801076e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8010772:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010774:	4618      	mov	r0, r3
 8010776:	3714      	adds	r7, #20
 8010778:	46bd      	mov	sp, r7
 801077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801077e:	4770      	bx	lr

08010780 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010780:	b580      	push	{r7, lr}
 8010782:	b084      	sub	sp, #16
 8010784:	af00      	add	r7, sp, #0
 8010786:	6078      	str	r0, [r7, #4]
 8010788:	460b      	mov	r3, r1
 801078a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801078c:	2300      	movs	r3, #0
 801078e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010790:	2300      	movs	r3, #0
 8010792:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801079a:	78fa      	ldrb	r2, [r7, #3]
 801079c:	4611      	mov	r1, r2
 801079e:	4618      	mov	r0, r3
 80107a0:	f7f4 fa52 	bl	8004c48 <HAL_PCD_SetAddress>
 80107a4:	4603      	mov	r3, r0
 80107a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80107a8:	7bfb      	ldrb	r3, [r7, #15]
 80107aa:	4618      	mov	r0, r3
 80107ac:	f000 f874 	bl	8010898 <USBD_Get_USB_Status>
 80107b0:	4603      	mov	r3, r0
 80107b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80107b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	3710      	adds	r7, #16
 80107ba:	46bd      	mov	sp, r7
 80107bc:	bd80      	pop	{r7, pc}

080107be <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80107be:	b580      	push	{r7, lr}
 80107c0:	b086      	sub	sp, #24
 80107c2:	af00      	add	r7, sp, #0
 80107c4:	60f8      	str	r0, [r7, #12]
 80107c6:	607a      	str	r2, [r7, #4]
 80107c8:	603b      	str	r3, [r7, #0]
 80107ca:	460b      	mov	r3, r1
 80107cc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80107ce:	2300      	movs	r3, #0
 80107d0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80107d2:	2300      	movs	r3, #0
 80107d4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80107d6:	68fb      	ldr	r3, [r7, #12]
 80107d8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80107dc:	7af9      	ldrb	r1, [r7, #11]
 80107de:	683b      	ldr	r3, [r7, #0]
 80107e0:	687a      	ldr	r2, [r7, #4]
 80107e2:	f7f4 fb6b 	bl	8004ebc <HAL_PCD_EP_Transmit>
 80107e6:	4603      	mov	r3, r0
 80107e8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80107ea:	7dfb      	ldrb	r3, [r7, #23]
 80107ec:	4618      	mov	r0, r3
 80107ee:	f000 f853 	bl	8010898 <USBD_Get_USB_Status>
 80107f2:	4603      	mov	r3, r0
 80107f4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80107f6:	7dbb      	ldrb	r3, [r7, #22]
}
 80107f8:	4618      	mov	r0, r3
 80107fa:	3718      	adds	r7, #24
 80107fc:	46bd      	mov	sp, r7
 80107fe:	bd80      	pop	{r7, pc}

08010800 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010800:	b580      	push	{r7, lr}
 8010802:	b086      	sub	sp, #24
 8010804:	af00      	add	r7, sp, #0
 8010806:	60f8      	str	r0, [r7, #12]
 8010808:	607a      	str	r2, [r7, #4]
 801080a:	603b      	str	r3, [r7, #0]
 801080c:	460b      	mov	r3, r1
 801080e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010810:	2300      	movs	r3, #0
 8010812:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010814:	2300      	movs	r3, #0
 8010816:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801081e:	7af9      	ldrb	r1, [r7, #11]
 8010820:	683b      	ldr	r3, [r7, #0]
 8010822:	687a      	ldr	r2, [r7, #4]
 8010824:	f7f4 fae7 	bl	8004df6 <HAL_PCD_EP_Receive>
 8010828:	4603      	mov	r3, r0
 801082a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801082c:	7dfb      	ldrb	r3, [r7, #23]
 801082e:	4618      	mov	r0, r3
 8010830:	f000 f832 	bl	8010898 <USBD_Get_USB_Status>
 8010834:	4603      	mov	r3, r0
 8010836:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010838:	7dbb      	ldrb	r3, [r7, #22]
}
 801083a:	4618      	mov	r0, r3
 801083c:	3718      	adds	r7, #24
 801083e:	46bd      	mov	sp, r7
 8010840:	bd80      	pop	{r7, pc}

08010842 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010842:	b580      	push	{r7, lr}
 8010844:	b082      	sub	sp, #8
 8010846:	af00      	add	r7, sp, #0
 8010848:	6078      	str	r0, [r7, #4]
 801084a:	460b      	mov	r3, r1
 801084c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010854:	78fa      	ldrb	r2, [r7, #3]
 8010856:	4611      	mov	r1, r2
 8010858:	4618      	mov	r0, r3
 801085a:	f7f4 fb17 	bl	8004e8c <HAL_PCD_EP_GetRxCount>
 801085e:	4603      	mov	r3, r0
}
 8010860:	4618      	mov	r0, r3
 8010862:	3708      	adds	r7, #8
 8010864:	46bd      	mov	sp, r7
 8010866:	bd80      	pop	{r7, pc}

08010868 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010868:	b480      	push	{r7}
 801086a:	b083      	sub	sp, #12
 801086c:	af00      	add	r7, sp, #0
 801086e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010870:	4b03      	ldr	r3, [pc, #12]	; (8010880 <USBD_static_malloc+0x18>)
}
 8010872:	4618      	mov	r0, r3
 8010874:	370c      	adds	r7, #12
 8010876:	46bd      	mov	sp, r7
 8010878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801087c:	4770      	bx	lr
 801087e:	bf00      	nop
 8010880:	2001cd2c 	.word	0x2001cd2c

08010884 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010884:	b480      	push	{r7}
 8010886:	b083      	sub	sp, #12
 8010888:	af00      	add	r7, sp, #0
 801088a:	6078      	str	r0, [r7, #4]

}
 801088c:	bf00      	nop
 801088e:	370c      	adds	r7, #12
 8010890:	46bd      	mov	sp, r7
 8010892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010896:	4770      	bx	lr

08010898 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010898:	b480      	push	{r7}
 801089a:	b085      	sub	sp, #20
 801089c:	af00      	add	r7, sp, #0
 801089e:	4603      	mov	r3, r0
 80108a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80108a2:	2300      	movs	r3, #0
 80108a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80108a6:	79fb      	ldrb	r3, [r7, #7]
 80108a8:	2b03      	cmp	r3, #3
 80108aa:	d817      	bhi.n	80108dc <USBD_Get_USB_Status+0x44>
 80108ac:	a201      	add	r2, pc, #4	; (adr r2, 80108b4 <USBD_Get_USB_Status+0x1c>)
 80108ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108b2:	bf00      	nop
 80108b4:	080108c5 	.word	0x080108c5
 80108b8:	080108cb 	.word	0x080108cb
 80108bc:	080108d1 	.word	0x080108d1
 80108c0:	080108d7 	.word	0x080108d7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80108c4:	2300      	movs	r3, #0
 80108c6:	73fb      	strb	r3, [r7, #15]
    break;
 80108c8:	e00b      	b.n	80108e2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80108ca:	2303      	movs	r3, #3
 80108cc:	73fb      	strb	r3, [r7, #15]
    break;
 80108ce:	e008      	b.n	80108e2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80108d0:	2301      	movs	r3, #1
 80108d2:	73fb      	strb	r3, [r7, #15]
    break;
 80108d4:	e005      	b.n	80108e2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80108d6:	2303      	movs	r3, #3
 80108d8:	73fb      	strb	r3, [r7, #15]
    break;
 80108da:	e002      	b.n	80108e2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80108dc:	2303      	movs	r3, #3
 80108de:	73fb      	strb	r3, [r7, #15]
    break;
 80108e0:	bf00      	nop
  }
  return usb_status;
 80108e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80108e4:	4618      	mov	r0, r3
 80108e6:	3714      	adds	r7, #20
 80108e8:	46bd      	mov	sp, r7
 80108ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ee:	4770      	bx	lr

080108f0 <__errno>:
 80108f0:	4b01      	ldr	r3, [pc, #4]	; (80108f8 <__errno+0x8>)
 80108f2:	6818      	ldr	r0, [r3, #0]
 80108f4:	4770      	bx	lr
 80108f6:	bf00      	nop
 80108f8:	2000018c 	.word	0x2000018c

080108fc <__libc_init_array>:
 80108fc:	b570      	push	{r4, r5, r6, lr}
 80108fe:	4d0d      	ldr	r5, [pc, #52]	; (8010934 <__libc_init_array+0x38>)
 8010900:	4c0d      	ldr	r4, [pc, #52]	; (8010938 <__libc_init_array+0x3c>)
 8010902:	1b64      	subs	r4, r4, r5
 8010904:	10a4      	asrs	r4, r4, #2
 8010906:	2600      	movs	r6, #0
 8010908:	42a6      	cmp	r6, r4
 801090a:	d109      	bne.n	8010920 <__libc_init_array+0x24>
 801090c:	4d0b      	ldr	r5, [pc, #44]	; (801093c <__libc_init_array+0x40>)
 801090e:	4c0c      	ldr	r4, [pc, #48]	; (8010940 <__libc_init_array+0x44>)
 8010910:	f000 fd0e 	bl	8011330 <_init>
 8010914:	1b64      	subs	r4, r4, r5
 8010916:	10a4      	asrs	r4, r4, #2
 8010918:	2600      	movs	r6, #0
 801091a:	42a6      	cmp	r6, r4
 801091c:	d105      	bne.n	801092a <__libc_init_array+0x2e>
 801091e:	bd70      	pop	{r4, r5, r6, pc}
 8010920:	f855 3b04 	ldr.w	r3, [r5], #4
 8010924:	4798      	blx	r3
 8010926:	3601      	adds	r6, #1
 8010928:	e7ee      	b.n	8010908 <__libc_init_array+0xc>
 801092a:	f855 3b04 	ldr.w	r3, [r5], #4
 801092e:	4798      	blx	r3
 8010930:	3601      	adds	r6, #1
 8010932:	e7f2      	b.n	801091a <__libc_init_array+0x1e>
 8010934:	08013994 	.word	0x08013994
 8010938:	08013994 	.word	0x08013994
 801093c:	08013994 	.word	0x08013994
 8010940:	08013998 	.word	0x08013998

08010944 <malloc>:
 8010944:	4b02      	ldr	r3, [pc, #8]	; (8010950 <malloc+0xc>)
 8010946:	4601      	mov	r1, r0
 8010948:	6818      	ldr	r0, [r3, #0]
 801094a:	f000 b88d 	b.w	8010a68 <_malloc_r>
 801094e:	bf00      	nop
 8010950:	2000018c 	.word	0x2000018c

08010954 <free>:
 8010954:	4b02      	ldr	r3, [pc, #8]	; (8010960 <free+0xc>)
 8010956:	4601      	mov	r1, r0
 8010958:	6818      	ldr	r0, [r3, #0]
 801095a:	f000 b819 	b.w	8010990 <_free_r>
 801095e:	bf00      	nop
 8010960:	2000018c 	.word	0x2000018c

08010964 <memcpy>:
 8010964:	440a      	add	r2, r1
 8010966:	4291      	cmp	r1, r2
 8010968:	f100 33ff 	add.w	r3, r0, #4294967295
 801096c:	d100      	bne.n	8010970 <memcpy+0xc>
 801096e:	4770      	bx	lr
 8010970:	b510      	push	{r4, lr}
 8010972:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010976:	f803 4f01 	strb.w	r4, [r3, #1]!
 801097a:	4291      	cmp	r1, r2
 801097c:	d1f9      	bne.n	8010972 <memcpy+0xe>
 801097e:	bd10      	pop	{r4, pc}

08010980 <memset>:
 8010980:	4402      	add	r2, r0
 8010982:	4603      	mov	r3, r0
 8010984:	4293      	cmp	r3, r2
 8010986:	d100      	bne.n	801098a <memset+0xa>
 8010988:	4770      	bx	lr
 801098a:	f803 1b01 	strb.w	r1, [r3], #1
 801098e:	e7f9      	b.n	8010984 <memset+0x4>

08010990 <_free_r>:
 8010990:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010992:	2900      	cmp	r1, #0
 8010994:	d044      	beq.n	8010a20 <_free_r+0x90>
 8010996:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801099a:	9001      	str	r0, [sp, #4]
 801099c:	2b00      	cmp	r3, #0
 801099e:	f1a1 0404 	sub.w	r4, r1, #4
 80109a2:	bfb8      	it	lt
 80109a4:	18e4      	addlt	r4, r4, r3
 80109a6:	f000 f975 	bl	8010c94 <__malloc_lock>
 80109aa:	4a1e      	ldr	r2, [pc, #120]	; (8010a24 <_free_r+0x94>)
 80109ac:	9801      	ldr	r0, [sp, #4]
 80109ae:	6813      	ldr	r3, [r2, #0]
 80109b0:	b933      	cbnz	r3, 80109c0 <_free_r+0x30>
 80109b2:	6063      	str	r3, [r4, #4]
 80109b4:	6014      	str	r4, [r2, #0]
 80109b6:	b003      	add	sp, #12
 80109b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80109bc:	f000 b970 	b.w	8010ca0 <__malloc_unlock>
 80109c0:	42a3      	cmp	r3, r4
 80109c2:	d908      	bls.n	80109d6 <_free_r+0x46>
 80109c4:	6825      	ldr	r5, [r4, #0]
 80109c6:	1961      	adds	r1, r4, r5
 80109c8:	428b      	cmp	r3, r1
 80109ca:	bf01      	itttt	eq
 80109cc:	6819      	ldreq	r1, [r3, #0]
 80109ce:	685b      	ldreq	r3, [r3, #4]
 80109d0:	1949      	addeq	r1, r1, r5
 80109d2:	6021      	streq	r1, [r4, #0]
 80109d4:	e7ed      	b.n	80109b2 <_free_r+0x22>
 80109d6:	461a      	mov	r2, r3
 80109d8:	685b      	ldr	r3, [r3, #4]
 80109da:	b10b      	cbz	r3, 80109e0 <_free_r+0x50>
 80109dc:	42a3      	cmp	r3, r4
 80109de:	d9fa      	bls.n	80109d6 <_free_r+0x46>
 80109e0:	6811      	ldr	r1, [r2, #0]
 80109e2:	1855      	adds	r5, r2, r1
 80109e4:	42a5      	cmp	r5, r4
 80109e6:	d10b      	bne.n	8010a00 <_free_r+0x70>
 80109e8:	6824      	ldr	r4, [r4, #0]
 80109ea:	4421      	add	r1, r4
 80109ec:	1854      	adds	r4, r2, r1
 80109ee:	42a3      	cmp	r3, r4
 80109f0:	6011      	str	r1, [r2, #0]
 80109f2:	d1e0      	bne.n	80109b6 <_free_r+0x26>
 80109f4:	681c      	ldr	r4, [r3, #0]
 80109f6:	685b      	ldr	r3, [r3, #4]
 80109f8:	6053      	str	r3, [r2, #4]
 80109fa:	4421      	add	r1, r4
 80109fc:	6011      	str	r1, [r2, #0]
 80109fe:	e7da      	b.n	80109b6 <_free_r+0x26>
 8010a00:	d902      	bls.n	8010a08 <_free_r+0x78>
 8010a02:	230c      	movs	r3, #12
 8010a04:	6003      	str	r3, [r0, #0]
 8010a06:	e7d6      	b.n	80109b6 <_free_r+0x26>
 8010a08:	6825      	ldr	r5, [r4, #0]
 8010a0a:	1961      	adds	r1, r4, r5
 8010a0c:	428b      	cmp	r3, r1
 8010a0e:	bf04      	itt	eq
 8010a10:	6819      	ldreq	r1, [r3, #0]
 8010a12:	685b      	ldreq	r3, [r3, #4]
 8010a14:	6063      	str	r3, [r4, #4]
 8010a16:	bf04      	itt	eq
 8010a18:	1949      	addeq	r1, r1, r5
 8010a1a:	6021      	streq	r1, [r4, #0]
 8010a1c:	6054      	str	r4, [r2, #4]
 8010a1e:	e7ca      	b.n	80109b6 <_free_r+0x26>
 8010a20:	b003      	add	sp, #12
 8010a22:	bd30      	pop	{r4, r5, pc}
 8010a24:	2001cf4c 	.word	0x2001cf4c

08010a28 <sbrk_aligned>:
 8010a28:	b570      	push	{r4, r5, r6, lr}
 8010a2a:	4e0e      	ldr	r6, [pc, #56]	; (8010a64 <sbrk_aligned+0x3c>)
 8010a2c:	460c      	mov	r4, r1
 8010a2e:	6831      	ldr	r1, [r6, #0]
 8010a30:	4605      	mov	r5, r0
 8010a32:	b911      	cbnz	r1, 8010a3a <sbrk_aligned+0x12>
 8010a34:	f000 f8f6 	bl	8010c24 <_sbrk_r>
 8010a38:	6030      	str	r0, [r6, #0]
 8010a3a:	4621      	mov	r1, r4
 8010a3c:	4628      	mov	r0, r5
 8010a3e:	f000 f8f1 	bl	8010c24 <_sbrk_r>
 8010a42:	1c43      	adds	r3, r0, #1
 8010a44:	d00a      	beq.n	8010a5c <sbrk_aligned+0x34>
 8010a46:	1cc4      	adds	r4, r0, #3
 8010a48:	f024 0403 	bic.w	r4, r4, #3
 8010a4c:	42a0      	cmp	r0, r4
 8010a4e:	d007      	beq.n	8010a60 <sbrk_aligned+0x38>
 8010a50:	1a21      	subs	r1, r4, r0
 8010a52:	4628      	mov	r0, r5
 8010a54:	f000 f8e6 	bl	8010c24 <_sbrk_r>
 8010a58:	3001      	adds	r0, #1
 8010a5a:	d101      	bne.n	8010a60 <sbrk_aligned+0x38>
 8010a5c:	f04f 34ff 	mov.w	r4, #4294967295
 8010a60:	4620      	mov	r0, r4
 8010a62:	bd70      	pop	{r4, r5, r6, pc}
 8010a64:	2001cf50 	.word	0x2001cf50

08010a68 <_malloc_r>:
 8010a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a6c:	1ccd      	adds	r5, r1, #3
 8010a6e:	f025 0503 	bic.w	r5, r5, #3
 8010a72:	3508      	adds	r5, #8
 8010a74:	2d0c      	cmp	r5, #12
 8010a76:	bf38      	it	cc
 8010a78:	250c      	movcc	r5, #12
 8010a7a:	2d00      	cmp	r5, #0
 8010a7c:	4607      	mov	r7, r0
 8010a7e:	db01      	blt.n	8010a84 <_malloc_r+0x1c>
 8010a80:	42a9      	cmp	r1, r5
 8010a82:	d905      	bls.n	8010a90 <_malloc_r+0x28>
 8010a84:	230c      	movs	r3, #12
 8010a86:	603b      	str	r3, [r7, #0]
 8010a88:	2600      	movs	r6, #0
 8010a8a:	4630      	mov	r0, r6
 8010a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a90:	4e2e      	ldr	r6, [pc, #184]	; (8010b4c <_malloc_r+0xe4>)
 8010a92:	f000 f8ff 	bl	8010c94 <__malloc_lock>
 8010a96:	6833      	ldr	r3, [r6, #0]
 8010a98:	461c      	mov	r4, r3
 8010a9a:	bb34      	cbnz	r4, 8010aea <_malloc_r+0x82>
 8010a9c:	4629      	mov	r1, r5
 8010a9e:	4638      	mov	r0, r7
 8010aa0:	f7ff ffc2 	bl	8010a28 <sbrk_aligned>
 8010aa4:	1c43      	adds	r3, r0, #1
 8010aa6:	4604      	mov	r4, r0
 8010aa8:	d14d      	bne.n	8010b46 <_malloc_r+0xde>
 8010aaa:	6834      	ldr	r4, [r6, #0]
 8010aac:	4626      	mov	r6, r4
 8010aae:	2e00      	cmp	r6, #0
 8010ab0:	d140      	bne.n	8010b34 <_malloc_r+0xcc>
 8010ab2:	6823      	ldr	r3, [r4, #0]
 8010ab4:	4631      	mov	r1, r6
 8010ab6:	4638      	mov	r0, r7
 8010ab8:	eb04 0803 	add.w	r8, r4, r3
 8010abc:	f000 f8b2 	bl	8010c24 <_sbrk_r>
 8010ac0:	4580      	cmp	r8, r0
 8010ac2:	d13a      	bne.n	8010b3a <_malloc_r+0xd2>
 8010ac4:	6821      	ldr	r1, [r4, #0]
 8010ac6:	3503      	adds	r5, #3
 8010ac8:	1a6d      	subs	r5, r5, r1
 8010aca:	f025 0503 	bic.w	r5, r5, #3
 8010ace:	3508      	adds	r5, #8
 8010ad0:	2d0c      	cmp	r5, #12
 8010ad2:	bf38      	it	cc
 8010ad4:	250c      	movcc	r5, #12
 8010ad6:	4629      	mov	r1, r5
 8010ad8:	4638      	mov	r0, r7
 8010ada:	f7ff ffa5 	bl	8010a28 <sbrk_aligned>
 8010ade:	3001      	adds	r0, #1
 8010ae0:	d02b      	beq.n	8010b3a <_malloc_r+0xd2>
 8010ae2:	6823      	ldr	r3, [r4, #0]
 8010ae4:	442b      	add	r3, r5
 8010ae6:	6023      	str	r3, [r4, #0]
 8010ae8:	e00e      	b.n	8010b08 <_malloc_r+0xa0>
 8010aea:	6822      	ldr	r2, [r4, #0]
 8010aec:	1b52      	subs	r2, r2, r5
 8010aee:	d41e      	bmi.n	8010b2e <_malloc_r+0xc6>
 8010af0:	2a0b      	cmp	r2, #11
 8010af2:	d916      	bls.n	8010b22 <_malloc_r+0xba>
 8010af4:	1961      	adds	r1, r4, r5
 8010af6:	42a3      	cmp	r3, r4
 8010af8:	6025      	str	r5, [r4, #0]
 8010afa:	bf18      	it	ne
 8010afc:	6059      	strne	r1, [r3, #4]
 8010afe:	6863      	ldr	r3, [r4, #4]
 8010b00:	bf08      	it	eq
 8010b02:	6031      	streq	r1, [r6, #0]
 8010b04:	5162      	str	r2, [r4, r5]
 8010b06:	604b      	str	r3, [r1, #4]
 8010b08:	4638      	mov	r0, r7
 8010b0a:	f104 060b 	add.w	r6, r4, #11
 8010b0e:	f000 f8c7 	bl	8010ca0 <__malloc_unlock>
 8010b12:	f026 0607 	bic.w	r6, r6, #7
 8010b16:	1d23      	adds	r3, r4, #4
 8010b18:	1af2      	subs	r2, r6, r3
 8010b1a:	d0b6      	beq.n	8010a8a <_malloc_r+0x22>
 8010b1c:	1b9b      	subs	r3, r3, r6
 8010b1e:	50a3      	str	r3, [r4, r2]
 8010b20:	e7b3      	b.n	8010a8a <_malloc_r+0x22>
 8010b22:	6862      	ldr	r2, [r4, #4]
 8010b24:	42a3      	cmp	r3, r4
 8010b26:	bf0c      	ite	eq
 8010b28:	6032      	streq	r2, [r6, #0]
 8010b2a:	605a      	strne	r2, [r3, #4]
 8010b2c:	e7ec      	b.n	8010b08 <_malloc_r+0xa0>
 8010b2e:	4623      	mov	r3, r4
 8010b30:	6864      	ldr	r4, [r4, #4]
 8010b32:	e7b2      	b.n	8010a9a <_malloc_r+0x32>
 8010b34:	4634      	mov	r4, r6
 8010b36:	6876      	ldr	r6, [r6, #4]
 8010b38:	e7b9      	b.n	8010aae <_malloc_r+0x46>
 8010b3a:	230c      	movs	r3, #12
 8010b3c:	603b      	str	r3, [r7, #0]
 8010b3e:	4638      	mov	r0, r7
 8010b40:	f000 f8ae 	bl	8010ca0 <__malloc_unlock>
 8010b44:	e7a1      	b.n	8010a8a <_malloc_r+0x22>
 8010b46:	6025      	str	r5, [r4, #0]
 8010b48:	e7de      	b.n	8010b08 <_malloc_r+0xa0>
 8010b4a:	bf00      	nop
 8010b4c:	2001cf4c 	.word	0x2001cf4c

08010b50 <cleanup_glue>:
 8010b50:	b538      	push	{r3, r4, r5, lr}
 8010b52:	460c      	mov	r4, r1
 8010b54:	6809      	ldr	r1, [r1, #0]
 8010b56:	4605      	mov	r5, r0
 8010b58:	b109      	cbz	r1, 8010b5e <cleanup_glue+0xe>
 8010b5a:	f7ff fff9 	bl	8010b50 <cleanup_glue>
 8010b5e:	4621      	mov	r1, r4
 8010b60:	4628      	mov	r0, r5
 8010b62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b66:	f7ff bf13 	b.w	8010990 <_free_r>
	...

08010b6c <_reclaim_reent>:
 8010b6c:	4b2c      	ldr	r3, [pc, #176]	; (8010c20 <_reclaim_reent+0xb4>)
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	4283      	cmp	r3, r0
 8010b72:	b570      	push	{r4, r5, r6, lr}
 8010b74:	4604      	mov	r4, r0
 8010b76:	d051      	beq.n	8010c1c <_reclaim_reent+0xb0>
 8010b78:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8010b7a:	b143      	cbz	r3, 8010b8e <_reclaim_reent+0x22>
 8010b7c:	68db      	ldr	r3, [r3, #12]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d14a      	bne.n	8010c18 <_reclaim_reent+0xac>
 8010b82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b84:	6819      	ldr	r1, [r3, #0]
 8010b86:	b111      	cbz	r1, 8010b8e <_reclaim_reent+0x22>
 8010b88:	4620      	mov	r0, r4
 8010b8a:	f7ff ff01 	bl	8010990 <_free_r>
 8010b8e:	6961      	ldr	r1, [r4, #20]
 8010b90:	b111      	cbz	r1, 8010b98 <_reclaim_reent+0x2c>
 8010b92:	4620      	mov	r0, r4
 8010b94:	f7ff fefc 	bl	8010990 <_free_r>
 8010b98:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8010b9a:	b111      	cbz	r1, 8010ba2 <_reclaim_reent+0x36>
 8010b9c:	4620      	mov	r0, r4
 8010b9e:	f7ff fef7 	bl	8010990 <_free_r>
 8010ba2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8010ba4:	b111      	cbz	r1, 8010bac <_reclaim_reent+0x40>
 8010ba6:	4620      	mov	r0, r4
 8010ba8:	f7ff fef2 	bl	8010990 <_free_r>
 8010bac:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8010bae:	b111      	cbz	r1, 8010bb6 <_reclaim_reent+0x4a>
 8010bb0:	4620      	mov	r0, r4
 8010bb2:	f7ff feed 	bl	8010990 <_free_r>
 8010bb6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8010bb8:	b111      	cbz	r1, 8010bc0 <_reclaim_reent+0x54>
 8010bba:	4620      	mov	r0, r4
 8010bbc:	f7ff fee8 	bl	8010990 <_free_r>
 8010bc0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8010bc2:	b111      	cbz	r1, 8010bca <_reclaim_reent+0x5e>
 8010bc4:	4620      	mov	r0, r4
 8010bc6:	f7ff fee3 	bl	8010990 <_free_r>
 8010bca:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8010bcc:	b111      	cbz	r1, 8010bd4 <_reclaim_reent+0x68>
 8010bce:	4620      	mov	r0, r4
 8010bd0:	f7ff fede 	bl	8010990 <_free_r>
 8010bd4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010bd6:	b111      	cbz	r1, 8010bde <_reclaim_reent+0x72>
 8010bd8:	4620      	mov	r0, r4
 8010bda:	f7ff fed9 	bl	8010990 <_free_r>
 8010bde:	69a3      	ldr	r3, [r4, #24]
 8010be0:	b1e3      	cbz	r3, 8010c1c <_reclaim_reent+0xb0>
 8010be2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8010be4:	4620      	mov	r0, r4
 8010be6:	4798      	blx	r3
 8010be8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8010bea:	b1b9      	cbz	r1, 8010c1c <_reclaim_reent+0xb0>
 8010bec:	4620      	mov	r0, r4
 8010bee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010bf2:	f7ff bfad 	b.w	8010b50 <cleanup_glue>
 8010bf6:	5949      	ldr	r1, [r1, r5]
 8010bf8:	b941      	cbnz	r1, 8010c0c <_reclaim_reent+0xa0>
 8010bfa:	3504      	adds	r5, #4
 8010bfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010bfe:	2d80      	cmp	r5, #128	; 0x80
 8010c00:	68d9      	ldr	r1, [r3, #12]
 8010c02:	d1f8      	bne.n	8010bf6 <_reclaim_reent+0x8a>
 8010c04:	4620      	mov	r0, r4
 8010c06:	f7ff fec3 	bl	8010990 <_free_r>
 8010c0a:	e7ba      	b.n	8010b82 <_reclaim_reent+0x16>
 8010c0c:	680e      	ldr	r6, [r1, #0]
 8010c0e:	4620      	mov	r0, r4
 8010c10:	f7ff febe 	bl	8010990 <_free_r>
 8010c14:	4631      	mov	r1, r6
 8010c16:	e7ef      	b.n	8010bf8 <_reclaim_reent+0x8c>
 8010c18:	2500      	movs	r5, #0
 8010c1a:	e7ef      	b.n	8010bfc <_reclaim_reent+0x90>
 8010c1c:	bd70      	pop	{r4, r5, r6, pc}
 8010c1e:	bf00      	nop
 8010c20:	2000018c 	.word	0x2000018c

08010c24 <_sbrk_r>:
 8010c24:	b538      	push	{r3, r4, r5, lr}
 8010c26:	4d06      	ldr	r5, [pc, #24]	; (8010c40 <_sbrk_r+0x1c>)
 8010c28:	2300      	movs	r3, #0
 8010c2a:	4604      	mov	r4, r0
 8010c2c:	4608      	mov	r0, r1
 8010c2e:	602b      	str	r3, [r5, #0]
 8010c30:	f7f1 fd54 	bl	80026dc <_sbrk>
 8010c34:	1c43      	adds	r3, r0, #1
 8010c36:	d102      	bne.n	8010c3e <_sbrk_r+0x1a>
 8010c38:	682b      	ldr	r3, [r5, #0]
 8010c3a:	b103      	cbz	r3, 8010c3e <_sbrk_r+0x1a>
 8010c3c:	6023      	str	r3, [r4, #0]
 8010c3e:	bd38      	pop	{r3, r4, r5, pc}
 8010c40:	2001cf54 	.word	0x2001cf54

08010c44 <siprintf>:
 8010c44:	b40e      	push	{r1, r2, r3}
 8010c46:	b500      	push	{lr}
 8010c48:	b09c      	sub	sp, #112	; 0x70
 8010c4a:	ab1d      	add	r3, sp, #116	; 0x74
 8010c4c:	9002      	str	r0, [sp, #8]
 8010c4e:	9006      	str	r0, [sp, #24]
 8010c50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010c54:	4809      	ldr	r0, [pc, #36]	; (8010c7c <siprintf+0x38>)
 8010c56:	9107      	str	r1, [sp, #28]
 8010c58:	9104      	str	r1, [sp, #16]
 8010c5a:	4909      	ldr	r1, [pc, #36]	; (8010c80 <siprintf+0x3c>)
 8010c5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c60:	9105      	str	r1, [sp, #20]
 8010c62:	6800      	ldr	r0, [r0, #0]
 8010c64:	9301      	str	r3, [sp, #4]
 8010c66:	a902      	add	r1, sp, #8
 8010c68:	f000 f87c 	bl	8010d64 <_svfiprintf_r>
 8010c6c:	9b02      	ldr	r3, [sp, #8]
 8010c6e:	2200      	movs	r2, #0
 8010c70:	701a      	strb	r2, [r3, #0]
 8010c72:	b01c      	add	sp, #112	; 0x70
 8010c74:	f85d eb04 	ldr.w	lr, [sp], #4
 8010c78:	b003      	add	sp, #12
 8010c7a:	4770      	bx	lr
 8010c7c:	2000018c 	.word	0x2000018c
 8010c80:	ffff0208 	.word	0xffff0208

08010c84 <strcpy>:
 8010c84:	4603      	mov	r3, r0
 8010c86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010c8a:	f803 2b01 	strb.w	r2, [r3], #1
 8010c8e:	2a00      	cmp	r2, #0
 8010c90:	d1f9      	bne.n	8010c86 <strcpy+0x2>
 8010c92:	4770      	bx	lr

08010c94 <__malloc_lock>:
 8010c94:	4801      	ldr	r0, [pc, #4]	; (8010c9c <__malloc_lock+0x8>)
 8010c96:	f7f2 b824 	b.w	8002ce2 <__retarget_lock_acquire_recursive>
 8010c9a:	bf00      	nop
 8010c9c:	20001510 	.word	0x20001510

08010ca0 <__malloc_unlock>:
 8010ca0:	4801      	ldr	r0, [pc, #4]	; (8010ca8 <__malloc_unlock+0x8>)
 8010ca2:	f7f2 b832 	b.w	8002d0a <__retarget_lock_release_recursive>
 8010ca6:	bf00      	nop
 8010ca8:	20001510 	.word	0x20001510

08010cac <__ssputs_r>:
 8010cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010cb0:	688e      	ldr	r6, [r1, #8]
 8010cb2:	429e      	cmp	r6, r3
 8010cb4:	4682      	mov	sl, r0
 8010cb6:	460c      	mov	r4, r1
 8010cb8:	4690      	mov	r8, r2
 8010cba:	461f      	mov	r7, r3
 8010cbc:	d838      	bhi.n	8010d30 <__ssputs_r+0x84>
 8010cbe:	898a      	ldrh	r2, [r1, #12]
 8010cc0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010cc4:	d032      	beq.n	8010d2c <__ssputs_r+0x80>
 8010cc6:	6825      	ldr	r5, [r4, #0]
 8010cc8:	6909      	ldr	r1, [r1, #16]
 8010cca:	eba5 0901 	sub.w	r9, r5, r1
 8010cce:	6965      	ldr	r5, [r4, #20]
 8010cd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010cd4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010cd8:	3301      	adds	r3, #1
 8010cda:	444b      	add	r3, r9
 8010cdc:	106d      	asrs	r5, r5, #1
 8010cde:	429d      	cmp	r5, r3
 8010ce0:	bf38      	it	cc
 8010ce2:	461d      	movcc	r5, r3
 8010ce4:	0553      	lsls	r3, r2, #21
 8010ce6:	d531      	bpl.n	8010d4c <__ssputs_r+0xa0>
 8010ce8:	4629      	mov	r1, r5
 8010cea:	f7ff febd 	bl	8010a68 <_malloc_r>
 8010cee:	4606      	mov	r6, r0
 8010cf0:	b950      	cbnz	r0, 8010d08 <__ssputs_r+0x5c>
 8010cf2:	230c      	movs	r3, #12
 8010cf4:	f8ca 3000 	str.w	r3, [sl]
 8010cf8:	89a3      	ldrh	r3, [r4, #12]
 8010cfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010cfe:	81a3      	strh	r3, [r4, #12]
 8010d00:	f04f 30ff 	mov.w	r0, #4294967295
 8010d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d08:	6921      	ldr	r1, [r4, #16]
 8010d0a:	464a      	mov	r2, r9
 8010d0c:	f7ff fe2a 	bl	8010964 <memcpy>
 8010d10:	89a3      	ldrh	r3, [r4, #12]
 8010d12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010d16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010d1a:	81a3      	strh	r3, [r4, #12]
 8010d1c:	6126      	str	r6, [r4, #16]
 8010d1e:	6165      	str	r5, [r4, #20]
 8010d20:	444e      	add	r6, r9
 8010d22:	eba5 0509 	sub.w	r5, r5, r9
 8010d26:	6026      	str	r6, [r4, #0]
 8010d28:	60a5      	str	r5, [r4, #8]
 8010d2a:	463e      	mov	r6, r7
 8010d2c:	42be      	cmp	r6, r7
 8010d2e:	d900      	bls.n	8010d32 <__ssputs_r+0x86>
 8010d30:	463e      	mov	r6, r7
 8010d32:	6820      	ldr	r0, [r4, #0]
 8010d34:	4632      	mov	r2, r6
 8010d36:	4641      	mov	r1, r8
 8010d38:	f000 faa8 	bl	801128c <memmove>
 8010d3c:	68a3      	ldr	r3, [r4, #8]
 8010d3e:	1b9b      	subs	r3, r3, r6
 8010d40:	60a3      	str	r3, [r4, #8]
 8010d42:	6823      	ldr	r3, [r4, #0]
 8010d44:	4433      	add	r3, r6
 8010d46:	6023      	str	r3, [r4, #0]
 8010d48:	2000      	movs	r0, #0
 8010d4a:	e7db      	b.n	8010d04 <__ssputs_r+0x58>
 8010d4c:	462a      	mov	r2, r5
 8010d4e:	f000 fab7 	bl	80112c0 <_realloc_r>
 8010d52:	4606      	mov	r6, r0
 8010d54:	2800      	cmp	r0, #0
 8010d56:	d1e1      	bne.n	8010d1c <__ssputs_r+0x70>
 8010d58:	6921      	ldr	r1, [r4, #16]
 8010d5a:	4650      	mov	r0, sl
 8010d5c:	f7ff fe18 	bl	8010990 <_free_r>
 8010d60:	e7c7      	b.n	8010cf2 <__ssputs_r+0x46>
	...

08010d64 <_svfiprintf_r>:
 8010d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d68:	4698      	mov	r8, r3
 8010d6a:	898b      	ldrh	r3, [r1, #12]
 8010d6c:	061b      	lsls	r3, r3, #24
 8010d6e:	b09d      	sub	sp, #116	; 0x74
 8010d70:	4607      	mov	r7, r0
 8010d72:	460d      	mov	r5, r1
 8010d74:	4614      	mov	r4, r2
 8010d76:	d50e      	bpl.n	8010d96 <_svfiprintf_r+0x32>
 8010d78:	690b      	ldr	r3, [r1, #16]
 8010d7a:	b963      	cbnz	r3, 8010d96 <_svfiprintf_r+0x32>
 8010d7c:	2140      	movs	r1, #64	; 0x40
 8010d7e:	f7ff fe73 	bl	8010a68 <_malloc_r>
 8010d82:	6028      	str	r0, [r5, #0]
 8010d84:	6128      	str	r0, [r5, #16]
 8010d86:	b920      	cbnz	r0, 8010d92 <_svfiprintf_r+0x2e>
 8010d88:	230c      	movs	r3, #12
 8010d8a:	603b      	str	r3, [r7, #0]
 8010d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8010d90:	e0d1      	b.n	8010f36 <_svfiprintf_r+0x1d2>
 8010d92:	2340      	movs	r3, #64	; 0x40
 8010d94:	616b      	str	r3, [r5, #20]
 8010d96:	2300      	movs	r3, #0
 8010d98:	9309      	str	r3, [sp, #36]	; 0x24
 8010d9a:	2320      	movs	r3, #32
 8010d9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010da0:	f8cd 800c 	str.w	r8, [sp, #12]
 8010da4:	2330      	movs	r3, #48	; 0x30
 8010da6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010f50 <_svfiprintf_r+0x1ec>
 8010daa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010dae:	f04f 0901 	mov.w	r9, #1
 8010db2:	4623      	mov	r3, r4
 8010db4:	469a      	mov	sl, r3
 8010db6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010dba:	b10a      	cbz	r2, 8010dc0 <_svfiprintf_r+0x5c>
 8010dbc:	2a25      	cmp	r2, #37	; 0x25
 8010dbe:	d1f9      	bne.n	8010db4 <_svfiprintf_r+0x50>
 8010dc0:	ebba 0b04 	subs.w	fp, sl, r4
 8010dc4:	d00b      	beq.n	8010dde <_svfiprintf_r+0x7a>
 8010dc6:	465b      	mov	r3, fp
 8010dc8:	4622      	mov	r2, r4
 8010dca:	4629      	mov	r1, r5
 8010dcc:	4638      	mov	r0, r7
 8010dce:	f7ff ff6d 	bl	8010cac <__ssputs_r>
 8010dd2:	3001      	adds	r0, #1
 8010dd4:	f000 80aa 	beq.w	8010f2c <_svfiprintf_r+0x1c8>
 8010dd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010dda:	445a      	add	r2, fp
 8010ddc:	9209      	str	r2, [sp, #36]	; 0x24
 8010dde:	f89a 3000 	ldrb.w	r3, [sl]
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	f000 80a2 	beq.w	8010f2c <_svfiprintf_r+0x1c8>
 8010de8:	2300      	movs	r3, #0
 8010dea:	f04f 32ff 	mov.w	r2, #4294967295
 8010dee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010df2:	f10a 0a01 	add.w	sl, sl, #1
 8010df6:	9304      	str	r3, [sp, #16]
 8010df8:	9307      	str	r3, [sp, #28]
 8010dfa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010dfe:	931a      	str	r3, [sp, #104]	; 0x68
 8010e00:	4654      	mov	r4, sl
 8010e02:	2205      	movs	r2, #5
 8010e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e08:	4851      	ldr	r0, [pc, #324]	; (8010f50 <_svfiprintf_r+0x1ec>)
 8010e0a:	f7ef f9f1 	bl	80001f0 <memchr>
 8010e0e:	9a04      	ldr	r2, [sp, #16]
 8010e10:	b9d8      	cbnz	r0, 8010e4a <_svfiprintf_r+0xe6>
 8010e12:	06d0      	lsls	r0, r2, #27
 8010e14:	bf44      	itt	mi
 8010e16:	2320      	movmi	r3, #32
 8010e18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010e1c:	0711      	lsls	r1, r2, #28
 8010e1e:	bf44      	itt	mi
 8010e20:	232b      	movmi	r3, #43	; 0x2b
 8010e22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010e26:	f89a 3000 	ldrb.w	r3, [sl]
 8010e2a:	2b2a      	cmp	r3, #42	; 0x2a
 8010e2c:	d015      	beq.n	8010e5a <_svfiprintf_r+0xf6>
 8010e2e:	9a07      	ldr	r2, [sp, #28]
 8010e30:	4654      	mov	r4, sl
 8010e32:	2000      	movs	r0, #0
 8010e34:	f04f 0c0a 	mov.w	ip, #10
 8010e38:	4621      	mov	r1, r4
 8010e3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010e3e:	3b30      	subs	r3, #48	; 0x30
 8010e40:	2b09      	cmp	r3, #9
 8010e42:	d94e      	bls.n	8010ee2 <_svfiprintf_r+0x17e>
 8010e44:	b1b0      	cbz	r0, 8010e74 <_svfiprintf_r+0x110>
 8010e46:	9207      	str	r2, [sp, #28]
 8010e48:	e014      	b.n	8010e74 <_svfiprintf_r+0x110>
 8010e4a:	eba0 0308 	sub.w	r3, r0, r8
 8010e4e:	fa09 f303 	lsl.w	r3, r9, r3
 8010e52:	4313      	orrs	r3, r2
 8010e54:	9304      	str	r3, [sp, #16]
 8010e56:	46a2      	mov	sl, r4
 8010e58:	e7d2      	b.n	8010e00 <_svfiprintf_r+0x9c>
 8010e5a:	9b03      	ldr	r3, [sp, #12]
 8010e5c:	1d19      	adds	r1, r3, #4
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	9103      	str	r1, [sp, #12]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	bfbb      	ittet	lt
 8010e66:	425b      	neglt	r3, r3
 8010e68:	f042 0202 	orrlt.w	r2, r2, #2
 8010e6c:	9307      	strge	r3, [sp, #28]
 8010e6e:	9307      	strlt	r3, [sp, #28]
 8010e70:	bfb8      	it	lt
 8010e72:	9204      	strlt	r2, [sp, #16]
 8010e74:	7823      	ldrb	r3, [r4, #0]
 8010e76:	2b2e      	cmp	r3, #46	; 0x2e
 8010e78:	d10c      	bne.n	8010e94 <_svfiprintf_r+0x130>
 8010e7a:	7863      	ldrb	r3, [r4, #1]
 8010e7c:	2b2a      	cmp	r3, #42	; 0x2a
 8010e7e:	d135      	bne.n	8010eec <_svfiprintf_r+0x188>
 8010e80:	9b03      	ldr	r3, [sp, #12]
 8010e82:	1d1a      	adds	r2, r3, #4
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	9203      	str	r2, [sp, #12]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	bfb8      	it	lt
 8010e8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8010e90:	3402      	adds	r4, #2
 8010e92:	9305      	str	r3, [sp, #20]
 8010e94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010f60 <_svfiprintf_r+0x1fc>
 8010e98:	7821      	ldrb	r1, [r4, #0]
 8010e9a:	2203      	movs	r2, #3
 8010e9c:	4650      	mov	r0, sl
 8010e9e:	f7ef f9a7 	bl	80001f0 <memchr>
 8010ea2:	b140      	cbz	r0, 8010eb6 <_svfiprintf_r+0x152>
 8010ea4:	2340      	movs	r3, #64	; 0x40
 8010ea6:	eba0 000a 	sub.w	r0, r0, sl
 8010eaa:	fa03 f000 	lsl.w	r0, r3, r0
 8010eae:	9b04      	ldr	r3, [sp, #16]
 8010eb0:	4303      	orrs	r3, r0
 8010eb2:	3401      	adds	r4, #1
 8010eb4:	9304      	str	r3, [sp, #16]
 8010eb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010eba:	4826      	ldr	r0, [pc, #152]	; (8010f54 <_svfiprintf_r+0x1f0>)
 8010ebc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010ec0:	2206      	movs	r2, #6
 8010ec2:	f7ef f995 	bl	80001f0 <memchr>
 8010ec6:	2800      	cmp	r0, #0
 8010ec8:	d038      	beq.n	8010f3c <_svfiprintf_r+0x1d8>
 8010eca:	4b23      	ldr	r3, [pc, #140]	; (8010f58 <_svfiprintf_r+0x1f4>)
 8010ecc:	bb1b      	cbnz	r3, 8010f16 <_svfiprintf_r+0x1b2>
 8010ece:	9b03      	ldr	r3, [sp, #12]
 8010ed0:	3307      	adds	r3, #7
 8010ed2:	f023 0307 	bic.w	r3, r3, #7
 8010ed6:	3308      	adds	r3, #8
 8010ed8:	9303      	str	r3, [sp, #12]
 8010eda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010edc:	4433      	add	r3, r6
 8010ede:	9309      	str	r3, [sp, #36]	; 0x24
 8010ee0:	e767      	b.n	8010db2 <_svfiprintf_r+0x4e>
 8010ee2:	fb0c 3202 	mla	r2, ip, r2, r3
 8010ee6:	460c      	mov	r4, r1
 8010ee8:	2001      	movs	r0, #1
 8010eea:	e7a5      	b.n	8010e38 <_svfiprintf_r+0xd4>
 8010eec:	2300      	movs	r3, #0
 8010eee:	3401      	adds	r4, #1
 8010ef0:	9305      	str	r3, [sp, #20]
 8010ef2:	4619      	mov	r1, r3
 8010ef4:	f04f 0c0a 	mov.w	ip, #10
 8010ef8:	4620      	mov	r0, r4
 8010efa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010efe:	3a30      	subs	r2, #48	; 0x30
 8010f00:	2a09      	cmp	r2, #9
 8010f02:	d903      	bls.n	8010f0c <_svfiprintf_r+0x1a8>
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d0c5      	beq.n	8010e94 <_svfiprintf_r+0x130>
 8010f08:	9105      	str	r1, [sp, #20]
 8010f0a:	e7c3      	b.n	8010e94 <_svfiprintf_r+0x130>
 8010f0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010f10:	4604      	mov	r4, r0
 8010f12:	2301      	movs	r3, #1
 8010f14:	e7f0      	b.n	8010ef8 <_svfiprintf_r+0x194>
 8010f16:	ab03      	add	r3, sp, #12
 8010f18:	9300      	str	r3, [sp, #0]
 8010f1a:	462a      	mov	r2, r5
 8010f1c:	4b0f      	ldr	r3, [pc, #60]	; (8010f5c <_svfiprintf_r+0x1f8>)
 8010f1e:	a904      	add	r1, sp, #16
 8010f20:	4638      	mov	r0, r7
 8010f22:	f3af 8000 	nop.w
 8010f26:	1c42      	adds	r2, r0, #1
 8010f28:	4606      	mov	r6, r0
 8010f2a:	d1d6      	bne.n	8010eda <_svfiprintf_r+0x176>
 8010f2c:	89ab      	ldrh	r3, [r5, #12]
 8010f2e:	065b      	lsls	r3, r3, #25
 8010f30:	f53f af2c 	bmi.w	8010d8c <_svfiprintf_r+0x28>
 8010f34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010f36:	b01d      	add	sp, #116	; 0x74
 8010f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f3c:	ab03      	add	r3, sp, #12
 8010f3e:	9300      	str	r3, [sp, #0]
 8010f40:	462a      	mov	r2, r5
 8010f42:	4b06      	ldr	r3, [pc, #24]	; (8010f5c <_svfiprintf_r+0x1f8>)
 8010f44:	a904      	add	r1, sp, #16
 8010f46:	4638      	mov	r0, r7
 8010f48:	f000 f87a 	bl	8011040 <_printf_i>
 8010f4c:	e7eb      	b.n	8010f26 <_svfiprintf_r+0x1c2>
 8010f4e:	bf00      	nop
 8010f50:	08013958 	.word	0x08013958
 8010f54:	08013962 	.word	0x08013962
 8010f58:	00000000 	.word	0x00000000
 8010f5c:	08010cad 	.word	0x08010cad
 8010f60:	0801395e 	.word	0x0801395e

08010f64 <_printf_common>:
 8010f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f68:	4616      	mov	r6, r2
 8010f6a:	4699      	mov	r9, r3
 8010f6c:	688a      	ldr	r2, [r1, #8]
 8010f6e:	690b      	ldr	r3, [r1, #16]
 8010f70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010f74:	4293      	cmp	r3, r2
 8010f76:	bfb8      	it	lt
 8010f78:	4613      	movlt	r3, r2
 8010f7a:	6033      	str	r3, [r6, #0]
 8010f7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010f80:	4607      	mov	r7, r0
 8010f82:	460c      	mov	r4, r1
 8010f84:	b10a      	cbz	r2, 8010f8a <_printf_common+0x26>
 8010f86:	3301      	adds	r3, #1
 8010f88:	6033      	str	r3, [r6, #0]
 8010f8a:	6823      	ldr	r3, [r4, #0]
 8010f8c:	0699      	lsls	r1, r3, #26
 8010f8e:	bf42      	ittt	mi
 8010f90:	6833      	ldrmi	r3, [r6, #0]
 8010f92:	3302      	addmi	r3, #2
 8010f94:	6033      	strmi	r3, [r6, #0]
 8010f96:	6825      	ldr	r5, [r4, #0]
 8010f98:	f015 0506 	ands.w	r5, r5, #6
 8010f9c:	d106      	bne.n	8010fac <_printf_common+0x48>
 8010f9e:	f104 0a19 	add.w	sl, r4, #25
 8010fa2:	68e3      	ldr	r3, [r4, #12]
 8010fa4:	6832      	ldr	r2, [r6, #0]
 8010fa6:	1a9b      	subs	r3, r3, r2
 8010fa8:	42ab      	cmp	r3, r5
 8010faa:	dc26      	bgt.n	8010ffa <_printf_common+0x96>
 8010fac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010fb0:	1e13      	subs	r3, r2, #0
 8010fb2:	6822      	ldr	r2, [r4, #0]
 8010fb4:	bf18      	it	ne
 8010fb6:	2301      	movne	r3, #1
 8010fb8:	0692      	lsls	r2, r2, #26
 8010fba:	d42b      	bmi.n	8011014 <_printf_common+0xb0>
 8010fbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010fc0:	4649      	mov	r1, r9
 8010fc2:	4638      	mov	r0, r7
 8010fc4:	47c0      	blx	r8
 8010fc6:	3001      	adds	r0, #1
 8010fc8:	d01e      	beq.n	8011008 <_printf_common+0xa4>
 8010fca:	6823      	ldr	r3, [r4, #0]
 8010fcc:	68e5      	ldr	r5, [r4, #12]
 8010fce:	6832      	ldr	r2, [r6, #0]
 8010fd0:	f003 0306 	and.w	r3, r3, #6
 8010fd4:	2b04      	cmp	r3, #4
 8010fd6:	bf08      	it	eq
 8010fd8:	1aad      	subeq	r5, r5, r2
 8010fda:	68a3      	ldr	r3, [r4, #8]
 8010fdc:	6922      	ldr	r2, [r4, #16]
 8010fde:	bf0c      	ite	eq
 8010fe0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010fe4:	2500      	movne	r5, #0
 8010fe6:	4293      	cmp	r3, r2
 8010fe8:	bfc4      	itt	gt
 8010fea:	1a9b      	subgt	r3, r3, r2
 8010fec:	18ed      	addgt	r5, r5, r3
 8010fee:	2600      	movs	r6, #0
 8010ff0:	341a      	adds	r4, #26
 8010ff2:	42b5      	cmp	r5, r6
 8010ff4:	d11a      	bne.n	801102c <_printf_common+0xc8>
 8010ff6:	2000      	movs	r0, #0
 8010ff8:	e008      	b.n	801100c <_printf_common+0xa8>
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	4652      	mov	r2, sl
 8010ffe:	4649      	mov	r1, r9
 8011000:	4638      	mov	r0, r7
 8011002:	47c0      	blx	r8
 8011004:	3001      	adds	r0, #1
 8011006:	d103      	bne.n	8011010 <_printf_common+0xac>
 8011008:	f04f 30ff 	mov.w	r0, #4294967295
 801100c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011010:	3501      	adds	r5, #1
 8011012:	e7c6      	b.n	8010fa2 <_printf_common+0x3e>
 8011014:	18e1      	adds	r1, r4, r3
 8011016:	1c5a      	adds	r2, r3, #1
 8011018:	2030      	movs	r0, #48	; 0x30
 801101a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801101e:	4422      	add	r2, r4
 8011020:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011024:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011028:	3302      	adds	r3, #2
 801102a:	e7c7      	b.n	8010fbc <_printf_common+0x58>
 801102c:	2301      	movs	r3, #1
 801102e:	4622      	mov	r2, r4
 8011030:	4649      	mov	r1, r9
 8011032:	4638      	mov	r0, r7
 8011034:	47c0      	blx	r8
 8011036:	3001      	adds	r0, #1
 8011038:	d0e6      	beq.n	8011008 <_printf_common+0xa4>
 801103a:	3601      	adds	r6, #1
 801103c:	e7d9      	b.n	8010ff2 <_printf_common+0x8e>
	...

08011040 <_printf_i>:
 8011040:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011044:	7e0f      	ldrb	r7, [r1, #24]
 8011046:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011048:	2f78      	cmp	r7, #120	; 0x78
 801104a:	4691      	mov	r9, r2
 801104c:	4680      	mov	r8, r0
 801104e:	460c      	mov	r4, r1
 8011050:	469a      	mov	sl, r3
 8011052:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011056:	d807      	bhi.n	8011068 <_printf_i+0x28>
 8011058:	2f62      	cmp	r7, #98	; 0x62
 801105a:	d80a      	bhi.n	8011072 <_printf_i+0x32>
 801105c:	2f00      	cmp	r7, #0
 801105e:	f000 80d8 	beq.w	8011212 <_printf_i+0x1d2>
 8011062:	2f58      	cmp	r7, #88	; 0x58
 8011064:	f000 80a3 	beq.w	80111ae <_printf_i+0x16e>
 8011068:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801106c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011070:	e03a      	b.n	80110e8 <_printf_i+0xa8>
 8011072:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011076:	2b15      	cmp	r3, #21
 8011078:	d8f6      	bhi.n	8011068 <_printf_i+0x28>
 801107a:	a101      	add	r1, pc, #4	; (adr r1, 8011080 <_printf_i+0x40>)
 801107c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011080:	080110d9 	.word	0x080110d9
 8011084:	080110ed 	.word	0x080110ed
 8011088:	08011069 	.word	0x08011069
 801108c:	08011069 	.word	0x08011069
 8011090:	08011069 	.word	0x08011069
 8011094:	08011069 	.word	0x08011069
 8011098:	080110ed 	.word	0x080110ed
 801109c:	08011069 	.word	0x08011069
 80110a0:	08011069 	.word	0x08011069
 80110a4:	08011069 	.word	0x08011069
 80110a8:	08011069 	.word	0x08011069
 80110ac:	080111f9 	.word	0x080111f9
 80110b0:	0801111d 	.word	0x0801111d
 80110b4:	080111db 	.word	0x080111db
 80110b8:	08011069 	.word	0x08011069
 80110bc:	08011069 	.word	0x08011069
 80110c0:	0801121b 	.word	0x0801121b
 80110c4:	08011069 	.word	0x08011069
 80110c8:	0801111d 	.word	0x0801111d
 80110cc:	08011069 	.word	0x08011069
 80110d0:	08011069 	.word	0x08011069
 80110d4:	080111e3 	.word	0x080111e3
 80110d8:	682b      	ldr	r3, [r5, #0]
 80110da:	1d1a      	adds	r2, r3, #4
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	602a      	str	r2, [r5, #0]
 80110e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80110e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80110e8:	2301      	movs	r3, #1
 80110ea:	e0a3      	b.n	8011234 <_printf_i+0x1f4>
 80110ec:	6820      	ldr	r0, [r4, #0]
 80110ee:	6829      	ldr	r1, [r5, #0]
 80110f0:	0606      	lsls	r6, r0, #24
 80110f2:	f101 0304 	add.w	r3, r1, #4
 80110f6:	d50a      	bpl.n	801110e <_printf_i+0xce>
 80110f8:	680e      	ldr	r6, [r1, #0]
 80110fa:	602b      	str	r3, [r5, #0]
 80110fc:	2e00      	cmp	r6, #0
 80110fe:	da03      	bge.n	8011108 <_printf_i+0xc8>
 8011100:	232d      	movs	r3, #45	; 0x2d
 8011102:	4276      	negs	r6, r6
 8011104:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011108:	485e      	ldr	r0, [pc, #376]	; (8011284 <_printf_i+0x244>)
 801110a:	230a      	movs	r3, #10
 801110c:	e019      	b.n	8011142 <_printf_i+0x102>
 801110e:	680e      	ldr	r6, [r1, #0]
 8011110:	602b      	str	r3, [r5, #0]
 8011112:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011116:	bf18      	it	ne
 8011118:	b236      	sxthne	r6, r6
 801111a:	e7ef      	b.n	80110fc <_printf_i+0xbc>
 801111c:	682b      	ldr	r3, [r5, #0]
 801111e:	6820      	ldr	r0, [r4, #0]
 8011120:	1d19      	adds	r1, r3, #4
 8011122:	6029      	str	r1, [r5, #0]
 8011124:	0601      	lsls	r1, r0, #24
 8011126:	d501      	bpl.n	801112c <_printf_i+0xec>
 8011128:	681e      	ldr	r6, [r3, #0]
 801112a:	e002      	b.n	8011132 <_printf_i+0xf2>
 801112c:	0646      	lsls	r6, r0, #25
 801112e:	d5fb      	bpl.n	8011128 <_printf_i+0xe8>
 8011130:	881e      	ldrh	r6, [r3, #0]
 8011132:	4854      	ldr	r0, [pc, #336]	; (8011284 <_printf_i+0x244>)
 8011134:	2f6f      	cmp	r7, #111	; 0x6f
 8011136:	bf0c      	ite	eq
 8011138:	2308      	moveq	r3, #8
 801113a:	230a      	movne	r3, #10
 801113c:	2100      	movs	r1, #0
 801113e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011142:	6865      	ldr	r5, [r4, #4]
 8011144:	60a5      	str	r5, [r4, #8]
 8011146:	2d00      	cmp	r5, #0
 8011148:	bfa2      	ittt	ge
 801114a:	6821      	ldrge	r1, [r4, #0]
 801114c:	f021 0104 	bicge.w	r1, r1, #4
 8011150:	6021      	strge	r1, [r4, #0]
 8011152:	b90e      	cbnz	r6, 8011158 <_printf_i+0x118>
 8011154:	2d00      	cmp	r5, #0
 8011156:	d04d      	beq.n	80111f4 <_printf_i+0x1b4>
 8011158:	4615      	mov	r5, r2
 801115a:	fbb6 f1f3 	udiv	r1, r6, r3
 801115e:	fb03 6711 	mls	r7, r3, r1, r6
 8011162:	5dc7      	ldrb	r7, [r0, r7]
 8011164:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011168:	4637      	mov	r7, r6
 801116a:	42bb      	cmp	r3, r7
 801116c:	460e      	mov	r6, r1
 801116e:	d9f4      	bls.n	801115a <_printf_i+0x11a>
 8011170:	2b08      	cmp	r3, #8
 8011172:	d10b      	bne.n	801118c <_printf_i+0x14c>
 8011174:	6823      	ldr	r3, [r4, #0]
 8011176:	07de      	lsls	r6, r3, #31
 8011178:	d508      	bpl.n	801118c <_printf_i+0x14c>
 801117a:	6923      	ldr	r3, [r4, #16]
 801117c:	6861      	ldr	r1, [r4, #4]
 801117e:	4299      	cmp	r1, r3
 8011180:	bfde      	ittt	le
 8011182:	2330      	movle	r3, #48	; 0x30
 8011184:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011188:	f105 35ff 	addle.w	r5, r5, #4294967295
 801118c:	1b52      	subs	r2, r2, r5
 801118e:	6122      	str	r2, [r4, #16]
 8011190:	f8cd a000 	str.w	sl, [sp]
 8011194:	464b      	mov	r3, r9
 8011196:	aa03      	add	r2, sp, #12
 8011198:	4621      	mov	r1, r4
 801119a:	4640      	mov	r0, r8
 801119c:	f7ff fee2 	bl	8010f64 <_printf_common>
 80111a0:	3001      	adds	r0, #1
 80111a2:	d14c      	bne.n	801123e <_printf_i+0x1fe>
 80111a4:	f04f 30ff 	mov.w	r0, #4294967295
 80111a8:	b004      	add	sp, #16
 80111aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80111ae:	4835      	ldr	r0, [pc, #212]	; (8011284 <_printf_i+0x244>)
 80111b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80111b4:	6829      	ldr	r1, [r5, #0]
 80111b6:	6823      	ldr	r3, [r4, #0]
 80111b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80111bc:	6029      	str	r1, [r5, #0]
 80111be:	061d      	lsls	r5, r3, #24
 80111c0:	d514      	bpl.n	80111ec <_printf_i+0x1ac>
 80111c2:	07df      	lsls	r7, r3, #31
 80111c4:	bf44      	itt	mi
 80111c6:	f043 0320 	orrmi.w	r3, r3, #32
 80111ca:	6023      	strmi	r3, [r4, #0]
 80111cc:	b91e      	cbnz	r6, 80111d6 <_printf_i+0x196>
 80111ce:	6823      	ldr	r3, [r4, #0]
 80111d0:	f023 0320 	bic.w	r3, r3, #32
 80111d4:	6023      	str	r3, [r4, #0]
 80111d6:	2310      	movs	r3, #16
 80111d8:	e7b0      	b.n	801113c <_printf_i+0xfc>
 80111da:	6823      	ldr	r3, [r4, #0]
 80111dc:	f043 0320 	orr.w	r3, r3, #32
 80111e0:	6023      	str	r3, [r4, #0]
 80111e2:	2378      	movs	r3, #120	; 0x78
 80111e4:	4828      	ldr	r0, [pc, #160]	; (8011288 <_printf_i+0x248>)
 80111e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80111ea:	e7e3      	b.n	80111b4 <_printf_i+0x174>
 80111ec:	0659      	lsls	r1, r3, #25
 80111ee:	bf48      	it	mi
 80111f0:	b2b6      	uxthmi	r6, r6
 80111f2:	e7e6      	b.n	80111c2 <_printf_i+0x182>
 80111f4:	4615      	mov	r5, r2
 80111f6:	e7bb      	b.n	8011170 <_printf_i+0x130>
 80111f8:	682b      	ldr	r3, [r5, #0]
 80111fa:	6826      	ldr	r6, [r4, #0]
 80111fc:	6961      	ldr	r1, [r4, #20]
 80111fe:	1d18      	adds	r0, r3, #4
 8011200:	6028      	str	r0, [r5, #0]
 8011202:	0635      	lsls	r5, r6, #24
 8011204:	681b      	ldr	r3, [r3, #0]
 8011206:	d501      	bpl.n	801120c <_printf_i+0x1cc>
 8011208:	6019      	str	r1, [r3, #0]
 801120a:	e002      	b.n	8011212 <_printf_i+0x1d2>
 801120c:	0670      	lsls	r0, r6, #25
 801120e:	d5fb      	bpl.n	8011208 <_printf_i+0x1c8>
 8011210:	8019      	strh	r1, [r3, #0]
 8011212:	2300      	movs	r3, #0
 8011214:	6123      	str	r3, [r4, #16]
 8011216:	4615      	mov	r5, r2
 8011218:	e7ba      	b.n	8011190 <_printf_i+0x150>
 801121a:	682b      	ldr	r3, [r5, #0]
 801121c:	1d1a      	adds	r2, r3, #4
 801121e:	602a      	str	r2, [r5, #0]
 8011220:	681d      	ldr	r5, [r3, #0]
 8011222:	6862      	ldr	r2, [r4, #4]
 8011224:	2100      	movs	r1, #0
 8011226:	4628      	mov	r0, r5
 8011228:	f7ee ffe2 	bl	80001f0 <memchr>
 801122c:	b108      	cbz	r0, 8011232 <_printf_i+0x1f2>
 801122e:	1b40      	subs	r0, r0, r5
 8011230:	6060      	str	r0, [r4, #4]
 8011232:	6863      	ldr	r3, [r4, #4]
 8011234:	6123      	str	r3, [r4, #16]
 8011236:	2300      	movs	r3, #0
 8011238:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801123c:	e7a8      	b.n	8011190 <_printf_i+0x150>
 801123e:	6923      	ldr	r3, [r4, #16]
 8011240:	462a      	mov	r2, r5
 8011242:	4649      	mov	r1, r9
 8011244:	4640      	mov	r0, r8
 8011246:	47d0      	blx	sl
 8011248:	3001      	adds	r0, #1
 801124a:	d0ab      	beq.n	80111a4 <_printf_i+0x164>
 801124c:	6823      	ldr	r3, [r4, #0]
 801124e:	079b      	lsls	r3, r3, #30
 8011250:	d413      	bmi.n	801127a <_printf_i+0x23a>
 8011252:	68e0      	ldr	r0, [r4, #12]
 8011254:	9b03      	ldr	r3, [sp, #12]
 8011256:	4298      	cmp	r0, r3
 8011258:	bfb8      	it	lt
 801125a:	4618      	movlt	r0, r3
 801125c:	e7a4      	b.n	80111a8 <_printf_i+0x168>
 801125e:	2301      	movs	r3, #1
 8011260:	4632      	mov	r2, r6
 8011262:	4649      	mov	r1, r9
 8011264:	4640      	mov	r0, r8
 8011266:	47d0      	blx	sl
 8011268:	3001      	adds	r0, #1
 801126a:	d09b      	beq.n	80111a4 <_printf_i+0x164>
 801126c:	3501      	adds	r5, #1
 801126e:	68e3      	ldr	r3, [r4, #12]
 8011270:	9903      	ldr	r1, [sp, #12]
 8011272:	1a5b      	subs	r3, r3, r1
 8011274:	42ab      	cmp	r3, r5
 8011276:	dcf2      	bgt.n	801125e <_printf_i+0x21e>
 8011278:	e7eb      	b.n	8011252 <_printf_i+0x212>
 801127a:	2500      	movs	r5, #0
 801127c:	f104 0619 	add.w	r6, r4, #25
 8011280:	e7f5      	b.n	801126e <_printf_i+0x22e>
 8011282:	bf00      	nop
 8011284:	08013969 	.word	0x08013969
 8011288:	0801397a 	.word	0x0801397a

0801128c <memmove>:
 801128c:	4288      	cmp	r0, r1
 801128e:	b510      	push	{r4, lr}
 8011290:	eb01 0402 	add.w	r4, r1, r2
 8011294:	d902      	bls.n	801129c <memmove+0x10>
 8011296:	4284      	cmp	r4, r0
 8011298:	4623      	mov	r3, r4
 801129a:	d807      	bhi.n	80112ac <memmove+0x20>
 801129c:	1e43      	subs	r3, r0, #1
 801129e:	42a1      	cmp	r1, r4
 80112a0:	d008      	beq.n	80112b4 <memmove+0x28>
 80112a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80112a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80112aa:	e7f8      	b.n	801129e <memmove+0x12>
 80112ac:	4402      	add	r2, r0
 80112ae:	4601      	mov	r1, r0
 80112b0:	428a      	cmp	r2, r1
 80112b2:	d100      	bne.n	80112b6 <memmove+0x2a>
 80112b4:	bd10      	pop	{r4, pc}
 80112b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80112ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80112be:	e7f7      	b.n	80112b0 <memmove+0x24>

080112c0 <_realloc_r>:
 80112c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112c4:	4680      	mov	r8, r0
 80112c6:	4614      	mov	r4, r2
 80112c8:	460e      	mov	r6, r1
 80112ca:	b921      	cbnz	r1, 80112d6 <_realloc_r+0x16>
 80112cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80112d0:	4611      	mov	r1, r2
 80112d2:	f7ff bbc9 	b.w	8010a68 <_malloc_r>
 80112d6:	b92a      	cbnz	r2, 80112e4 <_realloc_r+0x24>
 80112d8:	f7ff fb5a 	bl	8010990 <_free_r>
 80112dc:	4625      	mov	r5, r4
 80112de:	4628      	mov	r0, r5
 80112e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112e4:	f000 f81b 	bl	801131e <_malloc_usable_size_r>
 80112e8:	4284      	cmp	r4, r0
 80112ea:	4607      	mov	r7, r0
 80112ec:	d802      	bhi.n	80112f4 <_realloc_r+0x34>
 80112ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80112f2:	d812      	bhi.n	801131a <_realloc_r+0x5a>
 80112f4:	4621      	mov	r1, r4
 80112f6:	4640      	mov	r0, r8
 80112f8:	f7ff fbb6 	bl	8010a68 <_malloc_r>
 80112fc:	4605      	mov	r5, r0
 80112fe:	2800      	cmp	r0, #0
 8011300:	d0ed      	beq.n	80112de <_realloc_r+0x1e>
 8011302:	42bc      	cmp	r4, r7
 8011304:	4622      	mov	r2, r4
 8011306:	4631      	mov	r1, r6
 8011308:	bf28      	it	cs
 801130a:	463a      	movcs	r2, r7
 801130c:	f7ff fb2a 	bl	8010964 <memcpy>
 8011310:	4631      	mov	r1, r6
 8011312:	4640      	mov	r0, r8
 8011314:	f7ff fb3c 	bl	8010990 <_free_r>
 8011318:	e7e1      	b.n	80112de <_realloc_r+0x1e>
 801131a:	4635      	mov	r5, r6
 801131c:	e7df      	b.n	80112de <_realloc_r+0x1e>

0801131e <_malloc_usable_size_r>:
 801131e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011322:	1f18      	subs	r0, r3, #4
 8011324:	2b00      	cmp	r3, #0
 8011326:	bfbc      	itt	lt
 8011328:	580b      	ldrlt	r3, [r1, r0]
 801132a:	18c0      	addlt	r0, r0, r3
 801132c:	4770      	bx	lr
	...

08011330 <_init>:
 8011330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011332:	bf00      	nop
 8011334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011336:	bc08      	pop	{r3}
 8011338:	469e      	mov	lr, r3
 801133a:	4770      	bx	lr

0801133c <_fini>:
 801133c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801133e:	bf00      	nop
 8011340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011342:	bc08      	pop	{r3}
 8011344:	469e      	mov	lr, r3
 8011346:	4770      	bx	lr
