
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Executing script file `synthesis_run.tcl' --

1. Executing Liberty frontend: /mnt/d/VLSI/Projects/NangateOpenCellLibrary_typical.lib
Imported 135 cell types from liberty file.

2. Executing Verilog-2005 frontend: CSA.v
Parsing Verilog input from `CSA.v' to AST representation.
Generating RTLIL representation for module `\CSA_N'.
Generating RTLIL representation for module `\csa'.
Generating RTLIL representation for module `\FA_4'.
Generating RTLIL representation for module `\FA'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \CSA_N
Used module:     \csa
Used module:         \FA_4
Used module:             \FA
Parameter 1 (\M) = 4

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\csa'.
Parameter 1 (\M) = 4
Generating RTLIL representation for module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Parameter 1 (\M) = 4
Found cached RTLIL representation for module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Parameter 1 (\M) = 4
Found cached RTLIL representation for module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Parameter 1 (\M) = 4
Found cached RTLIL representation for module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Parameter 1 (\M) = 4
Found cached RTLIL representation for module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Parameter 1 (\M) = 4
Found cached RTLIL representation for module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Parameter 1 (\M) = 4
Found cached RTLIL representation for module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Parameter 1 (\M) = 4

3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\FA_4'.
Parameter 1 (\M) = 4
Generating RTLIL representation for module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Parameter 1 (\M) = 4
Found cached RTLIL representation for module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Parameter 1 (\M) = 4
Found cached RTLIL representation for module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.

3.4. Analyzing design hierarchy..
Top module:  \CSA_N
Used module:     $paramod\csa\M=s32'00000000000000000000000000000100
Used module:         \FA_4
Used module:             \FA
Used module:     $paramod\FA_4\M=s32'00000000000000000000000000000100
Parameter 1 (\M) = 4
Found cached RTLIL representation for module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Parameter 1 (\M) = 4
Found cached RTLIL representation for module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.

3.5. Analyzing design hierarchy..
Top module:  \CSA_N
Used module:     $paramod\csa\M=s32'00000000000000000000000000000100
Used module:         $paramod\FA_4\M=s32'00000000000000000000000000000100
Used module:             \FA

3.6. Analyzing design hierarchy..
Top module:  \CSA_N
Used module:     $paramod\csa\M=s32'00000000000000000000000000000100
Used module:         $paramod\FA_4\M=s32'00000000000000000000000000000100
Used module:             \FA
Removing unused module `\FA_4'.
Removing unused module `\csa'.
Removed 2 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\CSA_N.$proc$CSA.v:19$1'.

4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\CSA_N.\Sum' using process `\CSA_N.$proc$CSA.v:19$1'.
  created $dff cell `$procdff$13' with positive edge clock.
Creating register for signal `\CSA_N.\C_out' using process `\CSA_N.$proc$CSA.v:19$1'.
  created $dff cell `$procdff$14' with positive edge clock.
Creating register for signal `\CSA_N.\A_in' using process `\CSA_N.$proc$CSA.v:19$1'.
  created $dff cell `$procdff$15' with positive edge clock.
Creating register for signal `\CSA_N.\B_in' using process `\CSA_N.$proc$CSA.v:19$1'.
  created $dff cell `$procdff$16' with positive edge clock.

4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `CSA_N.$proc$CSA.v:19$1'.
Cleaned up 0 empty switches.

4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module FA.
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FA.
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FA'.
Finding identical cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `\CSA_N'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\FA_4\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\csa\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CSA_N..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FA.
  Optimizing cells in module $paramod\FA_4\M=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\csa\M=s32'00000000000000000000000000000100.
  Optimizing cells in module \CSA_N.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FA'.
Finding identical cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `\CSA_N'.
Removed a total of 0 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FA..
Finding unused cells or wires in module $paramod\FA_4\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\csa\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \CSA_N..
Removed 0 unused cells and 8 unused wires.
<suppressed ~3 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.
Optimizing module FA.

5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FA_4\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\csa\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CSA_N..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FA_4\M=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\csa\M=s32'00000000000000000000000000000100.
  Optimizing cells in module \CSA_N.
  Optimizing cells in module \FA.
Performed a total of 0 changes.

5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `\CSA_N'.
Finding identical cells in module `\FA'.
Removed a total of 0 cells.

5.13. Executing OPT_DFF pass (perform DFF optimizations).

5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FA_4\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\csa\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \CSA_N..
Finding unused cells or wires in module \FA..

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.
Optimizing module FA.

5.16. Finished OPT passes. (There is nothing left to do.)

6. Executing FSM pass (extract and optimize FSM).

6.1. Executing FSM_DETECT pass (finding FSMs in design).

6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FA_4\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\csa\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \CSA_N..
Finding unused cells or wires in module \FA..

6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.
Optimizing module FA.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `\CSA_N'.
Finding identical cells in module `\FA'.
Removed a total of 0 cells.

7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FA_4\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\csa\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CSA_N..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FA_4\M=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\csa\M=s32'00000000000000000000000000000100.
  Optimizing cells in module \CSA_N.
  Optimizing cells in module \FA.
Performed a total of 0 changes.

7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `\CSA_N'.
Finding identical cells in module `\FA'.
Removed a total of 0 cells.

7.6. Executing OPT_DFF pass (perform DFF optimizations).

7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FA_4\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\csa\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \CSA_N..
Finding unused cells or wires in module \FA..

7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.
Optimizing module FA.

7.9. Finished OPT passes. (There is nothing left to do.)

8. Executing MEMORY pass.

8.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FA_4\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\csa\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \CSA_N..
Finding unused cells or wires in module \FA..

8.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FA_4\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\csa\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \CSA_N..
Finding unused cells or wires in module \FA..

8.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.
Optimizing module FA.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `\CSA_N'.
Finding identical cells in module `\FA'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FA_4\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\csa\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CSA_N..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FA_4\M=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\csa\M=s32'00000000000000000000000000000100.
  Optimizing cells in module \CSA_N.
  Optimizing cells in module \FA.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `\CSA_N'.
Finding identical cells in module `\FA'.
Removed a total of 0 cells.

9.6. Executing OPT_DFF pass (perform DFF optimizations).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FA_4\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\csa\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \CSA_N..
Finding unused cells or wires in module \FA..

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.
Optimizing module FA.

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing TECHMAP pass (map to technology primitives).

10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~86 debug messages>

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.
Optimizing module FA.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `\CSA_N'.
Finding identical cells in module `\FA'.
Removed a total of 0 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FA_4\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\csa\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CSA_N..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FA_4\M=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\csa\M=s32'00000000000000000000000000000100.
  Optimizing cells in module \CSA_N.
  Optimizing cells in module \FA.
Performed a total of 0 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `\CSA_N'.
Finding identical cells in module `\FA'.
Removed a total of 0 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FA_4\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\csa\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \CSA_N..
Finding unused cells or wires in module \FA..

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.
Optimizing module FA.

11.9. Finished OPT passes. (There is nothing left to do.)

12. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

12.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100':
Mapping DFF cells in module `$paramod\csa\M=s32'00000000000000000000000000000100':
Mapping DFF cells in module `\CSA_N':
  mapped 97 $_DFF_P_ cells to \DFF_X1 cells.
Mapping DFF cells in module `\FA':

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.
Optimizing module FA.

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `\CSA_N'.
Finding identical cells in module `\FA'.
Removed a total of 0 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\FA_4\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\csa\M=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CSA_N..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\FA_4\M=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\csa\M=s32'00000000000000000000000000000100.
  Optimizing cells in module \CSA_N.
  Optimizing cells in module \FA.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\FA_4\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\csa\M=s32'00000000000000000000000000000100'.
Finding identical cells in module `\CSA_N'.
Finding identical cells in module `\FA'.
Removed a total of 0 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\FA_4\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\csa\M=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \CSA_N..
Finding unused cells or wires in module \FA..

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Optimizing module $paramod\csa\M=s32'00000000000000000000000000000100.
Optimizing module CSA_N.
Optimizing module FA.

13.9. Finished OPT passes. (There is nothing left to do.)

14. Executing ABC pass (technology mapping using ABC).

14.1. Extracting gate netlist of module `$paramod\FA_4\M=s32'00000000000000000000000000000100' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

14.2. Extracting gate netlist of module `$paramod\csa\M=s32'00000000000000000000000000000100' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 16 wires to a netlist network with 11 inputs and 5 outputs.

14.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/d/VLSI/Projects/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.09 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/d/VLSI/Projects/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.12 sec
ABC: Memory =   11.38 MB. Time =     0.12 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.2.2. Re-integrating ABC results.
ABC RESULTS:           MUX2_X1 cells:        5
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

14.3. Extracting gate netlist of module `\CSA_N' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

14.4. Extracting gate netlist of module `\FA' to `<abc-temp-dir>/input.blif'..
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 2 outputs.

14.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/d/VLSI/Projects/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/mnt/d/VLSI/Projects/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.12 sec
ABC: Memory =   11.38 MB. Time =     0.12 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.4.2. Re-integrating ABC results.
ABC RESULTS:          OAI21_X1 cells:        1
ABC RESULTS:          NAND2_X1 cells:        2
ABC RESULTS:          XNOR2_X1 cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

15. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\FA_4\M=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\csa\M=s32'00000000000000000000000000000100.
Deleting now unused module FA.
<suppressed ~14 debug messages>

16. Executing SETUNDEF pass (replace undef values with defined constants).
Removed 0 unused cells and 971 unused wires.

17. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port CSA_N.A: Missing option -inpad.
Don't map input port CSA_N.B: Missing option -inpad.
Mapping port CSA_N.C_out using BUF_X2.
Mapping port CSA_N.Sum using BUF_X2.
Don't map input port CSA_N.clk: Missing option -inpad.

18. Executing OPT pass (performing simple optimizations).

18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSA_N.

18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSA_N'.
Removed a total of 0 cells.

18.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CSA_N..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

18.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CSA_N.
Performed a total of 0 changes.

18.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSA_N'.
Removed a total of 0 cells.

18.6. Executing OPT_DFF pass (perform DFF optimizations).

18.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSA_N..

18.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSA_N.

18.9. Finished OPT passes. (There is nothing left to do.)

19. Printing statistics.

=== CSA_N ===

   Number of wires:                482
   Number of wire bits:            627
   Number of public wires:         203
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                465
     BUF_X2                         33
     DFF_X1                         97
     MUX2_X1                        35
     NAND2_X1                      120
     OAI21_X1                       60
     XNOR2_X1                      120

   Chip area for module '\CSA_N': 890.036000

20. Executing Verilog backend.

20.1. Executing BMUXMAP pass.

20.2. Executing DEMUXMAP pass.
Dumping module `\CSA_N'.

21. Executing BLIF backend.

22. Generating Graphviz representation of design.
Writing dot description to `/home/subhash/.yosys_show.dot'.
Dumping module CSA_N to page 1.
Exec: { test -f '/home/subhash/.yosys_show.dot.pid' && fuser -s '/home/subhash/.yosys_show.dot.pid' 2> /dev/null; } || ( echo $$ >&3; exec xdot '/home/subhash/.yosys_show.dot'; ) 3> '/home/subhash/.yosys_show.dot.pid' &
