
---------- Begin Simulation Statistics ----------
final_tick                               159586940000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308072                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697312                       # Number of bytes of host memory used
host_op_rate                                   308677                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   324.60                       # Real time elapsed on the host
host_tick_rate                              491643218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159587                       # Number of seconds simulated
sim_ticks                                159586940000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694303                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095332                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101757                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727416                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477477                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65334                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.595869                       # CPI: cycles per instruction
system.cpu.discardedOps                        189840                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42608429                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43401693                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11000905                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27341739                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.626618                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159586940                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132245201                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       275610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        559874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          234                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           57                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       399886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       218408                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       804378                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         218465                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             108348                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       194817                       # Transaction distribution
system.membus.trans_dist::CleanEvict            80742                       # Transaction distribution
system.membus.trans_dist::ReadExReq            175967                       # Transaction distribution
system.membus.trans_dist::ReadExResp           175966                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        108348                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       844188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 844188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30664384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30664384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            284315                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  284315    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              284315                       # Request fanout histogram
system.membus.respLayer1.occupancy         1547903000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1339142000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            171872                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       509617                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          321401                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232621                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       171114                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1207110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1208871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     45986176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               46050368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          431379                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12468352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           835873                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.261712                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.439722                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 617172     73.84%     73.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 218644     26.16%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     57      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             835873                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1434466000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1211208996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2274000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               120085                       # number of demand (read+write) hits
system.l2.demand_hits::total                   120175                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              120085                       # number of overall hits
system.l2.overall_hits::total                  120175                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             283651                       # number of demand (read+write) misses
system.l2.demand_misses::total                 284319                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            283651                       # number of overall misses
system.l2.overall_misses::total                284319                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66449000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30451620000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30518069000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66449000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30451620000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30518069000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           403736                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404494                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          403736                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404494                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.881266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.702566                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.702900                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.881266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.702566                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.702900                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99474.550898                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107355.940927                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107337.423809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99474.550898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107355.940927                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107337.423809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              194818                       # number of writebacks
system.l2.writebacks::total                    194818                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        283647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            284315                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       283647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           284315                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24778385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24831474000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24778385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24831474000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.702556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.702891                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.702556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.702891                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79474.550898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87356.414840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87337.896347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79474.550898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87356.414840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87337.896347                       # average overall mshr miss latency
system.l2.replacements                         431379                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       314799                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           314799                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       314799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       314799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          234                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              234                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          234                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          234                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        62646                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         62646                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             56655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 56655                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          175967                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              175967                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19186415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19186415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.756450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.756450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109034.165497                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109034.165497                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       175967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         175967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15667095000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15667095000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.756450                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.756450                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89034.279155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89034.279155                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66449000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66449000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.881266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99474.550898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99474.550898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53089000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53089000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79474.550898                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79474.550898                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         63430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       107684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          107684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11265205000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11265205000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       171114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        171114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.629311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.629311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104613.545188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104613.545188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       107680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       107680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9111290000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9111290000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.629288                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.629288                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84614.505944                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84614.505944                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8079.543427                       # Cycle average of tags in use
system.l2.tags.total_refs                      741493                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    439571                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.686856                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2084.777817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        19.377669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5975.387942                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.254489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.729417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986272                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          436                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2947                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2047859                       # Number of tag accesses
system.l2.tags.data_accesses                  2047859                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18153344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18196096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12468288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12468288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          283646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              284314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       194817                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             194817                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            267892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         113752065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             114019957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       267892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           267892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       78128498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78128498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       78128498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           267892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        113752065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            192148455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    194787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    282733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018100378500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11475                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11475                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              787197                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             183628                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      284315                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     194817                       # Number of write requests accepted
system.mem_ctrls.readBursts                    284315                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   194817                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    914                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    30                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12223                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4884517000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1417005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10198285750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17235.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35985.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145559                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98801                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                284315                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               194817                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  229818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       233796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.891546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.384116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.235092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       180098     77.03%     77.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29062     12.43%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5235      2.24%     91.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2006      0.86%     92.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9196      3.93%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          840      0.36%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          650      0.28%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          553      0.24%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6156      2.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       233796                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.696471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.955692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.580824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11304     98.51%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          129      1.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.01%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.04%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            8      0.07%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            4      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           18      0.16%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.973159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.940333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.061296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6077     52.96%     52.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              168      1.46%     54.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4694     40.91%     95.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              534      4.65%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11475                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18137664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   58496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12465088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18196160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12468288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       113.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    114.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  159586897000                       # Total gap between requests
system.mem_ctrls.avgGap                     333075.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18094912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12465088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 267891.595640595653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 113385919.925527736545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78108446.718760311604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       283647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       194817                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18793250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10179492500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3840007803000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28133.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35887.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19710845.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            813353100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            432284655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           996322740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          498113280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12597046800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38289179430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29037865440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82664165445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.988286                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  75086509500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5328700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  79171730500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            856036020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            454971165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1027160400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          518570460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12597046800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38817070680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28593325440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82864180965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.241618                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  73931205000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5328700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  80327035000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    159586940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662235                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662235                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662235                       # number of overall hits
system.cpu.icache.overall_hits::total         9662235                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72168000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72168000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72168000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72168000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9662993                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9662993                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9662993                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9662993                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95208.443272                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95208.443272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95208.443272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95208.443272                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70652000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70652000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93208.443272                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93208.443272                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93208.443272                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93208.443272                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662235                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662235                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72168000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72168000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9662993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9662993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95208.443272                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95208.443272                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70652000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70652000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93208.443272                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93208.443272                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           421.703868                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9662993                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12748.011873                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   421.703868                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.411820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.411820                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9663751                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9663751                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51638540                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51638540                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51639059                       # number of overall hits
system.cpu.dcache.overall_hits::total        51639059                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       447782                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         447782                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       455682                       # number of overall misses
system.cpu.dcache.overall_misses::total        455682                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35876113999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35876113999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35876113999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35876113999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52086322                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52086322                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52094741                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52094741                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008597                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008597                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008747                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008747                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80119.598374                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80119.598374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78730.592824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78730.592824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       114625                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3052                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.557339                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       314799                       # number of writebacks
system.cpu.dcache.writebacks::total            314799                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51941                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51941                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       395841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       395841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       403736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       403736                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33395300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33395300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34256819999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34256819999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007750                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84365.439659                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84365.439659                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84849.555152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84849.555152                       # average overall mshr miss latency
system.cpu.dcache.replacements                 399639                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40972487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40972487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       163734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        163734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12642704000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12642704000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41136221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41136221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003980                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003980                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77214.897333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77214.897333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          478                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          478                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       163256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       163256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12291579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12291579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75290.212917                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75290.212917                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10666053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10666053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       284048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       284048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23233409999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23233409999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81793.957356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81793.957356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232585                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232585                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21103721000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21103721000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90735.520347                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90735.520347                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          519                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           519                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7900                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7900                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.938354                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.938354                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7895                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7895                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    861519999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    861519999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.937760                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.937760                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 109122.229132                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 109122.229132                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4040.603324                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52042870                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            403735                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.903538                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4040.603324                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986475                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986475                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1928                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1638                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52498552                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52498552                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159586940000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
