Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  3 14:29:14 2021
| Host         : DESKTOP-00TQ7BI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/hit_force_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/hit_force_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/hit_force_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/hit_force_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/hit_force_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.780        0.000                      0                  281        0.180        0.000                      0                  281        3.000        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.780        0.000                      0                  261        0.180        0.000                      0                  261       19.363        0.000                       0                   176  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       37.086        0.000                      0                   20        0.615        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.780ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 2.315ns (29.854%)  route 5.439ns (70.146%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.165 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.816    -0.936    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.480 f  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.711     0.232    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I1_O)        0.124     0.356 r  graph_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.561     0.917    graph_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X1Y22          LDCE (SetClr_ldce_CLR_Q)     0.885     1.802 f  graph_inst/ball1_vy_reg[0]_LDC/Q
                         net (fo=9, routed)           1.195     2.997    graph_inst/ball1_vy_reg[0]_LDC_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     3.121 f  graph_inst/ball1_vy_reg[2]_i_2/O
                         net (fo=3, routed)           0.628     3.749    graph_inst/ball1_vy_reg[2]_i_2_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  graph_inst/ball1_vy_reg[9]_i_3/O
                         net (fo=6, routed)           0.764     4.638    graph_inst/ball1_vy_reg[9]_i_3_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I0_O)        0.150     4.788 f  graph_inst/ball1_vy[4]_C_i_4/O
                         net (fo=2, routed)           0.575     5.362    graph_inst/ball1_vy[4]_C_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.328     5.690 r  graph_inst/ball1_vy[4]_C_i_3/O
                         net (fo=10, routed)          1.004     6.695    graph_inst/ball1_vy[4]_C_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I1_O)        0.124     6.819 r  graph_inst/ball1_vy[2]_C_i_1/O
                         net (fo=1, routed)           0.000     6.819    graph_inst/ball1_vy[2]_C_i_1_n_0
    SLICE_X3Y20          FDCE                                         r  graph_inst/ball1_vy_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.645    38.165    graph_inst/clk_out1
    SLICE_X3Y20          FDCE                                         r  graph_inst/ball1_vy_reg[2]_C/C
                         clock pessimism              0.569    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.029    38.599    graph_inst/ball1_vy_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                 31.780    

Slack (MET) :             31.790ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.797ns  (logic 2.315ns (29.693%)  route 5.482ns (70.307%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.165 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.816    -0.936    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.480 f  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.711     0.232    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I1_O)        0.124     0.356 r  graph_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.561     0.917    graph_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X1Y22          LDCE (SetClr_ldce_CLR_Q)     0.885     1.802 f  graph_inst/ball1_vy_reg[0]_LDC/Q
                         net (fo=9, routed)           1.195     2.997    graph_inst/ball1_vy_reg[0]_LDC_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     3.121 f  graph_inst/ball1_vy_reg[2]_i_2/O
                         net (fo=3, routed)           0.628     3.749    graph_inst/ball1_vy_reg[2]_i_2_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  graph_inst/ball1_vy_reg[9]_i_3/O
                         net (fo=6, routed)           0.764     4.638    graph_inst/ball1_vy_reg[9]_i_3_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I0_O)        0.150     4.788 f  graph_inst/ball1_vy[4]_C_i_4/O
                         net (fo=2, routed)           0.575     5.362    graph_inst/ball1_vy[4]_C_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.328     5.690 r  graph_inst/ball1_vy[4]_C_i_3/O
                         net (fo=10, routed)          1.047     6.737    graph_inst/ball1_vy[4]_C_i_3_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.124     6.861 r  graph_inst/ball1_vy[2]_P_i_1/O
                         net (fo=1, routed)           0.000     6.861    graph_inst/ball1_vy[2]_P_i_1_n_0
    SLICE_X2Y19          FDPE                                         r  graph_inst/ball1_vy_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.645    38.165    graph_inst/clk_out1
    SLICE_X2Y19          FDPE                                         r  graph_inst/ball1_vy_reg[2]_P/C
                         clock pessimism              0.569    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X2Y19          FDPE (Setup_fdpe_C_D)        0.081    38.651    graph_inst/ball1_vy_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                 31.790    

Slack (MET) :             31.948ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 2.315ns (30.359%)  route 5.310ns (69.641%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.816    -0.936    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.480 f  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.711     0.232    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I1_O)        0.124     0.356 r  graph_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.561     0.917    graph_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X1Y22          LDCE (SetClr_ldce_CLR_Q)     0.885     1.802 f  graph_inst/ball1_vy_reg[0]_LDC/Q
                         net (fo=9, routed)           1.195     2.997    graph_inst/ball1_vy_reg[0]_LDC_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     3.121 f  graph_inst/ball1_vy_reg[2]_i_2/O
                         net (fo=3, routed)           0.628     3.749    graph_inst/ball1_vy_reg[2]_i_2_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  graph_inst/ball1_vy_reg[9]_i_3/O
                         net (fo=6, routed)           0.764     4.638    graph_inst/ball1_vy_reg[9]_i_3_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I0_O)        0.150     4.788 f  graph_inst/ball1_vy[4]_C_i_4/O
                         net (fo=2, routed)           0.575     5.362    graph_inst/ball1_vy[4]_C_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.328     5.690 r  graph_inst/ball1_vy[4]_C_i_3/O
                         net (fo=10, routed)          0.875     6.566    graph_inst/ball1_vy[4]_C_i_3_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I1_O)        0.124     6.690 r  graph_inst/ball1_vy[1]_C_i_1/O
                         net (fo=1, routed)           0.000     6.690    graph_inst/ball1_vy[1]_C_i_1_n_0
    SLICE_X5Y21          FDCE                                         r  graph_inst/ball1_vy_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.643    38.163    graph_inst/clk_out1
    SLICE_X5Y21          FDCE                                         r  graph_inst/ball1_vy_reg[1]_C/C
                         clock pessimism              0.608    38.770    
                         clock uncertainty           -0.164    38.607    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)        0.031    38.638    graph_inst/ball1_vy_reg[1]_C
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                 31.948    

Slack (MET) :             31.964ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 2.315ns (30.441%)  route 5.290ns (69.559%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.161 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.816    -0.936    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.480 f  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.711     0.232    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I1_O)        0.124     0.356 r  graph_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.561     0.917    graph_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X1Y22          LDCE (SetClr_ldce_CLR_Q)     0.885     1.802 f  graph_inst/ball1_vy_reg[0]_LDC/Q
                         net (fo=9, routed)           1.195     2.997    graph_inst/ball1_vy_reg[0]_LDC_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     3.121 f  graph_inst/ball1_vy_reg[2]_i_2/O
                         net (fo=3, routed)           0.628     3.749    graph_inst/ball1_vy_reg[2]_i_2_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  graph_inst/ball1_vy_reg[9]_i_3/O
                         net (fo=6, routed)           0.764     4.638    graph_inst/ball1_vy_reg[9]_i_3_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I0_O)        0.150     4.788 f  graph_inst/ball1_vy[4]_C_i_4/O
                         net (fo=2, routed)           0.575     5.362    graph_inst/ball1_vy[4]_C_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.328     5.690 r  graph_inst/ball1_vy[4]_C_i_3/O
                         net (fo=10, routed)          0.855     6.545    graph_inst/ball1_vy[4]_C_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.669 r  graph_inst/ball1_vy[3]_C_i_1/O
                         net (fo=1, routed)           0.000     6.669    graph_inst/ball1_vy[3]_C_i_1_n_0
    SLICE_X5Y22          FDCE                                         r  graph_inst/ball1_vy_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.641    38.161    graph_inst/clk_out1
    SLICE_X5Y22          FDCE                                         r  graph_inst/ball1_vy_reg[3]_C/C
                         clock pessimism              0.608    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X5Y22          FDCE (Setup_fdce_C_D)        0.029    38.634    graph_inst/ball1_vy_reg[3]_C
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 31.964    

Slack (MET) :             32.090ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.315ns (30.898%)  route 5.177ns (69.102%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.161 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.816    -0.936    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.480 f  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.711     0.232    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I1_O)        0.124     0.356 r  graph_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.561     0.917    graph_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X1Y22          LDCE (SetClr_ldce_CLR_Q)     0.885     1.802 f  graph_inst/ball1_vy_reg[0]_LDC/Q
                         net (fo=9, routed)           1.195     2.997    graph_inst/ball1_vy_reg[0]_LDC_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     3.121 r  graph_inst/ball1_vy_reg[2]_i_2/O
                         net (fo=3, routed)           0.628     3.749    graph_inst/ball1_vy_reg[2]_i_2_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  graph_inst/ball1_vy_reg[9]_i_3/O
                         net (fo=6, routed)           0.764     4.638    graph_inst/ball1_vy_reg[9]_i_3_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I0_O)        0.150     4.788 r  graph_inst/ball1_vy[4]_C_i_4/O
                         net (fo=2, routed)           0.576     5.363    graph_inst/ball1_vy[4]_C_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.328     5.691 r  graph_inst/ball1_vy[4]_C_i_2/O
                         net (fo=2, routed)           0.741     6.433    graph_inst/ball1_vy[4]_C_i_2_n_0
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.124     6.557 r  graph_inst/ball1_vy[4]_P_i_1/O
                         net (fo=1, routed)           0.000     6.557    graph_inst/ball1_vy[4]_P_i_1_n_0
    SLICE_X2Y23          FDPE                                         r  graph_inst/ball1_vy_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.641    38.161    graph_inst/clk_out1
    SLICE_X2Y23          FDPE                                         r  graph_inst/ball1_vy_reg[4]_P/C
                         clock pessimism              0.569    38.729    
                         clock uncertainty           -0.164    38.566    
    SLICE_X2Y23          FDPE (Setup_fdpe_C_D)        0.081    38.647    graph_inst/ball1_vy_reg[4]_P
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                 32.090    

Slack (MET) :             32.093ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 2.343ns (31.429%)  route 5.112ns (68.571%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.161 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.816    -0.936    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.480 f  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.711     0.232    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I1_O)        0.124     0.356 r  graph_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.561     0.917    graph_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X1Y22          LDCE (SetClr_ldce_CLR_Q)     0.885     1.802 f  graph_inst/ball1_vy_reg[0]_LDC/Q
                         net (fo=9, routed)           1.195     2.997    graph_inst/ball1_vy_reg[0]_LDC_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     3.121 f  graph_inst/ball1_vy_reg[2]_i_2/O
                         net (fo=3, routed)           0.628     3.749    graph_inst/ball1_vy_reg[2]_i_2_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  graph_inst/ball1_vy_reg[9]_i_3/O
                         net (fo=6, routed)           0.764     4.638    graph_inst/ball1_vy_reg[9]_i_3_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I0_O)        0.150     4.788 f  graph_inst/ball1_vy[4]_C_i_4/O
                         net (fo=2, routed)           0.575     5.362    graph_inst/ball1_vy[4]_C_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.328     5.690 r  graph_inst/ball1_vy[4]_C_i_3/O
                         net (fo=10, routed)          0.677     6.367    graph_inst/ball1_vy[4]_C_i_3_n_0
    SLICE_X3Y23          LUT3 (Prop_lut3_I1_O)        0.152     6.519 r  graph_inst/ball1_vy[4]_C_i_1/O
                         net (fo=1, routed)           0.000     6.519    graph_inst/ball1_vy[4]_C_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  graph_inst/ball1_vy_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.641    38.161    graph_inst/clk_out1
    SLICE_X3Y23          FDCE                                         r  graph_inst/ball1_vy_reg[4]_C/C
                         clock pessimism              0.569    38.729    
                         clock uncertainty           -0.164    38.566    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.047    38.613    graph_inst/ball1_vy_reg[4]_C
  -------------------------------------------------------------------
                         required time                         38.613    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 32.093    

Slack (MET) :             32.094ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.315ns (30.903%)  route 5.176ns (69.097%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.816    -0.936    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.480 f  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.711     0.232    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I1_O)        0.124     0.356 r  graph_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.561     0.917    graph_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X1Y22          LDCE (SetClr_ldce_CLR_Q)     0.885     1.802 f  graph_inst/ball1_vy_reg[0]_LDC/Q
                         net (fo=9, routed)           1.195     2.997    graph_inst/ball1_vy_reg[0]_LDC_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     3.121 f  graph_inst/ball1_vy_reg[2]_i_2/O
                         net (fo=3, routed)           0.628     3.749    graph_inst/ball1_vy_reg[2]_i_2_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  graph_inst/ball1_vy_reg[9]_i_3/O
                         net (fo=6, routed)           0.764     4.638    graph_inst/ball1_vy_reg[9]_i_3_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I0_O)        0.150     4.788 f  graph_inst/ball1_vy[4]_C_i_4/O
                         net (fo=2, routed)           0.575     5.362    graph_inst/ball1_vy[4]_C_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.328     5.690 r  graph_inst/ball1_vy[4]_C_i_3/O
                         net (fo=10, routed)          0.741     6.432    graph_inst/ball1_vy[4]_C_i_3_n_0
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.124     6.556 r  graph_inst/ball1_vy[1]_P_i_1/O
                         net (fo=1, routed)           0.000     6.556    graph_inst/ball1_vy[1]_P_i_1_n_0
    SLICE_X2Y21          FDPE                                         r  graph_inst/ball1_vy_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.644    38.164    graph_inst/clk_out1
    SLICE_X2Y21          FDPE                                         r  graph_inst/ball1_vy_reg[1]_P/C
                         clock pessimism              0.569    38.732    
                         clock uncertainty           -0.164    38.569    
    SLICE_X2Y21          FDPE (Setup_fdpe_C_D)        0.081    38.650    graph_inst/ball1_vy_reg[1]_P
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 32.094    

Slack (MET) :             32.127ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 2.315ns (30.878%)  route 5.182ns (69.122%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.816    -0.936    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.480 f  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.711     0.232    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I1_O)        0.124     0.356 r  graph_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.561     0.917    graph_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X1Y22          LDCE (SetClr_ldce_CLR_Q)     0.885     1.802 f  graph_inst/ball1_vy_reg[0]_LDC/Q
                         net (fo=9, routed)           1.195     2.997    graph_inst/ball1_vy_reg[0]_LDC_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I1_O)        0.124     3.121 f  graph_inst/ball1_vy_reg[2]_i_2/O
                         net (fo=3, routed)           0.628     3.749    graph_inst/ball1_vy_reg[2]_i_2_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  graph_inst/ball1_vy_reg[9]_i_3/O
                         net (fo=6, routed)           0.764     4.638    graph_inst/ball1_vy_reg[9]_i_3_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I0_O)        0.150     4.788 f  graph_inst/ball1_vy[4]_C_i_4/O
                         net (fo=2, routed)           0.575     5.362    graph_inst/ball1_vy[4]_C_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.328     5.690 r  graph_inst/ball1_vy[4]_C_i_3/O
                         net (fo=10, routed)          0.747     6.438    graph_inst/ball1_vy[4]_C_i_3_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.124     6.562 r  graph_inst/ball1_vy[3]_P_i_1/O
                         net (fo=1, routed)           0.000     6.562    graph_inst/ball1_vy[3]_P_i_1_n_0
    SLICE_X4Y20          FDPE                                         r  graph_inst/ball1_vy_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.644    38.164    graph_inst/clk_out1
    SLICE_X4Y20          FDPE                                         r  graph_inst/ball1_vy_reg[3]_P/C
                         clock pessimism              0.608    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X4Y20          FDPE (Setup_fdpe_C_D)        0.081    38.689    graph_inst/ball1_vy_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 32.127    

Slack (MET) :             32.149ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/cnt1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.182ns (16.357%)  route 6.044ns (83.643%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.160 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.736    -1.016    sync_inst/clk_out1
    SLICE_X17Y22         FDRE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.560 f  sync_inst/c_v_reg[5]/Q
                         net (fo=30, routed)          1.232     0.673    sync_inst/c_v[5]
    SLICE_X15Y23         LUT5 (Prop_lut5_I1_O)        0.152     0.825 f  sync_inst/ball1_center_y[9]_i_4/O
                         net (fo=11, routed)          1.638     2.462    sync_inst/ball1_center_y[9]_i_4_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.326     2.788 r  sync_inst/ball1_center_y[9]_i_1/O
                         net (fo=32, routed)          1.919     4.708    sync_inst/refr_tick1
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.832 f  sync_inst/cnt1[6]_i_6/O
                         net (fo=1, routed)           0.463     5.295    debounce_inst/c_v_reg[4]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  debounce_inst/cnt1[6]_i_2/O
                         net (fo=7, routed)           0.792     6.211    graph_inst/cnt1
    SLICE_X5Y26          FDRE                                         r  graph_inst/cnt1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.640    38.160    graph_inst/clk_out1
    SLICE_X5Y26          FDRE                                         r  graph_inst/cnt1_reg[0]/C
                         clock pessimism              0.569    38.728    
                         clock uncertainty           -0.164    38.565    
    SLICE_X5Y26          FDRE (Setup_fdre_C_CE)      -0.205    38.360    graph_inst/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.360    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                 32.149    

Slack (MET) :             32.149ns  (required time - arrival time)
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/cnt1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.182ns (16.357%)  route 6.044ns (83.643%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.160 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.736    -1.016    sync_inst/clk_out1
    SLICE_X17Y22         FDRE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.560 f  sync_inst/c_v_reg[5]/Q
                         net (fo=30, routed)          1.232     0.673    sync_inst/c_v[5]
    SLICE_X15Y23         LUT5 (Prop_lut5_I1_O)        0.152     0.825 f  sync_inst/ball1_center_y[9]_i_4/O
                         net (fo=11, routed)          1.638     2.462    sync_inst/ball1_center_y[9]_i_4_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.326     2.788 r  sync_inst/ball1_center_y[9]_i_1/O
                         net (fo=32, routed)          1.919     4.708    sync_inst/refr_tick1
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.832 f  sync_inst/cnt1[6]_i_6/O
                         net (fo=1, routed)           0.463     5.295    debounce_inst/c_v_reg[4]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  debounce_inst/cnt1[6]_i_2/O
                         net (fo=7, routed)           0.792     6.211    graph_inst/cnt1
    SLICE_X5Y26          FDRE                                         r  graph_inst/cnt1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.640    38.160    graph_inst/clk_out1
    SLICE_X5Y26          FDRE                                         r  graph_inst/cnt1_reg[1]/C
                         clock pessimism              0.569    38.728    
                         clock uncertainty           -0.164    38.565    
    SLICE_X5Y26          FDRE (Setup_fdre_C_CE)      -0.205    38.360    graph_inst/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.360    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                 32.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.613    -0.397    debounce_inst/clk_out1
    SLICE_X3Y28          FDCE                                         r  debounce_inst/btn_in_d_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.256 r  debounce_inst/btn_in_d_reg[2][1]/Q
                         net (fo=2, routed)           0.125    -0.131    debounce_inst/btn_in_d_reg[2][1]
    SLICE_X4Y28          FDCE                                         r  debounce_inst/btn_in_d_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.880    -0.496    debounce_inst/clk_out1
    SLICE_X4Y28          FDCE                                         r  debounce_inst/btn_in_d_reg[3][1]/C
                         clock pessimism              0.133    -0.363    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.052    -0.311    debounce_inst/btn_in_d_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.193%)  route 0.113ns (40.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.613    -0.397    keypad_inst/CLK
    SLICE_X2Y28          FDCE                                         r  keypad_inst/keypad_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.233 r  keypad_inst/keypad_out_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.120    debounce_inst/Q[0]
    SLICE_X4Y27          FDCE                                         r  debounce_inst/btn_in_d_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.879    -0.497    debounce_inst/clk_out1
    SLICE_X4Y27          FDCE                                         r  debounce_inst/btn_in_d_reg[1][0]/C
                         clock pessimism              0.133    -0.364    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.059    -0.305    debounce_inst/btn_in_d_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/hit_force_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.611    -0.399    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.258 r  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.135    -0.123    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.045    -0.078 r  graph_inst/hit_force[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    graph_inst/p_0_in[4]
    SLICE_X4Y23          FDCE                                         r  graph_inst/hit_force_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.877    -0.499    graph_inst/clk_out1
    SLICE_X4Y23          FDCE                                         r  graph_inst/hit_force_reg[4]/C
                         clock pessimism              0.113    -0.386    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.120    -0.266    graph_inst/hit_force_reg[4]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.613    -0.397    debounce_inst/clk_out1
    SLICE_X3Y28          FDCE                                         r  debounce_inst/btn_in_d_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.256 r  debounce_inst/btn_in_d_reg[1][2]/Q
                         net (fo=2, routed)           0.122    -0.134    debounce_inst/btn_in_d_reg[1][2]
    SLICE_X3Y28          FDCE                                         r  debounce_inst/btn_in_d_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.881    -0.495    debounce_inst/clk_out1
    SLICE_X3Y28          FDCE                                         r  debounce_inst/btn_in_d_reg[2][2]/C
                         clock pessimism              0.098    -0.397    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.072    -0.325    debounce_inst/btn_in_d_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.613    -0.397    keypad_inst/CLK
    SLICE_X2Y28          FDCE                                         r  keypad_inst/keypad_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.233 r  keypad_inst/keypad_out_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.116    debounce_inst/Q[1]
    SLICE_X3Y28          FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.881    -0.495    debounce_inst/clk_out1
    SLICE_X3Y28          FDCE                                         r  debounce_inst/btn_in_d_reg[1][1]/C
                         clock pessimism              0.111    -0.384    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.070    -0.314    debounce_inst/btn_in_d_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 graph_inst/ball1_dir_x_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.613    -0.397    graph_inst/clk_out1
    SLICE_X7Y21          FDPE                                         r  graph_inst/ball1_dir_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDPE (Prop_fdpe_C_Q)         0.141    -0.256 r  graph_inst/ball1_dir_x_reg[0]/Q
                         net (fo=9, routed)           0.157    -0.099    graph_inst/ball1_dir_x_reg_n_0_[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.054 r  graph_inst/ball1_vx_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    graph_inst/ball1_vx_reg0[1]
    SLICE_X6Y21          FDCE                                         r  graph_inst/ball1_vx_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.880    -0.496    graph_inst/clk_out1
    SLICE_X6Y21          FDCE                                         r  graph_inst/ball1_vx_reg_reg[1]/C
                         clock pessimism              0.112    -0.384    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.120    -0.264    graph_inst/ball1_vx_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 graph_inst/ball1_vy_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.039%)  route 0.178ns (48.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.613    -0.397    graph_inst/clk_out1
    SLICE_X3Y22          FDPE                                         r  graph_inst/ball1_vy_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.256 f  graph_inst/ball1_vy_reg[0]_P/Q
                         net (fo=4, routed)           0.178    -0.077    graph_inst/ball1_vy_reg[0]_P_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.045    -0.032 r  graph_inst/ball1_vy[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.032    graph_inst/ball1_vy[0]_C_i_1_n_0
    SLICE_X4Y22          FDCE                                         r  graph_inst/ball1_vy_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.879    -0.497    graph_inst/clk_out1
    SLICE_X4Y22          FDCE                                         r  graph_inst/ball1_vy_reg[0]_C/C
                         clock pessimism              0.133    -0.364    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.121    -0.243    graph_inst/ball1_vy_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.922%)  route 0.159ns (46.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.583    -0.427    sync_inst/clk_out1
    SLICE_X17Y22         FDRE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.286 r  sync_inst/c_v_reg[5]/Q
                         net (fo=30, routed)          0.159    -0.127    sync_inst/c_v[5]
    SLICE_X16Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.082 r  sync_inst/c_v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    sync_inst/c_v[6]_i_1_n_0
    SLICE_X16Y22         FDRE                                         r  sync_inst/c_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.850    -0.526    sync_inst/clk_out1
    SLICE_X16Y22         FDRE                                         r  sync_inst/c_v_reg[6]/C
                         clock pessimism              0.112    -0.414    
    SLICE_X16Y22         FDRE (Hold_fdre_C_D)         0.120    -0.294    sync_inst/c_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 graph_inst/ball1_dir_x_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.620%)  route 0.161ns (46.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.613    -0.397    graph_inst/clk_out1
    SLICE_X7Y21          FDPE                                         r  graph_inst/ball1_dir_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDPE (Prop_fdpe_C_Q)         0.141    -0.256 r  graph_inst/ball1_dir_x_reg[0]/Q
                         net (fo=9, routed)           0.161    -0.095    graph_inst/ball1_dir_x_reg_n_0_[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.050 r  graph_inst/ball1_vx_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    graph_inst/ball1_vx_reg0[3]
    SLICE_X6Y21          FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.880    -0.496    graph_inst/clk_out1
    SLICE_X6Y21          FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]/C
                         clock pessimism              0.112    -0.384    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121    -0.263    graph_inst/ball1_vx_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 keypad_inst/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/keypad_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.615%)  route 0.161ns (46.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.614    -0.396    keypad_inst/CLK
    SLICE_X3Y29          FDCE                                         r  keypad_inst/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.255 r  keypad_inst/pressed_reg/Q
                         net (fo=7, routed)           0.161    -0.094    keypad_inst/pressed
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.045    -0.049 r  keypad_inst/keypad_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    keypad_inst/keypad_out[1]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  keypad_inst/keypad_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.881    -0.495    keypad_inst/CLK
    SLICE_X2Y28          FDCE                                         r  keypad_inst/keypad_out_reg[1]/C
                         clock pessimism              0.112    -0.383    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.121    -0.262    keypad_inst/keypad_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y27      debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X3Y28      debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X3Y28      debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X3Y29      debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X3Y29      debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y27      debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X3Y28      debounce_inst/btn_in_d_reg[2][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X3Y28      debounce_inst/btn_in_d_reg[2][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X10Y23     graph_inst/ball1_center_y_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X10Y23     graph_inst/ball1_center_y_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y33      keypad_inst/sclk_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y33      keypad_inst/sclk_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y33      keypad_inst/sclk_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y33      keypad_inst/sclk_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y23      sync_inst/c_h_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X16Y24     sync_inst/c_v_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y27      debounce_inst/btn_in_d_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y28      debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y27      debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y28      debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y28      debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y29      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y29      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y27      debounce_inst/btn_in_d_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y28      debounce_inst/btn_in_d_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y28      debounce_inst/btn_in_d_reg[2][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y30      debounce_inst/btn_in_d_reg[2][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y30      debounce_inst/btn_in_d_reg[2][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.086ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.613%)  route 1.455ns (69.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.162 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.816    -0.936    graph_inst/clk_out1
    SLICE_X4Y23          FDCE                                         r  graph_inst/hit_force_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.418 r  graph_inst/hit_force_reg[4]/Q
                         net (fo=7, routed)           0.867     0.449    graph_inst/p_0_in_1[4]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.124     0.573 f  graph_inst/ball1_vy_reg[4]_LDC_i_2/O
                         net (fo=3, routed)           0.588     1.162    graph_inst/ball1_vy_reg[4]_LDC_i_2_n_0
    SLICE_X2Y22          FDCE                                         f  graph_inst/ball1_vx_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.642    38.162    graph_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  graph_inst/ball1_vx_reg[4]_C/C
                         clock pessimism              0.569    38.730    
                         clock uncertainty           -0.164    38.567    
    SLICE_X2Y22          FDCE (Recov_fdce_C_CLR)     -0.319    38.248    graph_inst/ball1_vx_reg[4]_C
  -------------------------------------------------------------------
                         required time                         38.248    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 37.086    

Slack (MET) :             37.098ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.642ns (31.450%)  route 1.399ns (68.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.820    -0.932    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.518    -0.414 f  graph_inst/hit_force_reg[1]/Q
                         net (fo=10, routed)          0.618     0.204    graph_inst/p_0_in_1[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     0.328 f  graph_inst/ball1_vy_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.781     1.110    graph_inst/ball1_vy_reg[1]_LDC_i_1_n_0
    SLICE_X2Y21          FDPE                                         f  graph_inst/ball1_vx_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.644    38.164    graph_inst/clk_out1
    SLICE_X2Y21          FDPE                                         r  graph_inst/ball1_vx_reg[1]_P/C
                         clock pessimism              0.569    38.732    
                         clock uncertainty           -0.164    38.569    
    SLICE_X2Y21          FDPE (Recov_fdpe_C_PRE)     -0.361    38.208    graph_inst/ball1_vx_reg[1]_P
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 37.098    

Slack (MET) :             37.098ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.642ns (31.450%)  route 1.399ns (68.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.820    -0.932    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.518    -0.414 f  graph_inst/hit_force_reg[1]/Q
                         net (fo=10, routed)          0.618     0.204    graph_inst/p_0_in_1[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.124     0.328 f  graph_inst/ball1_vy_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.781     1.110    graph_inst/ball1_vy_reg[1]_LDC_i_1_n_0
    SLICE_X2Y21          FDPE                                         f  graph_inst/ball1_vy_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.644    38.164    graph_inst/clk_out1
    SLICE_X2Y21          FDPE                                         r  graph_inst/ball1_vy_reg[1]_P/C
                         clock pessimism              0.569    38.732    
                         clock uncertainty           -0.164    38.569    
    SLICE_X2Y21          FDPE (Recov_fdpe_C_PRE)     -0.361    38.208    graph_inst/ball1_vy_reg[1]_P
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 37.098    

Slack (MET) :             37.136ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.779ns (38.150%)  route 1.263ns (61.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.820    -0.932    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.478    -0.454 f  graph_inst/hit_force_reg[3]/Q
                         net (fo=9, routed)           0.466     0.013    graph_inst/p_0_in_1[3]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.301     0.314 f  graph_inst/ball1_vy_reg[3]_LDC_i_1/O
                         net (fo=3, routed)           0.797     1.110    graph_inst/ball1_vy_reg[3]_LDC_i_1_n_0
    SLICE_X4Y20          FDPE                                         f  graph_inst/ball1_vx_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.644    38.164    graph_inst/clk_out1
    SLICE_X4Y20          FDPE                                         r  graph_inst/ball1_vx_reg[3]_P/C
                         clock pessimism              0.608    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X4Y20          FDPE (Recov_fdpe_C_PRE)     -0.361    38.247    graph_inst/ball1_vx_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 37.136    

Slack (MET) :             37.136ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.779ns (38.150%)  route 1.263ns (61.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.820    -0.932    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.478    -0.454 f  graph_inst/hit_force_reg[3]/Q
                         net (fo=9, routed)           0.466     0.013    graph_inst/p_0_in_1[3]
    SLICE_X5Y20          LUT2 (Prop_lut2_I0_O)        0.301     0.314 f  graph_inst/ball1_vy_reg[3]_LDC_i_1/O
                         net (fo=3, routed)           0.797     1.110    graph_inst/ball1_vy_reg[3]_LDC_i_1_n_0
    SLICE_X4Y20          FDPE                                         f  graph_inst/ball1_vy_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.644    38.164    graph_inst/clk_out1
    SLICE_X4Y20          FDPE                                         r  graph_inst/ball1_vy_reg[3]_P/C
                         clock pessimism              0.608    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X4Y20          FDPE (Recov_fdpe_C_PRE)     -0.361    38.247    graph_inst/ball1_vy_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 37.136    

Slack (MET) :             37.156ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.642ns (32.361%)  route 1.342ns (67.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.165 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.820    -0.932    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.518    -0.414 f  graph_inst/hit_force_reg[2]/Q
                         net (fo=9, routed)           0.515     0.102    graph_inst/p_0_in_1[2]
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     0.226 f  graph_inst/ball1_vy_reg[2]_LDC_i_1/O
                         net (fo=3, routed)           0.827     1.052    graph_inst/ball1_vy_reg[2]_LDC_i_1_n_0
    SLICE_X2Y19          FDPE                                         f  graph_inst/ball1_vx_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.645    38.165    graph_inst/clk_out1
    SLICE_X2Y19          FDPE                                         r  graph_inst/ball1_vx_reg[2]_P/C
                         clock pessimism              0.569    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X2Y19          FDPE (Recov_fdpe_C_PRE)     -0.361    38.209    graph_inst/ball1_vx_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.209    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 37.156    

Slack (MET) :             37.156ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.642ns (32.361%)  route 1.342ns (67.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.165 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.820    -0.932    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.518    -0.414 f  graph_inst/hit_force_reg[2]/Q
                         net (fo=9, routed)           0.515     0.102    graph_inst/p_0_in_1[2]
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     0.226 f  graph_inst/ball1_vy_reg[2]_LDC_i_1/O
                         net (fo=3, routed)           0.827     1.052    graph_inst/ball1_vy_reg[2]_LDC_i_1_n_0
    SLICE_X2Y19          FDPE                                         f  graph_inst/ball1_vy_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.645    38.165    graph_inst/clk_out1
    SLICE_X2Y19          FDPE                                         r  graph_inst/ball1_vy_reg[2]_P/C
                         clock pessimism              0.569    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X2Y19          FDPE (Recov_fdpe_C_PRE)     -0.361    38.209    graph_inst/ball1_vy_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.209    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 37.156    

Slack (MET) :             37.171ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.642ns (33.347%)  route 1.283ns (66.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.165 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.820    -0.932    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  graph_inst/hit_force_reg[2]/Q
                         net (fo=9, routed)           0.520     0.107    graph_inst/p_0_in_1[2]
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.124     0.231 f  graph_inst/ball1_vy_reg[2]_LDC_i_2/O
                         net (fo=3, routed)           0.763     0.994    graph_inst/ball1_vy_reg[2]_LDC_i_2_n_0
    SLICE_X3Y20          FDCE                                         f  graph_inst/ball1_vy_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.645    38.165    graph_inst/clk_out1
    SLICE_X3Y20          FDCE                                         r  graph_inst/ball1_vy_reg[2]_C/C
                         clock pessimism              0.569    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X3Y20          FDCE (Recov_fdce_C_CLR)     -0.405    38.165    graph_inst/ball1_vy_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.165    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 37.171    

Slack (MET) :             37.174ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.757%)  route 1.318ns (67.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.820    -0.932    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  graph_inst/hit_force_reg[1]/Q
                         net (fo=10, routed)          0.617     0.203    graph_inst/p_0_in_1[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     0.327 f  graph_inst/ball1_vy_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.701     1.028    graph_inst/ball1_vy_reg[1]_LDC_i_2_n_0
    SLICE_X5Y21          FDCE                                         f  graph_inst/ball1_vx_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.643    38.163    graph_inst/clk_out1
    SLICE_X5Y21          FDCE                                         r  graph_inst/ball1_vx_reg[1]_C/C
                         clock pessimism              0.609    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X5Y21          FDCE (Recov_fdce_C_CLR)     -0.405    38.203    graph_inst/ball1_vx_reg[1]_C
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 37.174    

Slack (MET) :             37.174ns  (required time - arrival time)
  Source:                 graph_inst/hit_force_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.642ns (32.757%)  route 1.318ns (67.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.163 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.820    -0.932    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  graph_inst/hit_force_reg[1]/Q
                         net (fo=10, routed)          0.617     0.203    graph_inst/p_0_in_1[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     0.327 f  graph_inst/ball1_vy_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.701     1.028    graph_inst/ball1_vy_reg[1]_LDC_i_2_n_0
    SLICE_X5Y21          FDCE                                         f  graph_inst/ball1_vy_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         1.643    38.163    graph_inst/clk_out1
    SLICE_X5Y21          FDCE                                         r  graph_inst/ball1_vy_reg[1]_C/C
                         clock pessimism              0.609    38.771    
                         clock uncertainty           -0.164    38.608    
    SLICE_X5Y21          FDCE (Recov_fdce_C_CLR)     -0.405    38.203    graph_inst/ball1_vy_reg[1]_C
  -------------------------------------------------------------------
                         required time                         38.203    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 37.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 graph_inst/hit_force_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.301%)  route 0.351ns (62.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.613    -0.397    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.164    -0.233 r  graph_inst/hit_force_reg[2]/Q
                         net (fo=9, routed)           0.232    -0.001    graph_inst/p_0_in_1[2]
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.045     0.044 f  graph_inst/ball1_vy_reg[2]_LDC_i_2/O
                         net (fo=3, routed)           0.119     0.164    graph_inst/ball1_vy_reg[2]_LDC_i_2_n_0
    SLICE_X3Y19          FDCE                                         f  graph_inst/ball1_vx_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.883    -0.493    graph_inst/clk_out1
    SLICE_X3Y19          FDCE                                         r  graph_inst/ball1_vx_reg[2]_C/C
                         clock pessimism              0.133    -0.360    
    SLICE_X3Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    graph_inst/ball1_vx_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 graph_inst/hit_force_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.247ns (42.859%)  route 0.329ns (57.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.613    -0.397    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.148    -0.249 r  graph_inst/hit_force_reg[3]/Q
                         net (fo=9, routed)           0.198    -0.050    graph_inst/p_0_in_1[3]
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.099     0.049 f  graph_inst/ball1_vy_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.131     0.180    graph_inst/ball1_vy_reg[3]_LDC_i_2_n_0
    SLICE_X5Y20          FDCE                                         f  graph_inst/ball1_vx_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.881    -0.495    graph_inst/clk_out1
    SLICE_X5Y20          FDCE                                         r  graph_inst/ball1_vx_reg[3]_C/C
                         clock pessimism              0.113    -0.382    
    SLICE_X5Y20          FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    graph_inst/ball1_vx_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 graph_inst/hit_force_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.247ns (39.508%)  route 0.378ns (60.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.613    -0.397    graph_inst/clk_out1
    SLICE_X4Y21          FDCE                                         r  graph_inst/hit_force_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.148    -0.249 r  graph_inst/hit_force_reg[3]/Q
                         net (fo=9, routed)           0.198    -0.050    graph_inst/p_0_in_1[3]
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.099     0.049 f  graph_inst/ball1_vy_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.180     0.229    graph_inst/ball1_vy_reg[3]_LDC_i_2_n_0
    SLICE_X5Y22          FDCE                                         f  graph_inst/ball1_vy_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.879    -0.497    graph_inst/clk_out1
    SLICE_X5Y22          FDCE                                         r  graph_inst/ball1_vy_reg[3]_C/C
                         clock pessimism              0.113    -0.384    
    SLICE_X5Y22          FDCE (Remov_fdce_C_CLR)     -0.092    -0.476    graph_inst/ball1_vy_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 graph_inst/hit_force_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.534%)  route 0.454ns (68.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.611    -0.399    graph_inst/clk_out1
    SLICE_X4Y23          FDCE                                         r  graph_inst/hit_force_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.164    -0.235 r  graph_inst/hit_force_reg[4]/Q
                         net (fo=7, routed)           0.318     0.083    graph_inst/p_0_in_1[4]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     0.128 f  graph_inst/ball1_vy_reg[4]_LDC_i_2/O
                         net (fo=3, routed)           0.136     0.264    graph_inst/ball1_vy_reg[4]_LDC_i_2_n_0
    SLICE_X3Y23          FDCE                                         f  graph_inst/ball1_vy_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.878    -0.498    graph_inst/clk_out1
    SLICE_X3Y23          FDCE                                         r  graph_inst/ball1_vy_reg[4]_C/C
                         clock pessimism              0.133    -0.365    
    SLICE_X3Y23          FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    graph_inst/ball1_vy_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.960%)  route 0.479ns (72.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.611    -0.399    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.258 f  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.208    -0.049    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I0_O)        0.045    -0.004 f  graph_inst/ball1_vy_reg[0]_LDC_i_1/O
                         net (fo=3, routed)           0.271     0.267    graph_inst/ball1_vy_reg[0]_LDC_i_1_n_0
    SLICE_X3Y22          FDPE                                         f  graph_inst/ball1_vx_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.880    -0.496    graph_inst/clk_out1
    SLICE_X3Y22          FDPE                                         r  graph_inst/ball1_vx_reg[0]_P/C
                         clock pessimism              0.133    -0.363    
    SLICE_X3Y22          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.458    graph_inst/ball1_vx_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.960%)  route 0.479ns (72.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.611    -0.399    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.258 f  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.208    -0.049    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I0_O)        0.045    -0.004 f  graph_inst/ball1_vy_reg[0]_LDC_i_1/O
                         net (fo=3, routed)           0.271     0.267    graph_inst/ball1_vy_reg[0]_LDC_i_1_n_0
    SLICE_X3Y22          FDPE                                         f  graph_inst/ball1_vy_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.880    -0.496    graph_inst/clk_out1
    SLICE_X3Y22          FDPE                                         r  graph_inst/ball1_vy_reg[0]_P/C
                         clock pessimism              0.133    -0.363    
    SLICE_X3Y22          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.458    graph_inst/ball1_vy_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.169%)  route 0.499ns (72.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.611    -0.399    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.258 r  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.284     0.027    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I1_O)        0.045     0.072 f  graph_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.214     0.286    graph_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X4Y22          FDCE                                         f  graph_inst/ball1_vx_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.879    -0.497    graph_inst/clk_out1
    SLICE_X4Y22          FDCE                                         r  graph_inst/ball1_vx_reg[0]_C/C
                         clock pessimism              0.113    -0.384    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.067    -0.451    graph_inst/ball1_vx_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 graph_inst/hit_force_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.169%)  route 0.499ns (72.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.611    -0.399    graph_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  graph_inst/hit_force_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.258 r  graph_inst/hit_force_reg[0]/Q
                         net (fo=12, routed)          0.284     0.027    graph_inst/ball1_vy_reg[0]_P_0[0]
    SLICE_X3Y22          LUT2 (Prop_lut2_I1_O)        0.045     0.072 f  graph_inst/ball1_vy_reg[0]_LDC_i_2/O
                         net (fo=3, routed)           0.214     0.286    graph_inst/ball1_vy_reg[0]_LDC_i_2_n_0
    SLICE_X4Y22          FDCE                                         f  graph_inst/ball1_vy_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.879    -0.497    graph_inst/clk_out1
    SLICE_X4Y22          FDCE                                         r  graph_inst/ball1_vy_reg[0]_C/C
                         clock pessimism              0.113    -0.384    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.067    -0.451    graph_inst/ball1_vy_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 graph_inst/hit_force_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.209ns (29.632%)  route 0.496ns (70.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.611    -0.399    graph_inst/clk_out1
    SLICE_X4Y23          FDCE                                         r  graph_inst/hit_force_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.164    -0.235 f  graph_inst/hit_force_reg[4]/Q
                         net (fo=7, routed)           0.193    -0.042    graph_inst/p_0_in_1[4]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.045     0.003 f  graph_inst/ball1_vy_reg[4]_LDC_i_1/O
                         net (fo=3, routed)           0.303     0.307    graph_inst/ball1_vy_reg[4]_LDC_i_1_n_0
    SLICE_X2Y23          FDPE                                         f  graph_inst/ball1_vx_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.878    -0.498    graph_inst/clk_out1
    SLICE_X2Y23          FDPE                                         r  graph_inst/ball1_vx_reg[4]_P/C
                         clock pessimism              0.133    -0.365    
    SLICE_X2Y23          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.436    graph_inst/ball1_vx_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 graph_inst/hit_force_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.209ns (29.632%)  route 0.496ns (70.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.611    -0.399    graph_inst/clk_out1
    SLICE_X4Y23          FDCE                                         r  graph_inst/hit_force_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.164    -0.235 f  graph_inst/hit_force_reg[4]/Q
                         net (fo=7, routed)           0.193    -0.042    graph_inst/p_0_in_1[4]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.045     0.003 f  graph_inst/ball1_vy_reg[4]_LDC_i_1/O
                         net (fo=3, routed)           0.303     0.307    graph_inst/ball1_vy_reg[4]_LDC_i_1_n_0
    SLICE_X2Y23          FDPE                                         f  graph_inst/ball1_vy_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=174, routed)         0.878    -0.498    graph_inst/clk_out1
    SLICE_X2Y23          FDPE                                         r  graph_inst/ball1_vy_reg[4]_P/C
                         clock pessimism              0.133    -0.365    
    SLICE_X2Y23          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.436    graph_inst/ball1_vy_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.742    





