verilog xil_defaultlib --include "../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef" --include "../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core/clk_ip_core_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core/clk_ip_core.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
