/// Auto-generated bit field definitions for SUPC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::supc {

using namespace alloy::hal::bitfields;

// ============================================================================
// SUPC Bit Field Definitions
// ============================================================================

/// CR - Supply Controller Control Register
namespace cr {
    /// Voltage Regulator Off
    /// Position: 2, Width: 1
    /// Access: write-only
    using VROFF = BitField<2, 1>;
    constexpr uint32_t VROFF_Pos = 2;
    constexpr uint32_t VROFF_Msk = VROFF::mask;
    /// Enumerated values for VROFF
    namespace vroff {
        constexpr uint32_t NO_EFFECT = 0;
        constexpr uint32_t STOP_VREG = 1;
    }

    /// Crystal Oscillator Select
    /// Position: 3, Width: 1
    /// Access: write-only
    using XTALSEL = BitField<3, 1>;
    constexpr uint32_t XTALSEL_Pos = 3;
    constexpr uint32_t XTALSEL_Msk = XTALSEL::mask;
    /// Enumerated values for XTALSEL
    namespace xtalsel {
        constexpr uint32_t NO_EFFECT = 0;
        constexpr uint32_t CRYSTAL_SEL = 1;
    }

    /// Password
    /// Position: 24, Width: 8
    /// Access: write-only
    using KEY = BitField<24, 8>;
    constexpr uint32_t KEY_Pos = 24;
    constexpr uint32_t KEY_Msk = KEY::mask;
    /// Enumerated values for KEY
    namespace key {
        constexpr uint32_t PASSWD = 165;
    }

}  // namespace cr

/// SMMR - Supply Controller Supply Monitor Mode Register
namespace smmr {
    /// Supply Monitor Threshold
    /// Position: 0, Width: 4
    /// Access: read-write
    using SMTH = BitField<0, 4>;
    constexpr uint32_t SMTH_Pos = 0;
    constexpr uint32_t SMTH_Msk = SMTH::mask;

    /// Supply Monitor Sampling Period
    /// Position: 8, Width: 3
    /// Access: read-write
    using SMSMPL = BitField<8, 3>;
    constexpr uint32_t SMSMPL_Pos = 8;
    constexpr uint32_t SMSMPL_Msk = SMSMPL::mask;
    /// Enumerated values for SMSMPL
    namespace smsmpl {
        constexpr uint32_t SMD = 0;
        constexpr uint32_t CSM = 1;
        constexpr uint32_t 32SLCK = 2;
        constexpr uint32_t 256SLCK = 3;
        constexpr uint32_t 2048SLCK = 4;
    }

    /// Supply Monitor Reset Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using SMRSTEN = BitField<12, 1>;
    constexpr uint32_t SMRSTEN_Pos = 12;
    constexpr uint32_t SMRSTEN_Msk = SMRSTEN::mask;
    /// Enumerated values for SMRSTEN
    namespace smrsten {
        constexpr uint32_t NOT_ENABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Supply Monitor Interrupt Enable
    /// Position: 13, Width: 1
    /// Access: read-write
    using SMIEN = BitField<13, 1>;
    constexpr uint32_t SMIEN_Pos = 13;
    constexpr uint32_t SMIEN_Msk = SMIEN::mask;
    /// Enumerated values for SMIEN
    namespace smien {
        constexpr uint32_t NOT_ENABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

}  // namespace smmr

/// MR - Supply Controller Mode Register
namespace mr {
    /// Brownout Detector Reset Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using BODRSTEN = BitField<12, 1>;
    constexpr uint32_t BODRSTEN_Pos = 12;
    constexpr uint32_t BODRSTEN_Msk = BODRSTEN::mask;
    /// Enumerated values for BODRSTEN
    namespace bodrsten {
        constexpr uint32_t NOT_ENABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Brownout Detector Disable
    /// Position: 13, Width: 1
    /// Access: read-write
    using BODDIS = BitField<13, 1>;
    constexpr uint32_t BODDIS_Pos = 13;
    constexpr uint32_t BODDIS_Msk = BODDIS::mask;
    /// Enumerated values for BODDIS
    namespace boddis {
        constexpr uint32_t ENABLE = 0;
        constexpr uint32_t DISABLE = 1;
    }

    /// VDDIO Ready
    /// Position: 14, Width: 1
    /// Access: read-write
    using VDDIORDY = BitField<14, 1>;
    constexpr uint32_t VDDIORDY_Pos = 14;
    constexpr uint32_t VDDIORDY_Msk = VDDIORDY::mask;
    /// Enumerated values for VDDIORDY
    namespace vddiordy {
        constexpr uint32_t VDDIO_REMOVED = 0;
        constexpr uint32_t VDDIO_PRESENT = 1;
    }

    /// Oscillator Bypass
    /// Position: 20, Width: 1
    /// Access: read-write
    using OSCBYPASS = BitField<20, 1>;
    constexpr uint32_t OSCBYPASS_Pos = 20;
    constexpr uint32_t OSCBYPASS_Msk = OSCBYPASS::mask;
    /// Enumerated values for OSCBYPASS
    namespace oscbypass {
        constexpr uint32_t NO_EFFECT = 0;
        constexpr uint32_t BYPASS = 1;
    }

    /// Password Key
    /// Position: 24, Width: 8
    /// Access: read-write
    using KEY = BitField<24, 8>;
    constexpr uint32_t KEY_Pos = 24;
    constexpr uint32_t KEY_Msk = KEY::mask;
    /// Enumerated values for KEY
    namespace key {
        constexpr uint32_t PASSWD = 165;
    }

}  // namespace mr

/// WUMR - Supply Controller Wake-up Mode Register
namespace wumr {
    /// Force Wake-up Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using FWUPEN = BitField<0, 1>;
    constexpr uint32_t FWUPEN_Pos = 0;
    constexpr uint32_t FWUPEN_Msk = FWUPEN::mask;
    /// Enumerated values for FWUPEN
    namespace fwupen {
        constexpr uint32_t NOT_ENABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Supply Monitor Wake-up Enable
    /// Position: 1, Width: 1
    /// Access: read-write
    using SMEN = BitField<1, 1>;
    constexpr uint32_t SMEN_Pos = 1;
    constexpr uint32_t SMEN_Msk = SMEN::mask;
    /// Enumerated values for SMEN
    namespace smen {
        constexpr uint32_t NOT_ENABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Real Time Timer Wake-up Enable
    /// Position: 2, Width: 1
    /// Access: read-write
    using RTTEN = BitField<2, 1>;
    constexpr uint32_t RTTEN_Pos = 2;
    constexpr uint32_t RTTEN_Msk = RTTEN::mask;
    /// Enumerated values for RTTEN
    namespace rtten {
        constexpr uint32_t NOT_ENABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Real Time Clock Wake-up Enable
    /// Position: 3, Width: 1
    /// Access: read-write
    using RTCEN = BitField<3, 1>;
    constexpr uint32_t RTCEN_Pos = 3;
    constexpr uint32_t RTCEN_Msk = RTCEN::mask;
    /// Enumerated values for RTCEN
    namespace rtcen {
        constexpr uint32_t NOT_ENABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Force Wake-up Debouncer Period
    /// Position: 8, Width: 3
    /// Access: read-write
    using FWUPDBC = BitField<8, 3>;
    constexpr uint32_t FWUPDBC_Pos = 8;
    constexpr uint32_t FWUPDBC_Msk = FWUPDBC::mask;
    /// Enumerated values for FWUPDBC
    namespace fwupdbc {
        constexpr uint32_t IMMEDIATE = 0;
        constexpr uint32_t 3_SCLK = 1;
        constexpr uint32_t 32_SCLK = 2;
        constexpr uint32_t 512_SCLK = 3;
        constexpr uint32_t 4096_SCLK = 4;
        constexpr uint32_t 32768_SCLK = 5;
    }

    /// Wake-up Inputs Debouncer Period
    /// Position: 12, Width: 3
    /// Access: read-write
    using WKUPDBC = BitField<12, 3>;
    constexpr uint32_t WKUPDBC_Pos = 12;
    constexpr uint32_t WKUPDBC_Msk = WKUPDBC::mask;
    /// Enumerated values for WKUPDBC
    namespace wkupdbc {
        constexpr uint32_t IMMEDIATE = 0;
        constexpr uint32_t 3_SCLK = 1;
        constexpr uint32_t 32_SCLK = 2;
        constexpr uint32_t 512_SCLK = 3;
        constexpr uint32_t 4096_SCLK = 4;
        constexpr uint32_t 32768_SCLK = 5;
    }

}  // namespace wumr

/// WUIR - Supply Controller Wake-up Inputs Register
namespace wuir {
    /// Wake-up Input Enable 0
    /// Position: 0, Width: 1
    /// Access: read-write
    using WKUPEN0 = BitField<0, 1>;
    constexpr uint32_t WKUPEN0_Pos = 0;
    constexpr uint32_t WKUPEN0_Msk = WKUPEN0::mask;
    /// Enumerated values for WKUPEN0
    namespace wkupen0 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 1
    /// Position: 1, Width: 1
    /// Access: read-write
    using WKUPEN1 = BitField<1, 1>;
    constexpr uint32_t WKUPEN1_Pos = 1;
    constexpr uint32_t WKUPEN1_Msk = WKUPEN1::mask;
    /// Enumerated values for WKUPEN1
    namespace wkupen1 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 2
    /// Position: 2, Width: 1
    /// Access: read-write
    using WKUPEN2 = BitField<2, 1>;
    constexpr uint32_t WKUPEN2_Pos = 2;
    constexpr uint32_t WKUPEN2_Msk = WKUPEN2::mask;
    /// Enumerated values for WKUPEN2
    namespace wkupen2 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 3
    /// Position: 3, Width: 1
    /// Access: read-write
    using WKUPEN3 = BitField<3, 1>;
    constexpr uint32_t WKUPEN3_Pos = 3;
    constexpr uint32_t WKUPEN3_Msk = WKUPEN3::mask;
    /// Enumerated values for WKUPEN3
    namespace wkupen3 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 4
    /// Position: 4, Width: 1
    /// Access: read-write
    using WKUPEN4 = BitField<4, 1>;
    constexpr uint32_t WKUPEN4_Pos = 4;
    constexpr uint32_t WKUPEN4_Msk = WKUPEN4::mask;
    /// Enumerated values for WKUPEN4
    namespace wkupen4 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 5
    /// Position: 5, Width: 1
    /// Access: read-write
    using WKUPEN5 = BitField<5, 1>;
    constexpr uint32_t WKUPEN5_Pos = 5;
    constexpr uint32_t WKUPEN5_Msk = WKUPEN5::mask;
    /// Enumerated values for WKUPEN5
    namespace wkupen5 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 6
    /// Position: 6, Width: 1
    /// Access: read-write
    using WKUPEN6 = BitField<6, 1>;
    constexpr uint32_t WKUPEN6_Pos = 6;
    constexpr uint32_t WKUPEN6_Msk = WKUPEN6::mask;
    /// Enumerated values for WKUPEN6
    namespace wkupen6 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 7
    /// Position: 7, Width: 1
    /// Access: read-write
    using WKUPEN7 = BitField<7, 1>;
    constexpr uint32_t WKUPEN7_Pos = 7;
    constexpr uint32_t WKUPEN7_Msk = WKUPEN7::mask;
    /// Enumerated values for WKUPEN7
    namespace wkupen7 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 8
    /// Position: 8, Width: 1
    /// Access: read-write
    using WKUPEN8 = BitField<8, 1>;
    constexpr uint32_t WKUPEN8_Pos = 8;
    constexpr uint32_t WKUPEN8_Msk = WKUPEN8::mask;
    /// Enumerated values for WKUPEN8
    namespace wkupen8 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 9
    /// Position: 9, Width: 1
    /// Access: read-write
    using WKUPEN9 = BitField<9, 1>;
    constexpr uint32_t WKUPEN9_Pos = 9;
    constexpr uint32_t WKUPEN9_Msk = WKUPEN9::mask;
    /// Enumerated values for WKUPEN9
    namespace wkupen9 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 10
    /// Position: 10, Width: 1
    /// Access: read-write
    using WKUPEN10 = BitField<10, 1>;
    constexpr uint32_t WKUPEN10_Pos = 10;
    constexpr uint32_t WKUPEN10_Msk = WKUPEN10::mask;
    /// Enumerated values for WKUPEN10
    namespace wkupen10 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 11
    /// Position: 11, Width: 1
    /// Access: read-write
    using WKUPEN11 = BitField<11, 1>;
    constexpr uint32_t WKUPEN11_Pos = 11;
    constexpr uint32_t WKUPEN11_Msk = WKUPEN11::mask;
    /// Enumerated values for WKUPEN11
    namespace wkupen11 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 12
    /// Position: 12, Width: 1
    /// Access: read-write
    using WKUPEN12 = BitField<12, 1>;
    constexpr uint32_t WKUPEN12_Pos = 12;
    constexpr uint32_t WKUPEN12_Msk = WKUPEN12::mask;
    /// Enumerated values for WKUPEN12
    namespace wkupen12 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 13
    /// Position: 13, Width: 1
    /// Access: read-write
    using WKUPEN13 = BitField<13, 1>;
    constexpr uint32_t WKUPEN13_Pos = 13;
    constexpr uint32_t WKUPEN13_Msk = WKUPEN13::mask;
    /// Enumerated values for WKUPEN13
    namespace wkupen13 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 14
    /// Position: 14, Width: 1
    /// Access: read-write
    using WKUPEN14 = BitField<14, 1>;
    constexpr uint32_t WKUPEN14_Pos = 14;
    constexpr uint32_t WKUPEN14_Msk = WKUPEN14::mask;
    /// Enumerated values for WKUPEN14
    namespace wkupen14 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Enable 15
    /// Position: 15, Width: 1
    /// Access: read-write
    using WKUPEN15 = BitField<15, 1>;
    constexpr uint32_t WKUPEN15_Pos = 15;
    constexpr uint32_t WKUPEN15_Msk = WKUPEN15::mask;
    /// Enumerated values for WKUPEN15
    namespace wkupen15 {
        constexpr uint32_t DISABLE = 0;
        constexpr uint32_t ENABLE = 1;
    }

    /// Wake-up Input Type 0
    /// Position: 16, Width: 1
    /// Access: read-write
    using WKUPT0 = BitField<16, 1>;
    constexpr uint32_t WKUPT0_Pos = 16;
    constexpr uint32_t WKUPT0_Msk = WKUPT0::mask;
    /// Enumerated values for WKUPT0
    namespace wkupt0 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 1
    /// Position: 17, Width: 1
    /// Access: read-write
    using WKUPT1 = BitField<17, 1>;
    constexpr uint32_t WKUPT1_Pos = 17;
    constexpr uint32_t WKUPT1_Msk = WKUPT1::mask;
    /// Enumerated values for WKUPT1
    namespace wkupt1 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 2
    /// Position: 18, Width: 1
    /// Access: read-write
    using WKUPT2 = BitField<18, 1>;
    constexpr uint32_t WKUPT2_Pos = 18;
    constexpr uint32_t WKUPT2_Msk = WKUPT2::mask;
    /// Enumerated values for WKUPT2
    namespace wkupt2 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 3
    /// Position: 19, Width: 1
    /// Access: read-write
    using WKUPT3 = BitField<19, 1>;
    constexpr uint32_t WKUPT3_Pos = 19;
    constexpr uint32_t WKUPT3_Msk = WKUPT3::mask;
    /// Enumerated values for WKUPT3
    namespace wkupt3 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 4
    /// Position: 20, Width: 1
    /// Access: read-write
    using WKUPT4 = BitField<20, 1>;
    constexpr uint32_t WKUPT4_Pos = 20;
    constexpr uint32_t WKUPT4_Msk = WKUPT4::mask;
    /// Enumerated values for WKUPT4
    namespace wkupt4 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 5
    /// Position: 21, Width: 1
    /// Access: read-write
    using WKUPT5 = BitField<21, 1>;
    constexpr uint32_t WKUPT5_Pos = 21;
    constexpr uint32_t WKUPT5_Msk = WKUPT5::mask;
    /// Enumerated values for WKUPT5
    namespace wkupt5 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 6
    /// Position: 22, Width: 1
    /// Access: read-write
    using WKUPT6 = BitField<22, 1>;
    constexpr uint32_t WKUPT6_Pos = 22;
    constexpr uint32_t WKUPT6_Msk = WKUPT6::mask;
    /// Enumerated values for WKUPT6
    namespace wkupt6 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 7
    /// Position: 23, Width: 1
    /// Access: read-write
    using WKUPT7 = BitField<23, 1>;
    constexpr uint32_t WKUPT7_Pos = 23;
    constexpr uint32_t WKUPT7_Msk = WKUPT7::mask;
    /// Enumerated values for WKUPT7
    namespace wkupt7 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 8
    /// Position: 24, Width: 1
    /// Access: read-write
    using WKUPT8 = BitField<24, 1>;
    constexpr uint32_t WKUPT8_Pos = 24;
    constexpr uint32_t WKUPT8_Msk = WKUPT8::mask;
    /// Enumerated values for WKUPT8
    namespace wkupt8 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 9
    /// Position: 25, Width: 1
    /// Access: read-write
    using WKUPT9 = BitField<25, 1>;
    constexpr uint32_t WKUPT9_Pos = 25;
    constexpr uint32_t WKUPT9_Msk = WKUPT9::mask;
    /// Enumerated values for WKUPT9
    namespace wkupt9 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 10
    /// Position: 26, Width: 1
    /// Access: read-write
    using WKUPT10 = BitField<26, 1>;
    constexpr uint32_t WKUPT10_Pos = 26;
    constexpr uint32_t WKUPT10_Msk = WKUPT10::mask;
    /// Enumerated values for WKUPT10
    namespace wkupt10 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 11
    /// Position: 27, Width: 1
    /// Access: read-write
    using WKUPT11 = BitField<27, 1>;
    constexpr uint32_t WKUPT11_Pos = 27;
    constexpr uint32_t WKUPT11_Msk = WKUPT11::mask;
    /// Enumerated values for WKUPT11
    namespace wkupt11 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 12
    /// Position: 28, Width: 1
    /// Access: read-write
    using WKUPT12 = BitField<28, 1>;
    constexpr uint32_t WKUPT12_Pos = 28;
    constexpr uint32_t WKUPT12_Msk = WKUPT12::mask;
    /// Enumerated values for WKUPT12
    namespace wkupt12 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 13
    /// Position: 29, Width: 1
    /// Access: read-write
    using WKUPT13 = BitField<29, 1>;
    constexpr uint32_t WKUPT13_Pos = 29;
    constexpr uint32_t WKUPT13_Msk = WKUPT13::mask;
    /// Enumerated values for WKUPT13
    namespace wkupt13 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 14
    /// Position: 30, Width: 1
    /// Access: read-write
    using WKUPT14 = BitField<30, 1>;
    constexpr uint32_t WKUPT14_Pos = 30;
    constexpr uint32_t WKUPT14_Msk = WKUPT14::mask;
    /// Enumerated values for WKUPT14
    namespace wkupt14 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

    /// Wake-up Input Type 15
    /// Position: 31, Width: 1
    /// Access: read-write
    using WKUPT15 = BitField<31, 1>;
    constexpr uint32_t WKUPT15_Pos = 31;
    constexpr uint32_t WKUPT15_Msk = WKUPT15::mask;
    /// Enumerated values for WKUPT15
    namespace wkupt15 {
        constexpr uint32_t HIGH_TO_LOW = 0;
        constexpr uint32_t LOW_TO_HIGH = 1;
    }

}  // namespace wuir

/// SR - Supply Controller Status Register
namespace sr {
    /// FWUP Wake-up Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using FWUPS = BitField<0, 1>;
    constexpr uint32_t FWUPS_Pos = 0;
    constexpr uint32_t FWUPS_Msk = FWUPS::mask;
    /// Enumerated values for FWUPS
    namespace fwups {
        constexpr uint32_t NO = 0;
        constexpr uint32_t PRESENT = 1;
    }

    /// WKUP Wake-up Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using WKUPS = BitField<1, 1>;
    constexpr uint32_t WKUPS_Pos = 1;
    constexpr uint32_t WKUPS_Msk = WKUPS::mask;
    /// Enumerated values for WKUPS
    namespace wkups {
        constexpr uint32_t NO = 0;
        constexpr uint32_t PRESENT = 1;
    }

    /// Supply Monitor Detection Wake-up Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using SMWS = BitField<2, 1>;
    constexpr uint32_t SMWS_Pos = 2;
    constexpr uint32_t SMWS_Msk = SMWS::mask;
    /// Enumerated values for SMWS
    namespace smws {
        constexpr uint32_t NO = 0;
        constexpr uint32_t PRESENT = 1;
    }

    /// Brownout Detector Reset Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using BODRSTS = BitField<3, 1>;
    constexpr uint32_t BODRSTS_Pos = 3;
    constexpr uint32_t BODRSTS_Msk = BODRSTS::mask;
    /// Enumerated values for BODRSTS
    namespace bodrsts {
        constexpr uint32_t NO = 0;
        constexpr uint32_t PRESENT = 1;
    }

    /// Supply Monitor Reset Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using SMRSTS = BitField<4, 1>;
    constexpr uint32_t SMRSTS_Pos = 4;
    constexpr uint32_t SMRSTS_Msk = SMRSTS::mask;
    /// Enumerated values for SMRSTS
    namespace smrsts {
        constexpr uint32_t NO = 0;
        constexpr uint32_t PRESENT = 1;
    }

    /// Supply Monitor Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using SMS = BitField<5, 1>;
    constexpr uint32_t SMS_Pos = 5;
    constexpr uint32_t SMS_Msk = SMS::mask;
    /// Enumerated values for SMS
    namespace sms {
        constexpr uint32_t NO = 0;
        constexpr uint32_t PRESENT = 1;
    }

    /// Supply Monitor Output Status
    /// Position: 6, Width: 1
    /// Access: read-only
    using SMOS = BitField<6, 1>;
    constexpr uint32_t SMOS_Pos = 6;
    constexpr uint32_t SMOS_Msk = SMOS::mask;
    /// Enumerated values for SMOS
    namespace smos {
        constexpr uint32_t HIGH = 0;
        constexpr uint32_t LOW = 1;
    }

    /// 32-kHz Oscillator Selection Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using OSCSEL = BitField<7, 1>;
    constexpr uint32_t OSCSEL_Pos = 7;
    constexpr uint32_t OSCSEL_Msk = OSCSEL::mask;
    /// Enumerated values for OSCSEL
    namespace oscsel {
        constexpr uint32_t RC = 0;
        constexpr uint32_t CRYST = 1;
    }

    /// FWUP Input Status
    /// Position: 12, Width: 1
    /// Access: read-only
    using FWUPIS = BitField<12, 1>;
    constexpr uint32_t FWUPIS_Pos = 12;
    constexpr uint32_t FWUPIS_Msk = FWUPIS::mask;
    /// Enumerated values for FWUPIS
    namespace fwupis {
        constexpr uint32_t LOW = 0;
        constexpr uint32_t HIGH = 1;
    }

    /// WKUP Input Status 0
    /// Position: 16, Width: 1
    /// Access: read-only
    using WKUPIS0 = BitField<16, 1>;
    constexpr uint32_t WKUPIS0_Pos = 16;
    constexpr uint32_t WKUPIS0_Msk = WKUPIS0::mask;
    /// Enumerated values for WKUPIS0
    namespace wkupis0 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 1
    /// Position: 17, Width: 1
    /// Access: read-only
    using WKUPIS1 = BitField<17, 1>;
    constexpr uint32_t WKUPIS1_Pos = 17;
    constexpr uint32_t WKUPIS1_Msk = WKUPIS1::mask;
    /// Enumerated values for WKUPIS1
    namespace wkupis1 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 2
    /// Position: 18, Width: 1
    /// Access: read-only
    using WKUPIS2 = BitField<18, 1>;
    constexpr uint32_t WKUPIS2_Pos = 18;
    constexpr uint32_t WKUPIS2_Msk = WKUPIS2::mask;
    /// Enumerated values for WKUPIS2
    namespace wkupis2 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 3
    /// Position: 19, Width: 1
    /// Access: read-only
    using WKUPIS3 = BitField<19, 1>;
    constexpr uint32_t WKUPIS3_Pos = 19;
    constexpr uint32_t WKUPIS3_Msk = WKUPIS3::mask;
    /// Enumerated values for WKUPIS3
    namespace wkupis3 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 4
    /// Position: 20, Width: 1
    /// Access: read-only
    using WKUPIS4 = BitField<20, 1>;
    constexpr uint32_t WKUPIS4_Pos = 20;
    constexpr uint32_t WKUPIS4_Msk = WKUPIS4::mask;
    /// Enumerated values for WKUPIS4
    namespace wkupis4 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 5
    /// Position: 21, Width: 1
    /// Access: read-only
    using WKUPIS5 = BitField<21, 1>;
    constexpr uint32_t WKUPIS5_Pos = 21;
    constexpr uint32_t WKUPIS5_Msk = WKUPIS5::mask;
    /// Enumerated values for WKUPIS5
    namespace wkupis5 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 6
    /// Position: 22, Width: 1
    /// Access: read-only
    using WKUPIS6 = BitField<22, 1>;
    constexpr uint32_t WKUPIS6_Pos = 22;
    constexpr uint32_t WKUPIS6_Msk = WKUPIS6::mask;
    /// Enumerated values for WKUPIS6
    namespace wkupis6 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 7
    /// Position: 23, Width: 1
    /// Access: read-only
    using WKUPIS7 = BitField<23, 1>;
    constexpr uint32_t WKUPIS7_Pos = 23;
    constexpr uint32_t WKUPIS7_Msk = WKUPIS7::mask;
    /// Enumerated values for WKUPIS7
    namespace wkupis7 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 8
    /// Position: 24, Width: 1
    /// Access: read-only
    using WKUPIS8 = BitField<24, 1>;
    constexpr uint32_t WKUPIS8_Pos = 24;
    constexpr uint32_t WKUPIS8_Msk = WKUPIS8::mask;
    /// Enumerated values for WKUPIS8
    namespace wkupis8 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 9
    /// Position: 25, Width: 1
    /// Access: read-only
    using WKUPIS9 = BitField<25, 1>;
    constexpr uint32_t WKUPIS9_Pos = 25;
    constexpr uint32_t WKUPIS9_Msk = WKUPIS9::mask;
    /// Enumerated values for WKUPIS9
    namespace wkupis9 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 10
    /// Position: 26, Width: 1
    /// Access: read-only
    using WKUPIS10 = BitField<26, 1>;
    constexpr uint32_t WKUPIS10_Pos = 26;
    constexpr uint32_t WKUPIS10_Msk = WKUPIS10::mask;
    /// Enumerated values for WKUPIS10
    namespace wkupis10 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 11
    /// Position: 27, Width: 1
    /// Access: read-only
    using WKUPIS11 = BitField<27, 1>;
    constexpr uint32_t WKUPIS11_Pos = 27;
    constexpr uint32_t WKUPIS11_Msk = WKUPIS11::mask;
    /// Enumerated values for WKUPIS11
    namespace wkupis11 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 12
    /// Position: 28, Width: 1
    /// Access: read-only
    using WKUPIS12 = BitField<28, 1>;
    constexpr uint32_t WKUPIS12_Pos = 28;
    constexpr uint32_t WKUPIS12_Msk = WKUPIS12::mask;
    /// Enumerated values for WKUPIS12
    namespace wkupis12 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 13
    /// Position: 29, Width: 1
    /// Access: read-only
    using WKUPIS13 = BitField<29, 1>;
    constexpr uint32_t WKUPIS13_Pos = 29;
    constexpr uint32_t WKUPIS13_Msk = WKUPIS13::mask;
    /// Enumerated values for WKUPIS13
    namespace wkupis13 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 14
    /// Position: 30, Width: 1
    /// Access: read-only
    using WKUPIS14 = BitField<30, 1>;
    constexpr uint32_t WKUPIS14_Pos = 30;
    constexpr uint32_t WKUPIS14_Msk = WKUPIS14::mask;
    /// Enumerated values for WKUPIS14
    namespace wkupis14 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// WKUP Input Status 15
    /// Position: 31, Width: 1
    /// Access: read-only
    using WKUPIS15 = BitField<31, 1>;
    constexpr uint32_t WKUPIS15_Pos = 31;
    constexpr uint32_t WKUPIS15_Msk = WKUPIS15::mask;
    /// Enumerated values for WKUPIS15
    namespace wkupis15 {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

}  // namespace sr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::supc
