

================================================================
== Vitis HLS Report for 'var_var_cmp_32_s'
================================================================
* Date:           Mon Feb  3 14:21:54 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        filter_dut
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.620 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%yu_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %yu" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:175]   --->   Operation 2 'read' 'yu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%xu_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xu" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:175]   --->   Operation 3 'read' 'xu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%cfg_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %cfg" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:175]   --->   Operation 4 'read' 'cfg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.67ns)   --->   "%switch_ln182 = switch i4 %cfg_read, void %if.end64, i4 0, void %if.then, i4 1, void %if.then7, i4 2, void %if.then12, i4 3, void %if.then17, i4 4, void %if.then22, i4 5, void %if.then27, i4 6, void %if.then32, i4 7, void %if.then37, i4 8, void %if.then42, i4 9, void %if.then47, i4 10, void %if.then52" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:182]   --->   Operation 5 'switch' 'switch_ln182' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 6 [1/1] (0.88ns)   --->   "%icmp_ln203 = icmp_ult  i32 %yu_read, i32 %xu_read" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:203]   --->   Operation 6 'icmp' 'icmp_ln203' <Predicate = (cfg_read == 10)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.12ns)   --->   "%ret_9 = xor i1 %icmp_ln203, i1 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:203]   --->   Operation 7 'xor' 'ret_9' <Predicate = (cfg_read == 10)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.61ns)   --->   "%br_ln204 = br void %if.end64" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:204]   --->   Operation 8 'br' 'br_ln204' <Predicate = (cfg_read == 10)> <Delay = 0.61>
ST_1 : Operation 9 [1/1] (0.88ns)   --->   "%icmp_ln201 = icmp_ult  i32 %xu_read, i32 %yu_read" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:201]   --->   Operation 9 'icmp' 'icmp_ln201' <Predicate = (cfg_read == 9)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.12ns)   --->   "%ret_8 = xor i1 %icmp_ln201, i1 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:201]   --->   Operation 10 'xor' 'ret_8' <Predicate = (cfg_read == 9)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.61ns)   --->   "%br_ln202 = br void %if.end64" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:202]   --->   Operation 11 'br' 'br_ln202' <Predicate = (cfg_read == 9)> <Delay = 0.61>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%ret_7 = icmp_ult  i32 %xu_read, i32 %yu_read" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:199]   --->   Operation 12 'icmp' 'ret_7' <Predicate = (cfg_read == 8)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.61ns)   --->   "%br_ln200 = br void %if.end64" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:200]   --->   Operation 13 'br' 'br_ln200' <Predicate = (cfg_read == 8)> <Delay = 0.61>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%ret_6 = icmp_ugt  i32 %xu_read, i32 %yu_read" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:197]   --->   Operation 14 'icmp' 'ret_6' <Predicate = (cfg_read == 7)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.61ns)   --->   "%br_ln198 = br void %if.end64" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:198]   --->   Operation 15 'br' 'br_ln198' <Predicate = (cfg_read == 7)> <Delay = 0.61>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%icmp_ln195 = icmp_slt  i32 %yu_read, i32 %xu_read" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:195]   --->   Operation 16 'icmp' 'icmp_ln195' <Predicate = (cfg_read == 6)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.12ns)   --->   "%ret_5 = xor i1 %icmp_ln195, i1 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:195]   --->   Operation 17 'xor' 'ret_5' <Predicate = (cfg_read == 6)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.61ns)   --->   "%br_ln196 = br void %if.end64" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:196]   --->   Operation 18 'br' 'br_ln196' <Predicate = (cfg_read == 6)> <Delay = 0.61>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%icmp_ln193 = icmp_slt  i32 %xu_read, i32 %yu_read" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:193]   --->   Operation 19 'icmp' 'icmp_ln193' <Predicate = (cfg_read == 5)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.12ns)   --->   "%ret_4 = xor i1 %icmp_ln193, i1 1" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:193]   --->   Operation 20 'xor' 'ret_4' <Predicate = (cfg_read == 5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.61ns)   --->   "%br_ln194 = br void %if.end64" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:194]   --->   Operation 21 'br' 'br_ln194' <Predicate = (cfg_read == 5)> <Delay = 0.61>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%ret_3 = icmp_slt  i32 %xu_read, i32 %yu_read" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:191]   --->   Operation 22 'icmp' 'ret_3' <Predicate = (cfg_read == 4)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.61ns)   --->   "%br_ln192 = br void %if.end64" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:192]   --->   Operation 23 'br' 'br_ln192' <Predicate = (cfg_read == 4)> <Delay = 0.61>
ST_1 : Operation 24 [1/1] (0.88ns)   --->   "%ret_2 = icmp_sgt  i32 %xu_read, i32 %yu_read" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:189]   --->   Operation 24 'icmp' 'ret_2' <Predicate = (cfg_read == 3)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.61ns)   --->   "%br_ln190 = br void %if.end64" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:190]   --->   Operation 25 'br' 'br_ln190' <Predicate = (cfg_read == 3)> <Delay = 0.61>
ST_1 : Operation 26 [1/1] (0.88ns)   --->   "%ret_1 = icmp_ne  i32 %xu_read, i32 %yu_read" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:187]   --->   Operation 26 'icmp' 'ret_1' <Predicate = (cfg_read == 2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.61ns)   --->   "%br_ln188 = br void %if.end64" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:188]   --->   Operation 27 'br' 'br_ln188' <Predicate = (cfg_read == 2)> <Delay = 0.61>
ST_1 : Operation 28 [1/1] (0.88ns)   --->   "%ret = icmp_eq  i32 %xu_read, i32 %yu_read" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:185]   --->   Operation 28 'icmp' 'ret' <Predicate = (cfg_read == 1)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.61ns)   --->   "%br_ln186 = br void %if.end64" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:186]   --->   Operation 29 'br' 'br_ln186' <Predicate = (cfg_read == 1)> <Delay = 0.61>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%br_ln184 = br void %if.end64" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:184]   --->   Operation 30 'br' 'br_ln184' <Predicate = (cfg_read == 0)> <Delay = 0.61>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_10 = phi i1 1, void %if.then, i1 %ret, void %if.then7, i1 %ret_1, void %if.then12, i1 %ret_2, void %if.then17, i1 %ret_3, void %if.then22, i1 %ret_4, void %if.then27, i1 %ret_5, void %if.then32, i1 %ret_6, void %if.then37, i1 %ret_7, void %if.then42, i1 %ret_8, void %if.then47, i1 %ret_9, void %if.then52, i1 0, void %entry"   --->   Operation 31 'phi' 'ret_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln207 = ret i1 %ret_10" [../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:207]   --->   Operation 32 'ret' 'ret_ln207' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cfg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
yu_read      (read  ) [ 00]
xu_read      (read  ) [ 00]
cfg_read     (read  ) [ 01]
switch_ln182 (switch) [ 00]
icmp_ln203   (icmp  ) [ 00]
ret_9        (xor   ) [ 00]
br_ln204     (br    ) [ 00]
icmp_ln201   (icmp  ) [ 00]
ret_8        (xor   ) [ 00]
br_ln202     (br    ) [ 00]
ret_7        (icmp  ) [ 00]
br_ln200     (br    ) [ 00]
ret_6        (icmp  ) [ 00]
br_ln198     (br    ) [ 00]
icmp_ln195   (icmp  ) [ 00]
ret_5        (xor   ) [ 00]
br_ln196     (br    ) [ 00]
icmp_ln193   (icmp  ) [ 00]
ret_4        (xor   ) [ 00]
br_ln194     (br    ) [ 00]
ret_3        (icmp  ) [ 00]
br_ln192     (br    ) [ 00]
ret_2        (icmp  ) [ 00]
br_ln190     (br    ) [ 00]
ret_1        (icmp  ) [ 00]
br_ln188     (br    ) [ 00]
ret          (icmp  ) [ 00]
br_ln186     (br    ) [ 00]
br_ln184     (br    ) [ 00]
ret_10       (phi   ) [ 00]
ret_ln207    (ret   ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cfg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cfg"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xu">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xu"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="yu">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yu"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="yu_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="yu_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="xu_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xu_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="cfg_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cfg_read/1 "/>
</bind>
</comp>

<comp id="54" class="1005" name="ret_10_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="56" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ret_10 (phireg) "/>
</bind>
</comp>

<comp id="57" class="1004" name="ret_10_phi_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="0"/>
<pin id="59" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="1" slack="0"/>
<pin id="61" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="62" dir="0" index="4" bw="1" slack="0"/>
<pin id="63" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="1" slack="0"/>
<pin id="65" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="8" bw="1" slack="0"/>
<pin id="67" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="68" dir="0" index="10" bw="1" slack="0"/>
<pin id="69" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="12" bw="1" slack="0"/>
<pin id="71" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="14" bw="1" slack="0"/>
<pin id="73" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="16" bw="1" slack="0"/>
<pin id="75" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="18" bw="1" slack="0"/>
<pin id="77" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="20" bw="1" slack="0"/>
<pin id="79" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="22" bw="1" slack="0"/>
<pin id="81" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="24" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ret_10/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/1 ret_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/1 ret_3/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln203_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="ret_9_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_9/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="ret_8_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_8/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="ret_6_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ret_6/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln195_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln195/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ret_5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_5/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="ret_4_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ret_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ret_2/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="ret_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ret_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ret_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ret/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="57" pin=22"/></net>

<net id="89"><net_src comp="42" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="36" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="85" pin="2"/><net_sink comp="57" pin=16"/></net>

<net id="96"><net_src comp="42" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="36" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="92" pin="2"/><net_sink comp="57" pin=8"/></net>

<net id="103"><net_src comp="36" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="42" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="99" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="105" pin="2"/><net_sink comp="57" pin=20"/></net>

<net id="116"><net_src comp="85" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="112" pin="2"/><net_sink comp="57" pin=18"/></net>

<net id="123"><net_src comp="42" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="36" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="2"/><net_sink comp="57" pin=14"/></net>

<net id="130"><net_src comp="36" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="42" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="132" pin="2"/><net_sink comp="57" pin=12"/></net>

<net id="143"><net_src comp="92" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="139" pin="2"/><net_sink comp="57" pin=10"/></net>

<net id="150"><net_src comp="42" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="36" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="146" pin="2"/><net_sink comp="57" pin=6"/></net>

<net id="157"><net_src comp="42" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="36" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="153" pin="2"/><net_sink comp="57" pin=4"/></net>

<net id="164"><net_src comp="42" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="36" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="2"/><net_sink comp="57" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: var_var_cmp<32> : cfg | {1 }
	Port: var_var_cmp<32> : xu | {1 }
	Port: var_var_cmp<32> : yu | {1 }
  - Chain level:
	State 1
		ret_9 : 1
		ret_8 : 1
		ret_5 : 1
		ret_4 : 1
		ret_10 : 1
		ret_ln207 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      grp_fu_85      |    0    |    39   |
|          |      grp_fu_92      |    0    |    39   |
|          |   icmp_ln203_fu_99  |    0    |    39   |
|   icmp   |     ret_6_fu_119    |    0    |    39   |
|          |  icmp_ln195_fu_126  |    0    |    39   |
|          |     ret_2_fu_146    |    0    |    39   |
|          |     ret_1_fu_153    |    0    |    39   |
|          |      ret_fu_160     |    0    |    39   |
|----------|---------------------|---------|---------|
|          |     ret_9_fu_105    |    0    |    2    |
|    xor   |     ret_8_fu_112    |    0    |    2    |
|          |     ret_5_fu_132    |    0    |    2    |
|          |     ret_4_fu_139    |    0    |    2    |
|----------|---------------------|---------|---------|
|          |  yu_read_read_fu_36 |    0    |    0    |
|   read   |  xu_read_read_fu_42 |    0    |    0    |
|          | cfg_read_read_fu_48 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   320   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|ret_10_reg_54|    1   |
+-------------+--------+
|    Total    |    1   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   320  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    1   |    -   |
+-----------+--------+--------+
|   Total   |    1   |   320  |
+-----------+--------+--------+
