-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_prediction\hdlsrc\parallel_8_prediction\parallel_8_prediction_dut.vhd
-- Created: 2022-10-17 15:12:01
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_prediction_dut
-- Source Path: parallel_8_prediction/parallel_8_prediction_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_prediction_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        Lq_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Ld_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Ld_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Lq_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Lx_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Ly_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        id_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Rs_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        omega_m_measured                  :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        pole_pairs_AXI                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        psiPM_AXI                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        valid_in                          :   IN    std_logic;  -- ufix1
        Reset_1                           :   IN    std_logic;  -- ufix1
        valid_in_ADC                      :   IN    std_logic;  -- ufix1
        dqxy_phase_voltage_per_switching_state_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        ce_out                            :   OUT   std_logic;  -- ufix1
        done                              :   OUT   std_logic;  -- ufix1
        Index                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
        Prediction_0                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_1                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_2                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_3                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_4                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_5                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_6                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_7                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_8                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_9                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_10                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_11                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_12                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_13                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_14                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_15                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_16                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_17                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_18                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_19                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_20                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_21                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_22                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_23                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_24                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_25                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_26                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_27                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_28                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_29                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_30                     :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_31                     :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En11
        );
END parallel_8_prediction_dut;


ARCHITECTURE rtl OF parallel_8_prediction_dut IS

  -- Component Declarations
  COMPONENT parallel_8_prediction_src_Prediction_and_cost_function2
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          Lq_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Ld_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ld_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lq_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lx_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ly_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          id_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Rs_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          omega_m_measured                :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          pole_pairs_AXI                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          psiPM_AXI                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          valid_in                        :   IN    std_logic;  -- ufix1
          Reset_1                         :   IN    std_logic;  -- ufix1
          valid_in_ADC                    :   IN    std_logic;  -- ufix1
          dqxy_phase_voltage_per_switching_state_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          ce_out                          :   OUT   std_logic;  -- ufix1
          done                            :   OUT   std_logic;  -- ufix1
          Index                           :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          Prediction_0                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_1                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_2                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_3                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_4                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_5                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_6                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_7                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_8                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_9                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_10                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_11                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_12                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_13                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_14                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_15                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_16                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_17                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_18                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_19                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_20                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_21                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_22                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_23                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_24                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_25                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_26                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_27                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_28                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_29                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_30                   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Prediction_31                   :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_prediction_src_Prediction_and_cost_function2
    USE ENTITY work.parallel_8_prediction_src_Prediction_and_cost_function2(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL done_sig                         : std_logic;  -- ufix1
  SIGNAL Index_sig                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Prediction_0_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_1_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_2_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_3_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_4_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_5_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_6_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_7_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_8_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_9_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_10_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_11_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_12_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_13_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_14_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_15_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_16_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_17_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_18_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_19_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_20_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_21_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_22_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_23_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_24_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_25_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_26_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_27_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_28_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_29_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_30_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL Prediction_31_sig                : std_logic_vector(17 DOWNTO 0);  -- ufix18

BEGIN
  u_parallel_8_prediction_src_Prediction_and_cost_function2 : parallel_8_prediction_src_Prediction_and_cost_function2
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              Lq_AXI => Lq_AXI,  -- ufix32
              Ld_AXI => Ld_AXI,  -- ufix32
              SampleTime_div_Ld_AXI => SampleTime_div_Ld_AXI,  -- ufix32
              SampleTime_div_Lq_AXI => SampleTime_div_Lq_AXI,  -- ufix32
              SampleTime_div_Lx_AXI => SampleTime_div_Lx_AXI,  -- ufix32
              SampleTime_div_Ly_AXI => SampleTime_div_Ly_AXI,  -- ufix32
              id_k_1 => id_k_1,  -- sfix18_En11
              iq_k_1 => iq_k_1,  -- sfix18_En11
              ix_k_1 => ix_k_1,  -- sfix18_En11
              iy_k_1 => iy_k_1,  -- sfix18_En11
              Rs_AXI => Rs_AXI,  -- ufix32
              omega_m_measured => omega_m_measured,  -- sfix24_En11
              pole_pairs_AXI => pole_pairs_AXI,  -- ufix32
              psiPM_AXI => psiPM_AXI,  -- ufix32
              valid_in => valid_in,  -- ufix1
              Reset_1 => Reset_1,  -- ufix1
              valid_in_ADC => valid_in_ADC,  -- ufix1
              dqxy_phase_voltage_per_switching_state_0 => dqxy_phase_voltage_per_switching_state_0,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_1 => dqxy_phase_voltage_per_switching_state_1,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_2 => dqxy_phase_voltage_per_switching_state_2,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_3 => dqxy_phase_voltage_per_switching_state_3,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_4 => dqxy_phase_voltage_per_switching_state_4,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_5 => dqxy_phase_voltage_per_switching_state_5,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_6 => dqxy_phase_voltage_per_switching_state_6,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_7 => dqxy_phase_voltage_per_switching_state_7,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_8 => dqxy_phase_voltage_per_switching_state_8,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_9 => dqxy_phase_voltage_per_switching_state_9,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_10 => dqxy_phase_voltage_per_switching_state_10,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_11 => dqxy_phase_voltage_per_switching_state_11,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_12 => dqxy_phase_voltage_per_switching_state_12,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_13 => dqxy_phase_voltage_per_switching_state_13,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_14 => dqxy_phase_voltage_per_switching_state_14,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_15 => dqxy_phase_voltage_per_switching_state_15,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_16 => dqxy_phase_voltage_per_switching_state_16,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_17 => dqxy_phase_voltage_per_switching_state_17,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_18 => dqxy_phase_voltage_per_switching_state_18,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_19 => dqxy_phase_voltage_per_switching_state_19,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_20 => dqxy_phase_voltage_per_switching_state_20,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_21 => dqxy_phase_voltage_per_switching_state_21,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_22 => dqxy_phase_voltage_per_switching_state_22,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_23 => dqxy_phase_voltage_per_switching_state_23,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_24 => dqxy_phase_voltage_per_switching_state_24,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_25 => dqxy_phase_voltage_per_switching_state_25,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_26 => dqxy_phase_voltage_per_switching_state_26,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_27 => dqxy_phase_voltage_per_switching_state_27,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_28 => dqxy_phase_voltage_per_switching_state_28,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_29 => dqxy_phase_voltage_per_switching_state_29,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_30 => dqxy_phase_voltage_per_switching_state_30,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_31 => dqxy_phase_voltage_per_switching_state_31,  -- sfix24_En11
              ce_out => ce_out_sig,  -- ufix1
              done => done_sig,  -- ufix1
              Index => Index_sig,  -- sfix32
              Prediction_0 => Prediction_0_sig,  -- sfix18_En11
              Prediction_1 => Prediction_1_sig,  -- sfix18_En11
              Prediction_2 => Prediction_2_sig,  -- sfix18_En11
              Prediction_3 => Prediction_3_sig,  -- sfix18_En11
              Prediction_4 => Prediction_4_sig,  -- sfix18_En11
              Prediction_5 => Prediction_5_sig,  -- sfix18_En11
              Prediction_6 => Prediction_6_sig,  -- sfix18_En11
              Prediction_7 => Prediction_7_sig,  -- sfix18_En11
              Prediction_8 => Prediction_8_sig,  -- sfix18_En11
              Prediction_9 => Prediction_9_sig,  -- sfix18_En11
              Prediction_10 => Prediction_10_sig,  -- sfix18_En11
              Prediction_11 => Prediction_11_sig,  -- sfix18_En11
              Prediction_12 => Prediction_12_sig,  -- sfix18_En11
              Prediction_13 => Prediction_13_sig,  -- sfix18_En11
              Prediction_14 => Prediction_14_sig,  -- sfix18_En11
              Prediction_15 => Prediction_15_sig,  -- sfix18_En11
              Prediction_16 => Prediction_16_sig,  -- sfix18_En11
              Prediction_17 => Prediction_17_sig,  -- sfix18_En11
              Prediction_18 => Prediction_18_sig,  -- sfix18_En11
              Prediction_19 => Prediction_19_sig,  -- sfix18_En11
              Prediction_20 => Prediction_20_sig,  -- sfix18_En11
              Prediction_21 => Prediction_21_sig,  -- sfix18_En11
              Prediction_22 => Prediction_22_sig,  -- sfix18_En11
              Prediction_23 => Prediction_23_sig,  -- sfix18_En11
              Prediction_24 => Prediction_24_sig,  -- sfix18_En11
              Prediction_25 => Prediction_25_sig,  -- sfix18_En11
              Prediction_26 => Prediction_26_sig,  -- sfix18_En11
              Prediction_27 => Prediction_27_sig,  -- sfix18_En11
              Prediction_28 => Prediction_28_sig,  -- sfix18_En11
              Prediction_29 => Prediction_29_sig,  -- sfix18_En11
              Prediction_30 => Prediction_30_sig,  -- sfix18_En11
              Prediction_31 => Prediction_31_sig  -- sfix18_En11
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  done <= done_sig;

  Index <= Index_sig;

  Prediction_0 <= Prediction_0_sig;

  Prediction_1 <= Prediction_1_sig;

  Prediction_2 <= Prediction_2_sig;

  Prediction_3 <= Prediction_3_sig;

  Prediction_4 <= Prediction_4_sig;

  Prediction_5 <= Prediction_5_sig;

  Prediction_6 <= Prediction_6_sig;

  Prediction_7 <= Prediction_7_sig;

  Prediction_8 <= Prediction_8_sig;

  Prediction_9 <= Prediction_9_sig;

  Prediction_10 <= Prediction_10_sig;

  Prediction_11 <= Prediction_11_sig;

  Prediction_12 <= Prediction_12_sig;

  Prediction_13 <= Prediction_13_sig;

  Prediction_14 <= Prediction_14_sig;

  Prediction_15 <= Prediction_15_sig;

  Prediction_16 <= Prediction_16_sig;

  Prediction_17 <= Prediction_17_sig;

  Prediction_18 <= Prediction_18_sig;

  Prediction_19 <= Prediction_19_sig;

  Prediction_20 <= Prediction_20_sig;

  Prediction_21 <= Prediction_21_sig;

  Prediction_22 <= Prediction_22_sig;

  Prediction_23 <= Prediction_23_sig;

  Prediction_24 <= Prediction_24_sig;

  Prediction_25 <= Prediction_25_sig;

  Prediction_26 <= Prediction_26_sig;

  Prediction_27 <= Prediction_27_sig;

  Prediction_28 <= Prediction_28_sig;

  Prediction_29 <= Prediction_29_sig;

  Prediction_30 <= Prediction_30_sig;

  Prediction_31 <= Prediction_31_sig;

END rtl;

