TimeQuest Timing Analyzer report for DSS
Sun Nov 24 02:30:44 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clkin'
 13. Slow 1200mV 85C Model Setup: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'
 14. Slow 1200mV 85C Model Hold: 'clkin'
 15. Slow 1200mV 85C Model Hold: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clkin'
 30. Slow 1200mV 0C Model Setup: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'
 31. Slow 1200mV 0C Model Hold: 'clkin'
 32. Slow 1200mV 0C Model Hold: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clkin'
 46. Fast 1200mV 0C Model Setup: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'
 47. Fast 1200mV 0C Model Hold: 'clkin'
 48. Fast 1200mV 0C Model Hold: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; DSS                                                ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C5F256C6                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; clkin                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkin }                                                          ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] } ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 362.84 MHz ; 250.0 MHz       ; clkin                                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 936.33 MHz ; 500.0 MHz       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -1.756 ; -17.534       ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; -0.068 ; -0.068        ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -0.083 ; -0.083        ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.358  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -3.000 ; -30.566       ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; -1.000 ; -10.000       ;
+----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkin'                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -0.703 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.635      ;
; -0.619 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.551      ;
; -0.588 ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.520      ;
; -0.587 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.519      ;
; -0.584 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.516      ;
; -0.581 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.513      ;
; -0.569 ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.501      ;
; -0.507 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.439      ;
; -0.503 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.435      ;
; -0.486 ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.418      ;
; -0.468 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.400      ;
; -0.466 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.398      ;
; -0.450 ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.382      ;
; -0.071 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.003      ;
; -0.068 ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.000      ;
; -0.068 ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.000      ;
; -0.067 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 0.999      ;
; -0.059 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 0.991      ;
; -0.054 ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 0.986      ;
; -0.033 ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 0.965      ;
; 0.077  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; 0.500        ; 2.068      ; 2.675      ;
; 0.248  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.253      ; 1.033      ;
; 0.264  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.253      ; 1.017      ;
; 0.271  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.253      ; 1.010      ;
; 0.321  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.253      ; 0.960      ;
; 0.324  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.253      ; 0.957      ;
; 0.690  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; 1.000        ; 2.068      ; 2.562      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'                                                                                                                                                       ;
+--------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.068 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 1.001      ;
; -0.063 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.996      ;
; 0.231  ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.702      ;
; 0.233  ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.700      ;
; 0.233  ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.700      ;
; 0.234  ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.699      ;
; 0.244  ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.689      ;
; 0.244  ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.689      ;
; 0.245  ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.688      ;
; 0.245  ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.688      ;
; 0.246  ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[9] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.687      ;
; 0.246  ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.687      ;
; 0.274  ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.062     ; 0.659      ;
+--------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkin'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.083 ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; 0.000        ; 2.143      ; 2.446      ;
; 0.309  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.378      ; 0.874      ;
; 0.321  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.378      ; 0.886      ;
; 0.350  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.378      ; 0.915      ;
; 0.361  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.378      ; 0.926      ;
; 0.375  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.378      ; 0.940      ;
; 0.523  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; -0.500       ; 2.143      ; 2.552      ;
; 0.552  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.772      ;
; 0.569  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.789      ;
; 0.571  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.791      ;
; 0.572  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.792      ;
; 0.573  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.793      ;
; 0.574  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.794      ;
; 0.580  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.800      ;
; 0.826  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.046      ;
; 0.841  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.061      ;
; 0.843  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.063      ;
; 0.844  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.064      ;
; 0.845  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.065      ;
; 0.858  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.078      ;
; 0.858  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.078      ;
; 0.860  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.080      ;
; 0.860  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.080      ;
; 0.954  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.174      ;
; 0.956  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.176      ;
; 0.970  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.190      ;
; 0.972  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.192      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'                                                                                                                                                       ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.373 ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[9] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.597      ;
; 0.381 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.601      ;
; 0.384 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.603      ;
; 0.560 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.779      ;
; 0.562 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.062      ; 0.781      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.061  ; 0.291        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; 0.464  ; 0.694        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[9]                             ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[9]                             ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[9]                             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[9]|clk                                      ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|inclk[0] ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]|q                ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|inclk[0] ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|outclk   ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[9]|clk                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 2.993 ; 3.393 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 2.993 ; 3.393 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 2.537 ; 3.193 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; 2.553 ; 2.974 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; 2.343 ; 2.942 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; 1.735 ; 2.124 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_A[*]  ; clkin      ; -1.365 ; -1.741 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; -1.937 ; -2.355 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; -1.624 ; -2.095 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; -1.606 ; -2.059 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; -1.558 ; -1.965 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; -1.365 ; -1.741 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port   ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]  ; clkin                                                          ; 7.600 ; 7.701 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0] ; clkin                                                          ; 6.951 ; 6.985 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1] ; clkin                                                          ; 6.375 ; 6.379 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2] ; clkin                                                          ; 6.377 ; 6.411 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3] ; clkin                                                          ; 6.422 ; 6.454 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4] ; clkin                                                          ; 6.457 ; 6.491 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5] ; clkin                                                          ; 6.499 ; 6.546 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6] ; clkin                                                          ; 7.600 ; 7.701 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7] ; clkin                                                          ; 6.404 ; 6.414 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]  ; clkin                                                          ; 6.210 ; 6.232 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0] ; clkin                                                          ; 6.006 ; 6.043 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1] ; clkin                                                          ; 6.210 ; 6.232 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2] ; clkin                                                          ; 5.853 ; 5.838 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3] ; clkin                                                          ; 6.150 ; 6.170 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4] ; clkin                                                          ; 5.858 ; 5.873 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5] ; clkin                                                          ; 5.834 ; 5.829 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6] ; clkin                                                          ; 6.039 ; 6.037 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7] ; clkin                                                          ; 5.741 ; 5.744 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 6.691 ; 6.803 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.495 ; 5.543 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.749 ; 5.806 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.208 ; 5.298 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.330 ; 5.405 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.512 ; 5.535 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.196 ; 5.275 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 6.691 ; 6.803 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.746 ; 5.800 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
; LFSR_OUTPUT ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.058 ; 5.117 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port   ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]  ; clkin                                                          ; 6.231 ; 6.238 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0] ; clkin                                                          ; 6.789 ; 6.821 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1] ; clkin                                                          ; 6.235 ; 6.238 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2] ; clkin                                                          ; 6.231 ; 6.263 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3] ; clkin                                                          ; 6.280 ; 6.310 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4] ; clkin                                                          ; 6.315 ; 6.346 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5] ; clkin                                                          ; 6.310 ; 6.339 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6] ; clkin                                                          ; 7.459 ; 7.559 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7] ; clkin                                                          ; 6.261 ; 6.271 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]  ; clkin                                                          ; 5.623 ; 5.626 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0] ; clkin                                                          ; 5.878 ; 5.913 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1] ; clkin                                                          ; 6.078 ; 6.098 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2] ; clkin                                                          ; 5.735 ; 5.719 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3] ; clkin                                                          ; 6.020 ; 6.038 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4] ; clkin                                                          ; 5.740 ; 5.754 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5] ; clkin                                                          ; 5.717 ; 5.711 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6] ; clkin                                                          ; 5.910 ; 5.907 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7] ; clkin                                                          ; 5.623 ; 5.626 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.020 ; 5.093 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.347 ; 5.392 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.545 ; 5.586 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.020 ; 5.093 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.143 ; 5.201 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.364 ; 5.385 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.058 ; 5.133 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 6.543 ; 6.653 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.541 ; 5.580 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
; LFSR_OUTPUT ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.928 ; 4.984 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                              ;
+-------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 402.58 MHz  ; 250.0 MHz       ; clkin                                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1055.97 MHz ; 500.0 MHz       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -1.484 ; -14.194       ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.053  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -0.079 ; -0.079        ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.312  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -3.000 ; -30.566       ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; -1.000 ; -10.000       ;
+----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkin'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -0.509 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.448      ;
; -0.438 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.377      ;
; -0.410 ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.349      ;
; -0.409 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.348      ;
; -0.409 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.348      ;
; -0.393 ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.332      ;
; -0.391 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.330      ;
; -0.344 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.283      ;
; -0.338 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.277      ;
; -0.323 ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.262      ;
; -0.309 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.248      ;
; -0.306 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.245      ;
; -0.293 ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.232      ;
; 0.046  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.893      ;
; 0.047  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.892      ;
; 0.048  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.891      ;
; 0.050  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.889      ;
; 0.060  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.879      ;
; 0.065  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.874      ;
; 0.075  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.864      ;
; 0.190  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; 0.500        ; 1.904      ; 2.379      ;
; 0.304  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.221      ; 0.937      ;
; 0.327  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.221      ; 0.914      ;
; 0.336  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.221      ; 0.905      ;
; 0.371  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.221      ; 0.870      ;
; 0.373  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.221      ; 0.868      ;
; 0.716  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; 1.000        ; 1.904      ; 2.353      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'                                                                                                                                                       ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.053 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.887      ;
; 0.058 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.882      ;
; 0.311 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.629      ;
; 0.317 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.623      ;
; 0.319 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.621      ;
; 0.320 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.620      ;
; 0.329 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.611      ;
; 0.329 ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.611      ;
; 0.330 ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.610      ;
; 0.330 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.610      ;
; 0.331 ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.609      ;
; 0.332 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[9] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.608      ;
; 0.357 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.055     ; 0.583      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkin'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.079 ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; 0.000        ; 1.970      ; 2.245      ;
; 0.308  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.339      ; 0.816      ;
; 0.318  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.339      ; 0.826      ;
; 0.341  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.339      ; 0.849      ;
; 0.353  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.339      ; 0.861      ;
; 0.368  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.339      ; 0.876      ;
; 0.441  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; -0.500       ; 1.970      ; 2.265      ;
; 0.497  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.697      ;
; 0.511  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.711      ;
; 0.512  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.712      ;
; 0.515  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.715      ;
; 0.515  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.715      ;
; 0.516  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.716      ;
; 0.524  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.724      ;
; 0.742  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.942      ;
; 0.748  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.948      ;
; 0.755  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.955      ;
; 0.758  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.958      ;
; 0.759  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.959      ;
; 0.761  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.961      ;
; 0.763  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.963      ;
; 0.768  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.968      ;
; 0.770  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.970      ;
; 0.847  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 1.047      ;
; 0.854  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 1.054      ;
; 0.859  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 1.059      ;
; 0.866  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 1.066      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'                                                                                                                                                        ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.337 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.536      ;
; 0.339 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[9] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.540      ;
; 0.346 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.546      ;
; 0.503 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.702      ;
; 0.505 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.055      ; 0.704      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.067  ; 0.297        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[9]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[9]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[9]                             ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[9]|clk                                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|inclk[0] ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]|q                ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|inclk[0] ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|outclk   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[9]|clk                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 2.602 ; 2.923 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 2.602 ; 2.923 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 2.199 ; 2.740 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; 2.200 ; 2.552 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; 2.007 ; 2.515 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; 1.476 ; 1.792 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_A[*]  ; clkin      ; -1.149 ; -1.451 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; -1.678 ; -2.002 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; -1.394 ; -1.772 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; -1.370 ; -1.741 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; -1.325 ; -1.652 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; -1.149 ; -1.451 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port   ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]  ; clkin                                                          ; 7.248 ; 7.300 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0] ; clkin                                                          ; 6.548 ; 6.508 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1] ; clkin                                                          ; 6.017 ; 5.974 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2] ; clkin                                                          ; 6.007 ; 5.985 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3] ; clkin                                                          ; 6.061 ; 6.021 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4] ; clkin                                                          ; 6.095 ; 6.064 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5] ; clkin                                                          ; 6.133 ; 6.109 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6] ; clkin                                                          ; 7.248 ; 7.300 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7] ; clkin                                                          ; 6.051 ; 6.010 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]  ; clkin                                                          ; 5.861 ; 5.848 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0] ; clkin                                                          ; 5.669 ; 5.649 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1] ; clkin                                                          ; 5.861 ; 5.848 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2] ; clkin                                                          ; 5.532 ; 5.487 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3] ; clkin                                                          ; 5.804 ; 5.765 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4] ; clkin                                                          ; 5.539 ; 5.509 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5] ; clkin                                                          ; 5.517 ; 5.489 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6] ; clkin                                                          ; 5.703 ; 5.680 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7] ; clkin                                                          ; 5.424 ; 5.402 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 6.364 ; 6.435 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.175 ; 5.167 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.392 ; 5.408 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.880 ; 4.940 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.003 ; 5.048 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.184 ; 5.169 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.880 ; 4.938 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 6.364 ; 6.435 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.389 ; 5.401 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
; LFSR_OUTPUT ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.763 ; 4.792 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port   ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]  ; clkin                                                          ; 5.868 ; 5.843 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0] ; clkin                                                          ; 6.395 ; 6.357 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1] ; clkin                                                          ; 5.882 ; 5.843 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2] ; clkin                                                          ; 5.868 ; 5.850 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3] ; clkin                                                          ; 5.925 ; 5.888 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4] ; clkin                                                          ; 5.959 ; 5.930 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5] ; clkin                                                          ; 5.954 ; 5.921 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6] ; clkin                                                          ; 7.114 ; 7.168 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7] ; clkin                                                          ; 5.915 ; 5.876 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]  ; clkin                                                          ; 5.312 ; 5.291 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0] ; clkin                                                          ; 5.548 ; 5.528 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1] ; clkin                                                          ; 5.736 ; 5.723 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2] ; clkin                                                          ; 5.420 ; 5.376 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3] ; clkin                                                          ; 5.680 ; 5.643 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4] ; clkin                                                          ; 5.427 ; 5.398 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5] ; clkin                                                          ; 5.405 ; 5.378 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6] ; clkin                                                          ; 5.580 ; 5.558 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7] ; clkin                                                          ; 5.312 ; 5.291 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.710 ; 4.759 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.042 ; 5.035 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.206 ; 5.213 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.710 ; 4.759 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.833 ; 4.868 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.050 ; 5.037 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.757 ; 4.813 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 6.230 ; 6.303 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.203 ; 5.207 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
; LFSR_OUTPUT ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.646 ; 4.674 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -0.324 ; -2.592        ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.403  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -0.053 ; -0.053        ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.187  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -3.000 ; -21.608       ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; -1.000 ; -10.000       ;
+----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkin'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; 0.046  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.904      ;
; 0.095  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.855      ;
; 0.110  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.840      ;
; 0.114  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.836      ;
; 0.114  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.836      ;
; 0.125  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.825      ;
; 0.126  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.825      ;
; 0.143  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; 0.500        ; 1.183      ; 1.622      ;
; 0.163  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.787      ;
; 0.163  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.787      ;
; 0.175  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.776      ;
; 0.192  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.758      ;
; 0.193  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.757      ;
; 0.205  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.746      ;
; 0.399  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.551      ;
; 0.399  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.551      ;
; 0.399  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.551      ;
; 0.401  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.549      ;
; 0.409  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.541      ;
; 0.411  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.540      ;
; 0.419  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.532      ;
; 0.545  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.138      ; 0.602      ;
; 0.557  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.138      ; 0.590      ;
; 0.561  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.138      ; 0.586      ;
; 0.588  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.138      ; 0.559      ;
; 0.591  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.138      ; 0.556      ;
; 0.803  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; 1.000        ; 1.183      ; 1.462      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'                                                                                                                                                       ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.548      ;
; 0.406 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.545      ;
; 0.569 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.382      ;
; 0.571 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.380      ;
; 0.572 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.379      ;
; 0.572 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.379      ;
; 0.576 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.375      ;
; 0.577 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.374      ;
; 0.578 ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.373      ;
; 0.578 ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.373      ;
; 0.579 ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.372      ;
; 0.580 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[9] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.371      ;
; 0.592 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 1.000        ; -0.036     ; 0.359      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkin'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.053 ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; 0.000        ; 1.227      ; 1.393      ;
; 0.153  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.219      ; 0.476      ;
; 0.159  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.219      ; 0.482      ;
; 0.169  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.219      ; 0.492      ;
; 0.172  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.219      ; 0.495      ;
; 0.186  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.219      ; 0.509      ;
; 0.295  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.415      ;
; 0.304  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.425      ;
; 0.306  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.428      ;
; 0.311  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.432      ;
; 0.444  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.564      ;
; 0.454  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.575      ;
; 0.455  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.576      ;
; 0.457  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.577      ;
; 0.463  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.584      ;
; 0.464  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.585      ;
; 0.466  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.587      ;
; 0.467  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.588      ;
; 0.517  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.638      ;
; 0.520  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.641      ;
; 0.530  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.651      ;
; 0.533  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.654      ;
; 0.604  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin       ; -0.500       ; 1.227      ; 1.550      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'                                                                                                                                                        ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[9] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.321      ;
; 0.299 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.036      ; 0.420      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; -0.125 ; 0.105        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[0]                                              ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[1]                                              ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]                                              ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.660  ; 0.890        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; 0.660  ; 0.890        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; 0.660  ; 0.890        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; 0.660  ; 0.890        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; 0.660  ; 0.890        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; 0.660  ; 0.890        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; 0.660  ; 0.890        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; 0.660  ; 0.890        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; 0.662  ; 0.892        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[9]                             ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[9]                             ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; lpm_shiftreg:shift_reg|dffs[9]                             ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[9]|clk                                      ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|inclk[0] ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]|q                ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|inclk[0] ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; counter|auto_generated|counter_reg_bit[2]~clkctrl|outclk   ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; Rise       ; shift_reg|dffs[9]|clk                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 1.697 ; 2.286 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 1.697 ; 2.286 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 1.445 ; 2.164 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; 1.444 ; 2.031 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; 1.297 ; 1.985 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; 0.953 ; 1.511 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_A[*]  ; clkin      ; -0.738 ; -1.294 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; -1.100 ; -1.703 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; -0.937 ; -1.545 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; -0.917 ; -1.519 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; -0.858 ; -1.438 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; -0.738 ; -1.294 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port   ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]  ; clkin                                                          ; 4.620 ; 4.783 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0] ; clkin                                                          ; 4.071 ; 4.232 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1] ; clkin                                                          ; 3.726 ; 3.851 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2] ; clkin                                                          ; 3.725 ; 3.843 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3] ; clkin                                                          ; 3.765 ; 3.884 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4] ; clkin                                                          ; 3.782 ; 3.912 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5] ; clkin                                                          ; 3.807 ; 3.948 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6] ; clkin                                                          ; 4.620 ; 4.783 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7] ; clkin                                                          ; 3.742 ; 3.871 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]  ; clkin                                                          ; 3.659 ; 3.794 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0] ; clkin                                                          ; 3.558 ; 3.650 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1] ; clkin                                                          ; 3.659 ; 3.794 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2] ; clkin                                                          ; 3.450 ; 3.538 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3] ; clkin                                                          ; 3.622 ; 3.746 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4] ; clkin                                                          ; 3.473 ; 3.566 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5] ; clkin                                                          ; 3.443 ; 3.544 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6] ; clkin                                                          ; 3.570 ; 3.662 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7] ; clkin                                                          ; 3.394 ; 3.468 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.100 ; 4.252 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.244 ; 3.353 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.361 ; 3.499 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.070 ; 3.157 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.145 ; 3.251 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.233 ; 3.348 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.072 ; 3.173 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.100 ; 4.252 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.358 ; 3.497 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
; LFSR_OUTPUT ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.021 ; 3.112 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port   ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]  ; clkin                                                          ; 3.635 ; 3.749 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0] ; clkin                                                          ; 3.970 ; 4.127 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1] ; clkin                                                          ; 3.638 ; 3.761 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2] ; clkin                                                          ; 3.635 ; 3.749 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3] ; clkin                                                          ; 3.676 ; 3.793 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4] ; clkin                                                          ; 3.692 ; 3.819 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5] ; clkin                                                          ; 3.690 ; 3.818 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6] ; clkin                                                          ; 4.532 ; 4.692 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7] ; clkin                                                          ; 3.655 ; 3.780 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]  ; clkin                                                          ; 3.318 ; 3.389 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0] ; clkin                                                          ; 3.475 ; 3.564 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1] ; clkin                                                          ; 3.575 ; 3.705 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2] ; clkin                                                          ; 3.374 ; 3.460 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3] ; clkin                                                          ; 3.538 ; 3.659 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4] ; clkin                                                          ; 3.396 ; 3.487 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5] ; clkin                                                          ; 3.367 ; 3.465 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6] ; clkin                                                          ; 3.487 ; 3.576 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7] ; clkin                                                          ; 3.318 ; 3.389 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 2.965 ; 3.038 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.160 ; 3.267 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.246 ; 3.370 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 2.965 ; 3.038 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.039 ; 3.133 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.148 ; 3.262 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 2.995 ; 3.094 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.016 ; 4.166 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.244 ; 3.368 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
; LFSR_OUTPUT ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 2.947 ; 3.035 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-----------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                           ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                ; -1.756  ; -0.083 ; N/A      ; N/A     ; -3.000              ;
;  clkin                                                          ; -1.756  ; -0.083 ; N/A      ; N/A     ; -3.000              ;
;  lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; -0.068  ; 0.187  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                 ; -17.602 ; -0.083 ; 0.0      ; 0.0     ; -40.566             ;
;  clkin                                                          ; -17.534 ; -0.083 ; N/A      ; N/A     ; -30.566             ;
;  lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; -0.068  ; 0.000  ; N/A      ; N/A     ; -10.000             ;
+-----------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 2.993 ; 3.393 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 2.993 ; 3.393 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 2.537 ; 3.193 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; 2.553 ; 2.974 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; 2.343 ; 2.942 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; 1.735 ; 2.124 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_A[*]  ; clkin      ; -0.738 ; -1.294 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; -1.100 ; -1.703 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; -0.937 ; -1.545 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; -0.917 ; -1.519 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; -0.858 ; -1.438 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; -0.738 ; -1.294 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port   ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]  ; clkin                                                          ; 7.600 ; 7.701 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0] ; clkin                                                          ; 6.951 ; 6.985 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1] ; clkin                                                          ; 6.375 ; 6.379 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2] ; clkin                                                          ; 6.377 ; 6.411 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3] ; clkin                                                          ; 6.422 ; 6.454 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4] ; clkin                                                          ; 6.457 ; 6.491 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5] ; clkin                                                          ; 6.499 ; 6.546 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6] ; clkin                                                          ; 7.600 ; 7.701 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7] ; clkin                                                          ; 6.404 ; 6.414 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]  ; clkin                                                          ; 6.210 ; 6.232 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0] ; clkin                                                          ; 6.006 ; 6.043 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1] ; clkin                                                          ; 6.210 ; 6.232 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2] ; clkin                                                          ; 5.853 ; 5.838 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3] ; clkin                                                          ; 6.150 ; 6.170 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4] ; clkin                                                          ; 5.858 ; 5.873 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5] ; clkin                                                          ; 5.834 ; 5.829 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6] ; clkin                                                          ; 6.039 ; 6.037 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7] ; clkin                                                          ; 5.741 ; 5.744 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 6.691 ; 6.803 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.495 ; 5.543 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.749 ; 5.806 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.208 ; 5.298 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.330 ; 5.405 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.512 ; 5.535 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.196 ; 5.275 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 6.691 ; 6.803 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.746 ; 5.800 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
; LFSR_OUTPUT ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 5.058 ; 5.117 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port   ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]  ; clkin                                                          ; 3.635 ; 3.749 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0] ; clkin                                                          ; 3.970 ; 4.127 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1] ; clkin                                                          ; 3.638 ; 3.761 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2] ; clkin                                                          ; 3.635 ; 3.749 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3] ; clkin                                                          ; 3.676 ; 3.793 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4] ; clkin                                                          ; 3.692 ; 3.819 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5] ; clkin                                                          ; 3.690 ; 3.818 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6] ; clkin                                                          ; 4.532 ; 4.692 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7] ; clkin                                                          ; 3.655 ; 3.780 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]  ; clkin                                                          ; 3.318 ; 3.389 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0] ; clkin                                                          ; 3.475 ; 3.564 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1] ; clkin                                                          ; 3.575 ; 3.705 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2] ; clkin                                                          ; 3.374 ; 3.460 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3] ; clkin                                                          ; 3.538 ; 3.659 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4] ; clkin                                                          ; 3.396 ; 3.487 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5] ; clkin                                                          ; 3.367 ; 3.465 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6] ; clkin                                                          ; 3.487 ; 3.576 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7] ; clkin                                                          ; 3.318 ; 3.389 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]  ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 2.965 ; 3.038 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[0] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.160 ; 3.267 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[1] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.246 ; 3.370 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 2.965 ; 3.038 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[3] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.039 ; 3.133 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[4] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.148 ; 3.262 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[5] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 2.995 ; 3.094 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[6] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 4.016 ; 4.166 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
;  ASK_OUT[7] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 3.244 ; 3.368 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
; LFSR_OUTPUT ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 2.947 ; 3.035 ; Rise       ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ;
+-------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ASK_OUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LFSR_OUTPUT   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clkin                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_A[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_A[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_A[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_A[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_A[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ASK_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.33 V              ; -0.00353 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-09 s                  ; 3.13e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.33 V             ; -0.00353 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-09 s                 ; 3.13e-09 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_OUTPUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.36 V              ; -0.0222 V           ; 0.073 V                              ; 0.035 V                              ; 3.97e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.36 V             ; -0.0222 V          ; 0.073 V                             ; 0.035 V                             ; 3.97e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00597 V          ; 0.081 V                              ; 0.031 V                              ; 5.3e-10 s                   ; 7.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00597 V         ; 0.081 V                             ; 0.031 V                             ; 5.3e-10 s                  ; 7.56e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ASK_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ASK_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ASK_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ASK_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ASK_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ASK_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; ASK_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LFSR_OUTPUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LUT_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LUT_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LUT_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LUT_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LUT_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LUT_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clkin                                                          ; clkin                                                          ; 33       ; 0        ; 0        ; 0        ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin                                                          ; 1        ; 1        ; 0        ; 0        ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 13       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clkin                                                          ; clkin                                                          ; 33       ; 0        ; 0        ; 0        ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; clkin                                                          ; 1        ; 1        ; 0        ; 0        ;
; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] ; 13       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Nov 24 02:30:38 2024
Info: Command: quartus_sta DSS -c DSS
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DSS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clkin clkin
    Info (332105): create_clock -period 1.000 -name lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.756             -17.534 clkin 
    Info (332119):    -0.068              -0.068 lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] 
Info (332146): Worst-case hold slack is -0.083
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.083              -0.083 clkin 
    Info (332119):     0.358               0.000 lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.566 clkin 
    Info (332119):    -1.000             -10.000 lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.484             -14.194 clkin 
    Info (332119):     0.053               0.000 lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] 
Info (332146): Worst-case hold slack is -0.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.079              -0.079 clkin 
    Info (332119):     0.312               0.000 lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.566 clkin 
    Info (332119):    -1.000             -10.000 lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.324              -2.592 clkin 
    Info (332119):     0.403               0.000 lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] 
Info (332146): Worst-case hold slack is -0.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.053              -0.053 clkin 
    Info (332119):     0.187               0.000 lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.608 clkin 
    Info (332119):    -1.000             -10.000 lpm_counter:counter|cntr_vuh:auto_generated|counter_reg_bit[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4643 megabytes
    Info: Processing ended: Sun Nov 24 02:30:44 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


