ðŸ‘‹ Hi, Iâ€™m @LiamSkirrow
<!-- - ðŸ‘€ Iâ€™m interested in ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ’žï¸ Iâ€™m looking to collaborate on ...
- ðŸ“« How to reach me ...
--->

I'm an IC (chip) design engineer, who likes writing code every now and then. Most of my projects revolve around writing Verilog for FPGAs or ASICs I can be reached at skirrowliam@gmail.com
