INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lee/ML/Lab03_0318/Lab03_0318.srcs/sim_1/new/my_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lee/ML/Lab03_0318/Lab03_0318.srcs/sim_1/new/my_fusedmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_fusedmult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lee/ML/Lab03_0318/Lab03_0318.srcs/sim_1/new/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lee/ML/Lab03_0318/Lab03_0318.srcs/sim_1/new/tb_fusedmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fusedmult
