LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;


ENTITY additioneur IS
GENERIC(
N: INTEGER 0 TO 40:=8
);
PORT(
--ENTREES
A: IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
B: IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
Rin: IN STD_LOGIC;
CLK: IN STD_LOGIC;
--SORTIES
S: IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
Rout: IN STD_LOGIC
);
END additioneur;

ARCHITECTURE arch2 OF additioneur IS 
SIGNAL TOTAL : STD_LOGIC_VECTOR(N DOWNTO 0);--SIGNAL QUI STOCKE LE RESULTAT AVEC DEPASSEMENT EN BIT 9
BEGIN
PROCESS
BEGIN
WAIT UNTIL CLK ='1';
TOTAL <=('0'&A)+B+Rin;
END PROCESS;
S<=TOTAL(N-1 DOWNTO 0);
Rout<=TOTAL(N);
END arch2;
