Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Feb 15 23:09:31 2017
| Host         : linux-Inspiron-5565 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.007        0.000                      0                18490        0.027        0.000                      0                18490        4.020        0.000                       0                  7129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 2.500}        5.000           200.000         
clk_fpga_2  {0.000 4.000}        8.000           125.000         
clk_fpga_3  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.007        0.000                      0                18490        0.027        0.000                      0                18490        4.020        0.000                       0                  7129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 3.398ns (39.900%)  route 5.118ns (60.100%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.697     2.991    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X29Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/Q
                         net (fo=24, routed)          0.971     4.418    xc7z020_i/bigint_math_0/inst/a_load_reg_470[1]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.124     4.542 r  xc7z020_i/bigint_math_0/inst/tmp_s_fu_280_p2_carry_i_2/O
                         net (fo=2, routed)           0.686     5.228    xc7z020_i/bigint_math_0/inst/tmp_s_fu_280_p2_carry_i_2_n_3
    SLICE_X28Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.626 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.626    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry_n_3
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.960 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry__0/O[1]
                         net (fo=2, routed)           0.421     6.381    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry__0_n_9
    SLICE_X31Y82         LUT2 (Prop_lut2_I1_O)        0.299     6.680 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.370    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_1_n_3
    SLICE_X31Y82         LUT5 (Prop_lut5_I0_O)        0.327     7.697 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.697    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_4_n_3
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.098 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.098    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_n_3
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.333 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.504     8.837    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry__0_n_10
    SLICE_X31Y81         LUT2 (Prop_lut2_I0_O)        0.299     9.136 r  xc7z020_i/bigint_math_0/inst/tmp_9_reg_493[0]_i_3/O
                         net (fo=1, routed)           0.000     9.136    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/ram_reg_2[3]
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.537 r  xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/tmp_9_reg_493_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.985    10.521    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/CO[0]
    SLICE_X30Y80         LUT2 (Prop_lut2_I1_O)        0.124    10.645 r  xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/c_addr_2_reg_497[7]_i_1/O
                         net (fo=8, routed)           0.862    11.507    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4970
    SLICE_X33Y77         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.465    12.644    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X33Y77         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[2]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X33Y77         FDRE (Setup_fdre_C_CE)      -0.205    12.514    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[2]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 3.398ns (39.900%)  route 5.118ns (60.100%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.697     2.991    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X29Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/Q
                         net (fo=24, routed)          0.971     4.418    xc7z020_i/bigint_math_0/inst/a_load_reg_470[1]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.124     4.542 r  xc7z020_i/bigint_math_0/inst/tmp_s_fu_280_p2_carry_i_2/O
                         net (fo=2, routed)           0.686     5.228    xc7z020_i/bigint_math_0/inst/tmp_s_fu_280_p2_carry_i_2_n_3
    SLICE_X28Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.626 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.626    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry_n_3
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.960 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry__0/O[1]
                         net (fo=2, routed)           0.421     6.381    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry__0_n_9
    SLICE_X31Y82         LUT2 (Prop_lut2_I1_O)        0.299     6.680 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.370    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_1_n_3
    SLICE_X31Y82         LUT5 (Prop_lut5_I0_O)        0.327     7.697 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.697    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_4_n_3
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.098 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.098    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_n_3
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.333 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.504     8.837    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry__0_n_10
    SLICE_X31Y81         LUT2 (Prop_lut2_I0_O)        0.299     9.136 r  xc7z020_i/bigint_math_0/inst/tmp_9_reg_493[0]_i_3/O
                         net (fo=1, routed)           0.000     9.136    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/ram_reg_2[3]
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.537 r  xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/tmp_9_reg_493_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.985    10.521    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/CO[0]
    SLICE_X30Y80         LUT2 (Prop_lut2_I1_O)        0.124    10.645 r  xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/c_addr_2_reg_497[7]_i_1/O
                         net (fo=8, routed)           0.862    11.507    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4970
    SLICE_X33Y77         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.465    12.644    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X33Y77         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[5]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X33Y77         FDRE (Setup_fdre_C_CE)      -0.205    12.514    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[5]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1118]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.456ns (5.417%)  route 7.962ns (94.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.694     2.988    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X28Y63         FDRE                                         r  xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/Q
                         net (fo=2081, routed)        7.962    11.406    xc7z020_i/bigint_math_0/inst/ap_sig_204
    SLICE_X59Y90         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1118]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.535    12.714    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X59Y90         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1118]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.484    xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1118]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1142]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.456ns (5.417%)  route 7.962ns (94.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.694     2.988    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X28Y63         FDRE                                         r  xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/Q
                         net (fo=2081, routed)        7.962    11.406    xc7z020_i/bigint_math_0/inst/ap_sig_204
    SLICE_X59Y90         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1142]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.535    12.714    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X59Y90         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1142]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.484    xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1142]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1150]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.456ns (5.417%)  route 7.962ns (94.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.694     2.988    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X28Y63         FDRE                                         r  xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/Q
                         net (fo=2081, routed)        7.962    11.406    xc7z020_i/bigint_math_0/inst/ap_sig_204
    SLICE_X59Y90         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1150]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.535    12.714    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X59Y90         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1150]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.484    xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1150]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 3.398ns (40.891%)  route 4.912ns (59.109%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.697     2.991    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X29Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/Q
                         net (fo=24, routed)          0.971     4.418    xc7z020_i/bigint_math_0/inst/a_load_reg_470[1]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.124     4.542 r  xc7z020_i/bigint_math_0/inst/tmp_s_fu_280_p2_carry_i_2/O
                         net (fo=2, routed)           0.686     5.228    xc7z020_i/bigint_math_0/inst/tmp_s_fu_280_p2_carry_i_2_n_3
    SLICE_X28Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.626 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.626    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry_n_3
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.960 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry__0/O[1]
                         net (fo=2, routed)           0.421     6.381    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry__0_n_9
    SLICE_X31Y82         LUT2 (Prop_lut2_I1_O)        0.299     6.680 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.370    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_1_n_3
    SLICE_X31Y82         LUT5 (Prop_lut5_I0_O)        0.327     7.697 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.697    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_4_n_3
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.098 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.098    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_n_3
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.333 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.504     8.837    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry__0_n_10
    SLICE_X31Y81         LUT2 (Prop_lut2_I0_O)        0.299     9.136 r  xc7z020_i/bigint_math_0/inst/tmp_9_reg_493[0]_i_3/O
                         net (fo=1, routed)           0.000     9.136    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/ram_reg_2[3]
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.537 r  xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/tmp_9_reg_493_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.985    10.521    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/CO[0]
    SLICE_X30Y80         LUT2 (Prop_lut2_I1_O)        0.124    10.645 r  xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/c_addr_2_reg_497[7]_i_1/O
                         net (fo=8, routed)           0.656    11.301    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4970
    SLICE_X32Y80         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.468    12.647    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X32Y80         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[4]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X32Y80         FDRE (Setup_fdre_C_CE)      -0.169    12.553    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[4]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 3.398ns (40.891%)  route 4.912ns (59.109%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.697     2.991    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X29Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/Q
                         net (fo=24, routed)          0.971     4.418    xc7z020_i/bigint_math_0/inst/a_load_reg_470[1]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.124     4.542 r  xc7z020_i/bigint_math_0/inst/tmp_s_fu_280_p2_carry_i_2/O
                         net (fo=2, routed)           0.686     5.228    xc7z020_i/bigint_math_0/inst/tmp_s_fu_280_p2_carry_i_2_n_3
    SLICE_X28Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.626 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.626    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry_n_3
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.960 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry__0/O[1]
                         net (fo=2, routed)           0.421     6.381    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry__0_n_9
    SLICE_X31Y82         LUT2 (Prop_lut2_I1_O)        0.299     6.680 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.370    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_1_n_3
    SLICE_X31Y82         LUT5 (Prop_lut5_I0_O)        0.327     7.697 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.697    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_4_n_3
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.098 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.098    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_n_3
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.333 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.504     8.837    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry__0_n_10
    SLICE_X31Y81         LUT2 (Prop_lut2_I0_O)        0.299     9.136 r  xc7z020_i/bigint_math_0/inst/tmp_9_reg_493[0]_i_3/O
                         net (fo=1, routed)           0.000     9.136    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/ram_reg_2[3]
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.537 r  xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/tmp_9_reg_493_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.985    10.521    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/CO[0]
    SLICE_X30Y80         LUT2 (Prop_lut2_I1_O)        0.124    10.645 r  xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/c_addr_2_reg_497[7]_i_1/O
                         net (fo=8, routed)           0.656    11.301    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4970
    SLICE_X32Y80         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.468    12.647    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X32Y80         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[6]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X32Y80         FDRE (Setup_fdre_C_CE)      -0.169    12.553    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[6]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 3.398ns (40.891%)  route 4.912ns (59.109%))
  Logic Levels:           10  (CARRY4=5 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.697     2.991    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X29Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[1]/Q
                         net (fo=24, routed)          0.971     4.418    xc7z020_i/bigint_math_0/inst/a_load_reg_470[1]
    SLICE_X31Y84         LUT4 (Prop_lut4_I0_O)        0.124     4.542 r  xc7z020_i/bigint_math_0/inst/tmp_s_fu_280_p2_carry_i_2/O
                         net (fo=2, routed)           0.686     5.228    xc7z020_i/bigint_math_0/inst/tmp_s_fu_280_p2_carry_i_2_n_3
    SLICE_X28Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.626 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.626    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry_n_3
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.960 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry__0/O[1]
                         net (fo=2, routed)           0.421     6.381    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2_carry__0_n_9
    SLICE_X31Y82         LUT2 (Prop_lut2_I1_O)        0.299     6.680 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_1/O
                         net (fo=2, routed)           0.690     7.370    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_1_n_3
    SLICE_X31Y82         LUT5 (Prop_lut5_I0_O)        0.327     7.697 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_4/O
                         net (fo=1, routed)           0.000     7.697    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_i_4_n_3
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.098 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry/CO[3]
                         net (fo=1, routed)           0.000     8.098    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry_n_3
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.333 r  xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry__0/O[0]
                         net (fo=3, routed)           0.504     8.837    xc7z020_i/bigint_math_0/inst/prod_fu_273_p2__24_carry__0_n_10
    SLICE_X31Y81         LUT2 (Prop_lut2_I0_O)        0.299     9.136 r  xc7z020_i/bigint_math_0/inst/tmp_9_reg_493[0]_i_3/O
                         net (fo=1, routed)           0.000     9.136    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/ram_reg_2[3]
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.537 r  xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/tmp_9_reg_493_reg[0]_i_1/CO[3]
                         net (fo=2, routed)           0.985    10.521    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/CO[0]
    SLICE_X30Y80         LUT2 (Prop_lut2_I1_O)        0.124    10.645 r  xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/c_addr_2_reg_497[7]_i_1/O
                         net (fo=8, routed)           0.656    11.301    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_4970
    SLICE_X32Y80         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.468    12.647    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X32Y80         FDRE                                         r  xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[7]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X32Y80         FDRE (Setup_fdre_C_CE)      -0.169    12.553    xc7z020_i/bigint_math_0/inst/c_addr_2_reg_497_reg[7]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1046]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 0.456ns (5.535%)  route 7.782ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.694     2.988    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X28Y63         FDRE                                         r  xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/Q
                         net (fo=2081, routed)        7.782    11.226    xc7z020_i/bigint_math_0/inst/ap_sig_204
    SLICE_X57Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1046]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.535    12.714    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X57Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1046]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X57Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.484    xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1046]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1273]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 0.456ns (5.535%)  route 7.782ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.694     2.988    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X28Y63         FDRE                                         r  xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  xc7z020_i/bigint_math_0/inst/ap_CS_fsm_reg[11]/Q
                         net (fo=2081, routed)        7.782    11.226    xc7z020_i/bigint_math_0/inst/ap_sig_204
    SLICE_X57Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1273]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        1.535    12.714    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X57Y89         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1273]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X57Y89         FDRE (Setup_fdre_C_CE)      -0.205    12.484    xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1273]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  1.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1509]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1509]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.239%)  route 0.165ns (52.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.634     0.970    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X50Y106        FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1509]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.148     1.118 r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1509]/Q
                         net (fo=2, routed)           0.165     1.283    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/p_Repl2_1_reg_184_reg[2047][1509]
    SLICE_X49Y106        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.910     1.276    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X49Y106        FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1509]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y106        FDRE (Hold_fdre_C_D)         0.019     1.256    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1509]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1889]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1889]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.131%)  route 0.219ns (60.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.554     0.890    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X49Y90         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1889]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1889]/Q
                         net (fo=2, routed)           0.219     1.250    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/p_Repl2_1_reg_184_reg[2047][1889]
    SLICE_X51Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1889]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.818     1.184    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X51Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1889]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.072     1.221    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[1889]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1509]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[1509]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.239%)  route 0.165ns (52.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.634     0.970    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X50Y106        FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1509]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.148     1.118 r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1509]/Q
                         net (fo=2, routed)           0.165     1.283    xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184[1509]
    SLICE_X49Y107        FDRE                                         r  xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[1509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.909     1.275    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X49Y107        FDRE                                         r  xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[1509]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.017     1.253    xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[1509]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[1354]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1362]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.848%)  route 0.178ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.591     0.927    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X29Y49         FDRE                                         r  xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[1354]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     1.055 r  xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[1354]/Q
                         net (fo=1, routed)           0.178     1.232    xc7z020_i/bigint_math_0/inst/temp1_V_fu_422_p3[1362]
    SLICE_X29Y50         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1362]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.845     1.211    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X29Y50         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1362]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.017     1.198    xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1362]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[747]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[747]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.959%)  route 0.174ns (54.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.547     0.883    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X50Y83         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[747]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[747]/Q
                         net (fo=2, routed)           0.174     1.205    xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184[747]
    SLICE_X49Y83         FDRE                                         r  xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[747]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.817     1.183    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X49Y83         FDRE                                         r  xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[747]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.022     1.170    xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[747]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[537]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[537]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.431%)  route 0.127ns (43.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.639     0.975    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X38Y100        FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[537]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[537]/Q
                         net (fo=2, routed)           0.127     1.266    xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184[537]
    SLICE_X39Y98         FDRE                                         r  xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[537]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.825     1.191    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X39Y98         FDRE                                         r  xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[537]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.072     1.228    xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[537]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[747]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[747]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.098%)  route 0.173ns (53.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.547     0.883    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X50Y83         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[747]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[747]/Q
                         net (fo=2, routed)           0.173     1.204    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/p_Repl2_1_reg_184_reg[2047][747]
    SLICE_X49Y82         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[747]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.816     1.182    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X49Y82         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[747]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.019     1.166    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[747]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[1171]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1179]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.690%)  route 0.211ns (56.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.542     0.878    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X50Y78         FDRE                                         r  xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[1171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  xc7z020_i/bigint_math_0/inst/tmp_2_reg_530_reg[1171]/Q
                         net (fo=1, routed)           0.211     1.253    xc7z020_i/bigint_math_0/inst/temp1_V_fu_422_p3[1179]
    SLICE_X48Y78         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1179]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.812     1.178    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X48Y78         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1179]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.072     1.215    xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[1179]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[581]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[581]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.356%)  route 0.236ns (62.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.552     0.888    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X52Y95         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[581]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[581]/Q
                         net (fo=2, routed)           0.236     1.265    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/p_Repl2_1_reg_184_reg[2047][581]
    SLICE_X48Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[581]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.825     1.191    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X48Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[581]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.070     1.226    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[581]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[2017]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[2017]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (45.053%)  route 0.181ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.551     0.887    xc7z020_i/bigint_math_0/inst/ap_clk
    SLICE_X50Y92         FDRE                                         r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[2017]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  xc7z020_i/bigint_math_0/inst/p_Repl2_1_reg_184_reg[2017]/Q
                         net (fo=2, routed)           0.181     1.215    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/p_Repl2_1_reg_184_reg[2047][2017]
    SLICE_X48Y91         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[2017]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7129, routed)        0.823     1.189    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X48Y91         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[2017]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.019     1.173    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_output_V_reg[2017]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_a/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_a/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_b/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_b/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30    xc7z020_i/bigint_math_0/inst/c_U/bigint_math_c_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y88    xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y88    xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[0]_i_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y88    xc7z020_i/bigint_math_0/inst/a_load_reg_470_reg[0]_i_5/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y99    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y101   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y89    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y95    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y95    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK



