{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709053474293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709053474293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 27 19:04:34 2024 " "Processing started: Tue Feb 27 19:04:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709053474293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053474293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Card_B_Design -c Card_B_Design " "Command: quartus_map --read_settings_files=on --write_settings_files=off Card_B_Design -c Card_B_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053474293 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1709053474613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/rom_x/rom_x.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/card_a/rom_x/rom_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_X " "Found entity 1: Rom_X" {  } { { "../../Card_A/Rom_X/Rom_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Rom_X/Rom_X.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053479760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053479760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/ram2_x/ram2_x.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/card_a/ram2_x/ram2_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram2_X " "Found entity 1: Ram2_X" {  } { { "../../Card_A/Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053479763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053479763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_rx-ab " "Found design unit 1: Uart_rx-ab" {  } { { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480399 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_rx " "Found entity 1: Uart_rx" {  } { { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_tx_rom/uart_tx_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_tx_rom/uart_tx_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_tx_Rom-ab " "Found design unit 1: Uart_tx_Rom-ab" {  } { { "../../Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480405 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_tx_Rom " "Found entity 1: Uart_tx_Rom" {  } { { "../../Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Rom/Uart_tx_Rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BiPhase_tx-ab " "Found design unit 1: BiPhase_tx-ab" {  } { { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480411 ""} { "Info" "ISGN_ENTITY_NAME" "1 BiPhase_tx " "Found entity 1: BiPhase_tx" {  } { { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/card_a_design/card_a_design.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/card_a_design/card_a_design.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Card_A_Design-ab " "Found design unit 1: Card_A_Design-ab" {  } { { "../../Card_A/Card_A_Design/Card_A_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480416 ""} { "Info" "ISGN_ENTITY_NAME" "1 Card_A_Design " "Found entity 1: Card_A_Design" {  } { { "../../Card_A/Card_A_Design/Card_A_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design/Card_A_Design.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/tools/biphase_generator/rom_g/rom_g.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/tools/biphase_generator/rom_g/rom_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_G " "Found entity 1: Rom_G" {  } { { "../../Tools/BiPhase_Generator/Rom_G/Rom_G.v" "" { Text "C:/Final_Project/The_Final_Project/Tools/BiPhase_Generator/Rom_G/Rom_G.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/tools/biphase_generator/biphase_generator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/tools/biphase_generator/biphase_generator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BiPhase_Generator-ab " "Found design unit 1: BiPhase_Generator-ab" {  } { { "../../Tools/BiPhase_Generator/BiPhase_Generator.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/BiPhase_Generator/BiPhase_Generator.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480423 ""} { "Info" "ISGN_ENTITY_NAME" "1 BiPhase_Generator " "Found entity 1: BiPhase_Generator" {  } { { "../../Tools/BiPhase_Generator/BiPhase_Generator.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/BiPhase_Generator/BiPhase_Generator.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/rgb/rgb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/rgb/rgb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-ab " "Found design unit 1: RGB-ab" {  } { { "../RGB/RGB.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/RGB/RGB.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480428 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "../RGB/RGB.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/RGB/RGB.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/data_orgenizer/data_orgenizer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/data_orgenizer/data_orgenizer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Orgenizer-ab " "Found design unit 1: Data_Orgenizer-ab" {  } { { "../Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480434 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Orgenizer " "Found entity 1: Data_Orgenizer" {  } { { "../Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/crc8bit/crc8bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/crc8bit/crc8bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC8BIT-ab " "Found design unit 1: CRC8BIT-ab" {  } { { "../CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480440 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC8BIT " "Found entity 1: CRC8BIT" {  } { { "../CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/simple_bs/simple_bs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/simple_bs/simple_bs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Simple_BS-ab " "Found design unit 1: Simple_BS-ab" {  } { { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480441 ""} { "Info" "ISGN_ENTITY_NAME" "1 Simple_BS " "Found entity 1: Simple_BS" {  } { { "../Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/bs_filter/bs_filter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/bs_filter/bs_filter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BS_Filter-ab " "Found design unit 1: BS_Filter-ab" {  } { { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480448 ""} { "Info" "ISGN_ENTITY_NAME" "1 BS_Filter " "Found entity 1: BS_Filter" {  } { { "../BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709053480448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480448 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal_out\";  expecting \")\", or \",\" Card_B_Design.vhdl(138) " "VHDL syntax error at Card_B_Design.vhdl(138) near text \"signal_out\";  expecting \")\", or \",\"" {  } { { "Card_B_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 138 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_b_design.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file card_b_design.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480450 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709053480548 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 27 19:04:40 2024 " "Processing ended: Tue Feb 27 19:04:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709053480548 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709053480548 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709053480548 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053480548 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709053481219 ""}
