#ifndef ICM42688_REGISTERS_H_
#define ICM42688_REGISTERS_H_

#include <stdint.h>

// Accesible from all user banks
#define UB0_REG_BANK_SEL 				0x76

// User Bank 0
#define  UB0_REG_DEVICE_CONFIG  		0x11
// break
#define  UB0_REG_DRIVE_CONFIG  			0x13
#define  UB0_REG_INT_CONFIG    			0x14
// break
#define  UB0_REG_FIFO_CONFIG  			0x16
// break
#define  UB0_REG_TEMP_DATA1     		0x1D
#define  UB0_REG_TEMP_DATA0     		0x1E
#define  UB0_REG_ACCEL_DATA_X1  		0x1F
#define  UB0_REG_ACCEL_DATA_X0  		0x20
#define  UB0_REG_ACCEL_DATA_Y1  		0x21
#define  UB0_REG_ACCEL_DATA_Y0  		0x22
#define  UB0_REG_ACCEL_DATA_Z1  		0x23
#define  UB0_REG_ACCEL_DATA_Z0  		0x24
#define  UB0_REG_GYRO_DATA_X1 			0x25
#define  UB0_REG_GYRO_DATA_X0   		0x26
#define  UB0_REG_GYRO_DATA_Y1   		0x27
#define  UB0_REG_GYRO_DATA_Y0   		0x28
#define  UB0_REG_GYRO_DATA_Z1   		0x29
#define  UB0_REG_GYRO_DATA_Z0   		0x2A
#define  UB0_REG_TMST_FSYNCH    		0x2B
#define  UB0_REG_TMST_FSYNCL    		0x2C
#define  UB0_REG_INT_STATUS     		0x2D
#define  UB0_REG_FIFO_COUNTH    		0x2E
#define  UB0_REG_FIFO_COUNTL    		0x2F
#define  UB0_REG_FIFO_DATA      		0x30
#define  UB0_REG_APEX_DATA0     		0x31
#define  UB0_REG_APEX_DATA1     		0x32
#define  UB0_REG_APEX_DATA2     		0x33
#define  UB0_REG_APEX_DATA3     		0x34
#define  UB0_REG_APEX_DATA4     		0x35
#define  UB0_REG_APEX_DATA5     		0x36
#define  UB0_REG_INT_STATUS2    		0x37
#define  UB0_REG_INT_STATUS3    		0x38
// break
#define  UB0_REG_SIGNAL_PATH_RESET   	0x4B
#define  UB0_REG_INTF_CONFIG0        	0x4C
#define  UB0_REG_INTF_CONFIG1        	0x4D
#define  UB0_REG_PWR_MGMT0           	0x4E
#define  UB0_REG_GYRO_CONFIG0        	0x4F
#define  UB0_REG_ACCEL_CONFIG0       	0x50
#define  UB0_REG_GYRO_CONFIG1        	0x51
#define  UB0_REG_GYRO_ACCEL_CONFIG0  	0x52
#define  UB0_REG_ACCEFL_CONFIG1      	0x53
#define  UB0_REG_TMST_CONFIG         	0x54
// break
#define  UB0_REG_APEX_CONFIG0  			0x56
#define  UB0_REG_SMD_CONFIG    			0x57
// break
#define  UB0_REG_FIFO_CONFIG1  			0x5F
#define  UB0_REG_FIFO_CONFIG2  			0x60
#define  UB0_REG_FIFO_CONFIG3  			0x61
#define  UB0_REG_FSYNC_CONFIG  			0x62
#define  UB0_REG_INT_CONFIG0   			0x63
#define  UB0_REG_INT_CONFIG1   			0x64
#define  UB0_REG_INT_SOURCE0   			0x65
#define  UB0_REG_INT_SOURCE1   			0x66
// break
#define  UB0_REG_INT_SOURCE3  			0x68
#define  UB0_REG_INT_SOURCE4  			0x69
// break
#define  UB0_REG_FIFO_LOST_PKT0  		0x6C
#define  UB0_REG_FIFO_LOST_PKT1  		0x6D
// break
#define  UB0_REG_SELF_TEST_CONFIG  		0x70
// break
#define  UB0_REG_WHO_AM_I  				0x75

// User Bank 1
#define  UB1_REG_SENSOR_CONFIG0  		0x03
// break
#define  UB1_REG_GYRO_CONFIG_STATIC2   	0x0B
#define  UB1_REG_GYRO_CONFIG_STATIC3   	0x0C
#define  UB1_REG_GYRO_CONFIG_STATIC4   	0x0D
#define  UB1_REG_GYRO_CONFIG_STATIC5   	0x0E
#define  UB1_REG_GYRO_CONFIG_STATIC6   	0x0F
#define  UB1_REG_GYRO_CONFIG_STATIC7   	0x10
#define  UB1_REG_GYRO_CONFIG_STATIC8   	0x11
#define  UB1_REG_GYRO_CONFIG_STATIC9   	0x12
#define  UB1_REG_GYRO_CONFIG_STATIC10  	0x13
// break
#define  UB1_REG_XG_ST_DATA  			0x5F
#define  UB1_REG_YG_ST_DATA  			0x60
#define  UB1_REG_ZG_ST_DATA  			0x61
#define  UB1_REG_TMSTVAL0    			0x62
#define  UB1_REG_TMSTVAL1    			0x63
#define  UB1_REG_TMSTVAL2    			0x64
// break
#define  UB1_REG_INTF_CONFIG4  			0x7A
#define  UB1_REG_INTF_CONFIG5  			0x7B
#define  UB1_REG_INTF_CONFIG6  			0x7C

// User Bank 2
#define  UB2_REG_ACCEL_CONFIG_STATIC2  	0x03
#define  UB2_REG_ACCEL_CONFIG_STATIC3  	0x04
#define  UB2_REG_ACCEL_CONFIG_STATIC4  	0x05
// break
#define  UB2_REG_XA_ST_DATA  			0x3B
#define  UB2_REG_YA_ST_DATA  			0x3C
#define  UB2_REG_ZA_ST_DATA  			0x3D

// User Bank 4
#define  UB4_REG_APEX_CONFIG1  			0x40
#define  UB4_REG_APEX_CONFIG2  			0x41
#define  UB4_REG_APEX_CONFIG3  			0x42
#define  UB4_REG_APEX_CONFIG4  			0x43
#define  UB4_REG_APEX_CONFIG5  			0x44
#define  UB4_REG_APEX_CONFIG6  			0x45
#define  UB4_REG_APEX_CONFIG7  			0x46
#define  UB4_REG_APEX_CONFIG8  			0x47
#define  UB4_REG_APEX_CONFIG9  			0x48
// break
#define  UB4_REG_ACCEL_WOM_X_THR  		0x4A
#define  UB4_REG_ACCEL_WOM_Y_THR  		0x4B
#define  UB4_REG_ACCEL_WOM_Z_THR  		0x4C
#define  UB4_REG_INT_SOURCE6      		0x4D
#define  UB4_REG_INT_SOURCE7      		0x4E
#define  UB4_REG_INT_SOURCE8      		0x4F
#define  UB4_REG_INT_SOURCE9      		0x50
#define  UB4_REG_INT_SOURCE10     		0x51
// break
#define  UB4_REG_OFFSET_USER0  			0x77
#define  UB4_REG_OFFSET_USER1  			0x78
#define  UB4_REG_OFFSET_USER2  			0x79
#define  UB4_REG_OFFSET_USER3  			0x7A
#define  UB4_REG_OFFSET_USER4  			0x7B
#define  UB4_REG_OFFSET_USER5  			0x7C
#define  UB4_REG_OFFSET_USER6  			0x7D
#define  UB4_REG_OFFSET_USER7  			0x7E
#define  UB4_REG_OFFSET_USER8  			0x7F

#endif  // ICM42688_REGISTERS_H_
