// Seed: 3196031250
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  type_6(
      1, id_1, id_2, 1'b0
  );
  assign id_2 = 1;
  logic id_3;
  logic id_4 = id_2;
endmodule
