#
# Logical Preferences generated for Lattice by Synplify maplat, Build 800R.
#

# Period Constraints 
FREQUENCY PORT "clk40_i" 73.3 MHz;
FREQUENCY NET "cpu_clk" 73.3 MHz;


# Output Constraints 

# Input Constraints 

# Point-to-point Delay Constraints 



# Block Path Constraints 

BLOCK ASYNCPATHS;

# End of generated Logical Preferences.
