6:21:47 PM


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/netlist/oadb-PiDRO" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\PiDRO_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/netlist/oadb-PiDRO --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\PiDRO_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/netlist/oadb-PiDRO
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/netlist/oadb-PiDRO/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for A_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for B_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Z_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Z_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for X_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for X_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Z_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for B_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for B_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Y_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Y_R, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	265
    Number of DFFs      	:	229
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	46
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	3
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	61
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	61
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'
W2216: SB_GB_IO 'Y_A_ibuf_gb_io' is assigned to a non-GB pin '5'. Replacing it with SB_IO 'Y_A_ibuf_gb_io' and SB_GB 'Y_A_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "Y_A_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 116, available in device = 48
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 116, available in device = 48
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 116, available in device = 48
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 116, available in device = 48
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 116, available in device = 48
E2071: Placement feasibility check failed
E2055: Error while doing placement of the design
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue May 03 18:23:06 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Top entity is set to PiDRO.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Synthesizing work.pidro.struct.
@W: CD277 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":125:3:125:7|Port direction mismatch between component and entity
@W: CD277 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":135:3:135:7|Port direction mismatch between component and entity
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":60:7:60:17|Synthesizing work.spi_shifter.rtl.
@W: CG296 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":74:1:74:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":77:31:77:35|Referenced variable input is not in sensitivity list.
Post processing for work.spi_shifter.rtl
@A: CL282 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":76:2:76:3|Feedback mux created for signal SDO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":27:7:27:21|Synthesizing work.up_down_counter.rtl.
@W: CD434 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":38:14:38:16|Signal dir in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.up_down_counter.rtl
Post processing for work.pidro.struct
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":30:2:30:4|Input dir is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":104:3:104:5|Input X_R is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":105:3:105:5|Input Y_A is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":106:3:106:5|Input Y_B is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":107:3:107:5|Input Y_R is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":108:3:108:5|Input Z_A is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":109:3:109:5|Input Z_B is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":110:3:110:5|Input Z_R is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":111:3:111:5|Input A_A is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":112:3:112:5|Input A_B is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":113:3:113:5|Input A_R is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":114:3:114:5|Input B_A is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":115:3:115:5|Input B_B is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":116:3:116:5|Input B_R is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 03 18:23:07 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Selected library: work cell: PiDRO view struct as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Selected library: work cell: PiDRO view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 03 18:23:07 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 03 18:23:07 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Selected library: work cell: PiDRO view struct as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Selected library: work cell: PiDRO view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 03 18:23:08 2022

###########################################################]
Pre-mapping Report

# Tue May 03 18:23:09 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: FX469 :|Net counts_2[119] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[118] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[117] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[116] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[115] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[114] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[113] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[112] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[111] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[110] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[109] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[108] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[107] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[106] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[105] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[104] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[103] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[102] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[101] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[100] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[99] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[98] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[97] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[96] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[95] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[94] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[93] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[92] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[91] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[90] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[89] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[88] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[87] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[86] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[85] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[84] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[83] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[82] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[81] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[80] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[79] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[78] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[77] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[76] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[75] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[74] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[73] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[72] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[71] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[70] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[69] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[68] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[67] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[66] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[65] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[64] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[63] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[62] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[61] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[60] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[59] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[58] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[57] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[56] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[55] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[54] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[53] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[52] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[51] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[50] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[49] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[48] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[47] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[46] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[45] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[44] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[43] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[42] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[41] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[40] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[39] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[38] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[37] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[36] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[35] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[34] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[33] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[32] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[31] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[30] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[29] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[28] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[27] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[26] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[25] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts_2[24] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist PiDRO

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested      Requested     Clock        Clock                     Clock
Clock             Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------
PiDRO|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
PiDRO|X_A         259.1 MHz      3.859         inferred     Autoconstr_clkgroup_1     24   
===========================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|Found inferred clock PiDRO|SPI_SCK which controls 121 sequential elements including SPI.SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":40:2:40:3|Found inferred clock PiDRO|X_A which controls 24 sequential elements including X_counter.int_count[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver tri0_inst (in view: work.PiDRO(struct)) on net counts_2[119] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri1_inst (in view: work.PiDRO(struct)) on net counts_2[118] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri2_inst (in view: work.PiDRO(struct)) on net counts_2[117] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri3_inst (in view: work.PiDRO(struct)) on net counts_2[116] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri4_inst (in view: work.PiDRO(struct)) on net counts_2[115] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri5_inst (in view: work.PiDRO(struct)) on net counts_2[114] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri6_inst (in view: work.PiDRO(struct)) on net counts_2[113] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri7_inst (in view: work.PiDRO(struct)) on net counts_2[112] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri8_inst (in view: work.PiDRO(struct)) on net counts_2[111] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri9_inst (in view: work.PiDRO(struct)) on net counts_2[110] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 03 18:23:09 2022

###########################################################]
Map & Optimize Report

# Tue May 03 18:23:09 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :|Tristate driver tri0_inst (in view: work.PiDRO(struct)) on net counts_2[119] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri1_inst (in view: work.PiDRO(struct)) on net counts_2[118] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri2_inst (in view: work.PiDRO(struct)) on net counts_2[117] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri3_inst (in view: work.PiDRO(struct)) on net counts_2[116] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri4_inst (in view: work.PiDRO(struct)) on net counts_2[115] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri5_inst (in view: work.PiDRO(struct)) on net counts_2[114] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri6_inst (in view: work.PiDRO(struct)) on net counts_2[113] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri7_inst (in view: work.PiDRO(struct)) on net counts_2[112] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri8_inst (in view: work.PiDRO(struct)) on net counts_2[111] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri9_inst (in view: work.PiDRO(struct)) on net counts_2[110] (in view: work.PiDRO(struct)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[119] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[118] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[117] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[116] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[115] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[114] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[113] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[112] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[111] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[110] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[109] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[108] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[107] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[106] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[105] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[104] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[103] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[102] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[101] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[100] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[99] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[98] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[97] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[96] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[95] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[94] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[93] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[92] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[91] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[90] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[89] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[88] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[87] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[86] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[85] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[84] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[83] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[82] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[81] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[80] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[79] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[78] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[77] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[76] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[75] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[74] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[73] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[72] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[71] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[70] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[69] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[68] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[67] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[66] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[65] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[64] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[63] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[62] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[61] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[60] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[59] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[58] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[57] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[56] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[55] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[54] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[53] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[52] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[51] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[50] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[49] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[48] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[47] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[46] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[45] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[44] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[43] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[42] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[41] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[40] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[39] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[38] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[37] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[36] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[35] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[34] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[33] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[32] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[31] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[30] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[29] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[28] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[27] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[26] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[25] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[24] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[23] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[22] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[21] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[20] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[19] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[18] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[17] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[16] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[15] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[14] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[13] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[12] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[11] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[10] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[9] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[8] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[7] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[6] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[5] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[4] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[3] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[2] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[1] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[0] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":40:2:40:3|User-specified initial value defined for instance X_counter.int_count[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":40:2:40:3|Found counter in view:work.PiDRO(struct) instance X_counter.int_count[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_2 because it is equivalent to instance SPI.shift_reg_rst_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_1 because it is equivalent to instance SPI.shift_reg_rst_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_0 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_7 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_6 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_5 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_4 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_3 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_12 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_11 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		 193 /       170
   2		0h:00m:00s		    -1.53ns		 193 /       170
@N: FX271 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Replicating instance SPI.shift_reg_rst (in view: work.PiDRO(struct)) with 96 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:00s		    -1.53ns		 193 /       173
@N: FX271 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Replicating instance SPI.shift_reg_rst (in view: work.PiDRO(struct)) with 24 loads 2 times to improve timing.
@N: FX271 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Replicating instance SPI.shift_reg_rst_fast (in view: work.PiDRO(struct)) with 24 loads 2 times to improve timing.
@N: FX271 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Replicating instance SPI.shift_reg_rst_rep1 (in view: work.PiDRO(struct)) with 24 loads 2 times to improve timing.
@N: FX271 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Replicating instance SPI.shift_reg_rst_rep2 (in view: work.PiDRO(struct)) with 24 loads 2 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   4		0h:00m:00s		    -1.53ns		 193 /       181
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":97:3:97:9|SB_GB_IO inserted on the port SPI_SCK.
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":102:3:102:5|SB_GB_IO inserted on the port X_A.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 181 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance        
--------------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               157        SPI.shift_reg[116]     
@K:CKID0002       X_A_ibuf_gb_io         SB_GB_IO               24         X_counter.int_count[23]
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock PiDRO|SPI_SCK with period 4.01ns. Please declare a user-defined clock on object "p:SPI_SCK"
@W: MT420 |Found inferred clock PiDRO|X_A with period 7.58ns. Please declare a user-defined clock on object "p:X_A"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May 03 18:23:11 2022
#


Top view:               PiDRO
Requested Frequency:    131.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.338

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
PiDRO|SPI_SCK      249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
PiDRO|X_A          131.9 MHz     112.1 MHz     7.584         8.922         -1.338     inferred     Autoconstr_clkgroup_1
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
PiDRO|SPI_SCK  PiDRO|SPI_SCK  |  No paths    -       |  4.011       -0.708  |  No paths    -      |  No paths    -    
PiDRO|X_A      PiDRO|X_A      |  7.584       -1.338  |  No paths    -       |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PiDRO|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                     Arrival           
Instance                  Reference         Type         Pin     Net                   Time        Slack 
                          Clock                                                                          
---------------------------------------------------------------------------------------------------------
SPI.shift_reg_rst         PiDRO|SPI_SCK     SB_DFFNR     Q       shift_reg_rst         0.796       -0.708
SPI.shift_reg_rst_95      PiDRO|SPI_SCK     SB_DFFNR     Q       shift_reg_rst_95      0.796       -0.708
SPI.shift_reg_rst_96      PiDRO|SPI_SCK     SB_DFFNR     Q       shift_reg_rst_96      0.796       -0.708
SPI.shift_reg_rst_97      PiDRO|SPI_SCK     SB_DFFNR     Q       shift_reg_rst_97      0.796       -0.708
SPI.shift_reg_rst_98      PiDRO|SPI_SCK     SB_DFFNR     Q       shift_reg_rst_98      0.796       -0.708
SPI.shift_reg_rst_99      PiDRO|SPI_SCK     SB_DFFNR     Q       shift_reg_rst_99      0.796       -0.708
SPI.shift_reg_rst_100     PiDRO|SPI_SCK     SB_DFFNR     Q       shift_reg_rst_100     0.796       -0.708
SPI.shift_reg_rst_101     PiDRO|SPI_SCK     SB_DFFNR     Q       shift_reg_rst_101     0.796       -0.708
SPI.shift_reg_rst_102     PiDRO|SPI_SCK     SB_DFFNR     Q       shift_reg_rst_102     0.796       -0.708
SPI.shift_reg_rst_103     PiDRO|SPI_SCK     SB_DFFNR     Q       shift_reg_rst_103     0.796       -0.708
=========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                    Required           
Instance             Reference         Type         Pin     Net                  Time         Slack 
                     Clock                                                                          
----------------------------------------------------------------------------------------------------
SPI.SDO              PiDRO|SPI_SCK     SB_DFFNE     D       shift_reg_0[119]     3.856        -0.708
SPI.shift_reg[1]     PiDRO|SPI_SCK     SB_DFFNS     D       shift_reg_0[0]       3.856        -0.708
SPI.shift_reg[2]     PiDRO|SPI_SCK     SB_DFFNS     D       shift_reg_0[1]       3.856        -0.708
SPI.shift_reg[3]     PiDRO|SPI_SCK     SB_DFFNS     D       shift_reg_0[2]       3.856        -0.708
SPI.shift_reg[4]     PiDRO|SPI_SCK     SB_DFFNS     D       shift_reg_0[3]       3.856        -0.708
SPI.shift_reg[5]     PiDRO|SPI_SCK     SB_DFFNS     D       shift_reg_0[4]       3.856        -0.708
SPI.shift_reg[6]     PiDRO|SPI_SCK     SB_DFFNS     D       shift_reg_0[5]       3.856        -0.708
SPI.shift_reg[7]     PiDRO|SPI_SCK     SB_DFFNS     D       shift_reg_0[6]       3.856        -0.708
SPI.shift_reg[8]     PiDRO|SPI_SCK     SB_DFFNS     D       shift_reg_0[7]       3.856        -0.708
SPI.shift_reg[9]     PiDRO|SPI_SCK     SB_DFFNS     D       shift_reg_0[8]       3.856        -0.708
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.708

    Number of logic level(s):                1
    Starting point:                          SPI.shift_reg_rst / Q
    Ending point:                            SPI.shift_reg[25] / D
    The start point is clocked by            PiDRO|SPI_SCK [falling] on pin C
    The end   point is clocked by            PiDRO|SPI_SCK [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI.shift_reg_rst         SB_DFFNR     Q        Out     0.796     0.796       -         
shift_reg_rst             Net          -        -       1.599     -           8         
SPI.shift_reg_RNO[25]     SB_LUT4      I0       In      -         2.395       -         
SPI.shift_reg_RNO[25]     SB_LUT4      O        Out     0.661     3.056       -         
shift_reg_0[24]           Net          -        -       1.507     -           1         
SPI.shift_reg[25]         SB_DFFN      D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.708

    Number of logic level(s):                1
    Starting point:                          SPI.shift_reg_rst_95 / Q
    Ending point:                            SPI.shift_reg[24] / D
    The start point is clocked by            PiDRO|SPI_SCK [falling] on pin C
    The end   point is clocked by            PiDRO|SPI_SCK [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI.shift_reg_rst_95      SB_DFFNR     Q        Out     0.796     0.796       -         
shift_reg_rst_95          Net          -        -       1.599     -           1         
SPI.shift_reg_RNO[24]     SB_LUT4      I0       In      -         2.395       -         
SPI.shift_reg_RNO[24]     SB_LUT4      O        Out     0.661     3.056       -         
shift_reg_0[23]           Net          -        -       1.507     -           1         
SPI.shift_reg[24]         SB_DFFN      D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.708

    Number of logic level(s):                1
    Starting point:                          SPI.shift_reg_rst_96 / Q
    Ending point:                            SPI.shift_reg[23] / D
    The start point is clocked by            PiDRO|SPI_SCK [falling] on pin C
    The end   point is clocked by            PiDRO|SPI_SCK [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI.shift_reg_rst_96      SB_DFFNR     Q        Out     0.796     0.796       -         
shift_reg_rst_96          Net          -        -       1.599     -           1         
SPI.shift_reg_RNO[23]     SB_LUT4      I0       In      -         2.395       -         
SPI.shift_reg_RNO[23]     SB_LUT4      O        Out     0.661     3.056       -         
shift_reg_0[22]           Net          -        -       1.507     -           1         
SPI.shift_reg[23]         SB_DFFNS     D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.708

    Number of logic level(s):                1
    Starting point:                          SPI.shift_reg_rst_97 / Q
    Ending point:                            SPI.shift_reg[22] / D
    The start point is clocked by            PiDRO|SPI_SCK [falling] on pin C
    The end   point is clocked by            PiDRO|SPI_SCK [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI.shift_reg_rst_97      SB_DFFNR     Q        Out     0.796     0.796       -         
shift_reg_rst_97          Net          -        -       1.599     -           1         
SPI.shift_reg_RNO[22]     SB_LUT4      I0       In      -         2.395       -         
SPI.shift_reg_RNO[22]     SB_LUT4      O        Out     0.661     3.056       -         
shift_reg_0[21]           Net          -        -       1.507     -           1         
SPI.shift_reg[22]         SB_DFFNS     D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.708

    Number of logic level(s):                1
    Starting point:                          SPI.shift_reg_rst_98 / Q
    Ending point:                            SPI.shift_reg[21] / D
    The start point is clocked by            PiDRO|SPI_SCK [falling] on pin C
    The end   point is clocked by            PiDRO|SPI_SCK [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI.shift_reg_rst_98      SB_DFFNR     Q        Out     0.796     0.796       -         
shift_reg_rst_98          Net          -        -       1.599     -           1         
SPI.shift_reg_RNO[21]     SB_LUT4      I0       In      -         2.395       -         
SPI.shift_reg_RNO[21]     SB_LUT4      O        Out     0.661     3.056       -         
shift_reg_0[20]           Net          -        -       1.507     -           1         
SPI.shift_reg[21]         SB_DFFNS     D        In      -         4.563       -         
========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PiDRO|X_A
====================================



Starting Points with Worst Slack
********************************

                           Starting                                       Arrival           
Instance                   Reference     Type       Pin     Net           Time        Slack 
                           Clock                                                            
--------------------------------------------------------------------------------------------
X_counter.int_count[0]     PiDRO|X_A     SB_DFF     Q       counts[0]     0.796       -1.338
X_counter.int_count[1]     PiDRO|X_A     SB_DFF     Q       counts[1]     0.796       -1.138
X_counter.int_count[2]     PiDRO|X_A     SB_DFF     Q       counts[2]     0.796       -0.938
X_counter.int_count[3]     PiDRO|X_A     SB_DFF     Q       counts[3]     0.796       -0.738
X_counter.int_count[4]     PiDRO|X_A     SB_DFF     Q       counts[4]     0.796       -0.538
X_counter.int_count[5]     PiDRO|X_A     SB_DFF     Q       counts[5]     0.796       -0.338
X_counter.int_count[6]     PiDRO|X_A     SB_DFF     Q       counts[6]     0.796       -0.138
X_counter.int_count[7]     PiDRO|X_A     SB_DFF     Q       counts[7]     0.796       0.062 
X_counter.int_count[8]     PiDRO|X_A     SB_DFF     Q       counts[8]     0.796       0.262 
X_counter.int_count[9]     PiDRO|X_A     SB_DFF     Q       counts[9]     0.796       0.462 
============================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required           
Instance                    Reference     Type       Pin     Net                 Time         Slack 
                            Clock                                                                   
----------------------------------------------------------------------------------------------------
X_counter.int_count[23]     PiDRO|X_A     SB_DFF     D       int_count_s[23]     7.429        -1.338
X_counter.int_count[22]     PiDRO|X_A     SB_DFF     D       int_count_s[22]     7.429        -1.138
X_counter.int_count[21]     PiDRO|X_A     SB_DFF     D       int_count_s[21]     7.429        -0.938
X_counter.int_count[20]     PiDRO|X_A     SB_DFF     D       int_count_s[20]     7.429        -0.738
X_counter.int_count[19]     PiDRO|X_A     SB_DFF     D       int_count_s[19]     7.429        -0.538
X_counter.int_count[18]     PiDRO|X_A     SB_DFF     D       int_count_s[18]     7.429        -0.338
X_counter.int_count[17]     PiDRO|X_A     SB_DFF     D       int_count_s[17]     7.429        -0.138
X_counter.int_count[16]     PiDRO|X_A     SB_DFF     D       int_count_s[16]     7.429        0.062 
X_counter.int_count[15]     PiDRO|X_A     SB_DFF     D       int_count_s[15]     7.429        0.262 
X_counter.int_count[14]     PiDRO|X_A     SB_DFF     D       int_count_s[14]     7.429        0.462 
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.338

    Number of logic level(s):                24
    Starting point:                          X_counter.int_count[0] / Q
    Ending point:                            X_counter.int_count[23] / D
    The start point is clocked by            PiDRO|X_A [rising] on pin C
    The end   point is clocked by            PiDRO|X_A [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
X_counter.int_count[0]            SB_DFF       Q        Out     0.796     0.796       -         
counts[0]                         Net          -        -       0.834     -           4         
X_counter.int_count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
X_counter.int_count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
int_count_cry[0]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
X_counter.int_count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
int_count_cry[1]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
X_counter.int_count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
int_count_cry[2]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
X_counter.int_count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
int_count_cry[3]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
X_counter.int_count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
int_count_cry[4]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
X_counter.int_count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
int_count_cry[5]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
X_counter.int_count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
int_count_cry[6]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
X_counter.int_count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
int_count_cry[7]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
X_counter.int_count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
int_count_cry[8]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
X_counter.int_count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
int_count_cry[9]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
X_counter.int_count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
int_count_cry[10]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
X_counter.int_count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
int_count_cry[11]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
X_counter.int_count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
int_count_cry[12]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
X_counter.int_count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
int_count_cry[13]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
X_counter.int_count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
int_count_cry[14]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
X_counter.int_count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
int_count_cry[15]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
X_counter.int_count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
int_count_cry[16]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
X_counter.int_count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
int_count_cry[17]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
X_counter.int_count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
int_count_cry[18]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
X_counter.int_count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
int_count_cry[19]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
X_counter.int_count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
int_count_cry[20]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
X_counter.int_count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
int_count_cry[21]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
X_counter.int_count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
int_count_cry[22]                 Net          -        -       0.386     -           1         
X_counter.int_count_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
X_counter.int_count_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
int_count_s[23]                   Net          -        -       1.507     -           1         
X_counter.int_count[23]           SB_DFF       D        In      -         8.768       -         
================================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          X_counter.int_count[1] / Q
    Ending point:                            X_counter.int_count[23] / D
    The start point is clocked by            PiDRO|X_A [rising] on pin C
    The end   point is clocked by            PiDRO|X_A [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
X_counter.int_count[1]            SB_DFF       Q        Out     0.796     0.796       -         
counts[1]                         Net          -        -       0.834     -           4         
X_counter.int_count_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
X_counter.int_count_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
int_count_cry[1]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
X_counter.int_count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
int_count_cry[2]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
X_counter.int_count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
int_count_cry[3]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
X_counter.int_count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
int_count_cry[4]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
X_counter.int_count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
int_count_cry[5]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
X_counter.int_count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
int_count_cry[6]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
X_counter.int_count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
int_count_cry[7]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
X_counter.int_count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
int_count_cry[8]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
X_counter.int_count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
int_count_cry[9]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
X_counter.int_count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
int_count_cry[10]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
X_counter.int_count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
int_count_cry[11]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
X_counter.int_count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
int_count_cry[12]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
X_counter.int_count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
int_count_cry[13]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
X_counter.int_count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
int_count_cry[14]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
X_counter.int_count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
int_count_cry[15]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
X_counter.int_count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
int_count_cry[16]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
X_counter.int_count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
int_count_cry[17]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
X_counter.int_count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
int_count_cry[18]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
X_counter.int_count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
int_count_cry[19]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
X_counter.int_count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
int_count_cry[20]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
X_counter.int_count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
int_count_cry[21]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
X_counter.int_count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
int_count_cry[22]                 Net          -        -       0.386     -           1         
X_counter.int_count_RNO[23]       SB_LUT4      I3       In      -         6.595       -         
X_counter.int_count_RNO[23]       SB_LUT4      O        Out     0.465     7.061       -         
int_count_s[23]                   Net          -        -       1.507     -           1         
X_counter.int_count[23]           SB_DFF       D        In      -         8.568       -         
================================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          X_counter.int_count[0] / Q
    Ending point:                            X_counter.int_count[22] / D
    The start point is clocked by            PiDRO|X_A [rising] on pin C
    The end   point is clocked by            PiDRO|X_A [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
X_counter.int_count[0]            SB_DFF       Q        Out     0.796     0.796       -         
counts[0]                         Net          -        -       0.834     -           4         
X_counter.int_count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
X_counter.int_count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
int_count_cry[0]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
X_counter.int_count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
int_count_cry[1]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
X_counter.int_count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
int_count_cry[2]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
X_counter.int_count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
int_count_cry[3]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
X_counter.int_count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
int_count_cry[4]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
X_counter.int_count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
int_count_cry[5]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
X_counter.int_count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
int_count_cry[6]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
X_counter.int_count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
int_count_cry[7]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
X_counter.int_count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
int_count_cry[8]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
X_counter.int_count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
int_count_cry[9]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
X_counter.int_count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
int_count_cry[10]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
X_counter.int_count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
int_count_cry[11]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
X_counter.int_count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
int_count_cry[12]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
X_counter.int_count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
int_count_cry[13]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
X_counter.int_count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
int_count_cry[14]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
X_counter.int_count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
int_count_cry[15]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
X_counter.int_count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
int_count_cry[16]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
X_counter.int_count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
int_count_cry[17]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
X_counter.int_count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
int_count_cry[18]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
X_counter.int_count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
int_count_cry[19]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
X_counter.int_count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
int_count_cry[20]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
X_counter.int_count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
int_count_cry[21]                 Net          -        -       0.386     -           2         
X_counter.int_count_RNO[22]       SB_LUT4      I3       In      -         6.595       -         
X_counter.int_count_RNO[22]       SB_LUT4      O        Out     0.465     7.061       -         
int_count_s[22]                   Net          -        -       1.507     -           1         
X_counter.int_count[22]           SB_DFF       D        In      -         8.568       -         
================================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          X_counter.int_count[2] / Q
    Ending point:                            X_counter.int_count[23] / D
    The start point is clocked by            PiDRO|X_A [rising] on pin C
    The end   point is clocked by            PiDRO|X_A [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
X_counter.int_count[2]            SB_DFF       Q        Out     0.796     0.796       -         
counts[2]                         Net          -        -       0.834     -           4         
X_counter.int_count_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
X_counter.int_count_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
int_count_cry[2]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
X_counter.int_count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
int_count_cry[3]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
X_counter.int_count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
int_count_cry[4]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
X_counter.int_count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
int_count_cry[5]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
X_counter.int_count_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
int_count_cry[6]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
X_counter.int_count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
int_count_cry[7]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
X_counter.int_count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
int_count_cry[8]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
X_counter.int_count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
int_count_cry[9]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
X_counter.int_count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
int_count_cry[10]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
X_counter.int_count_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
int_count_cry[11]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
X_counter.int_count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
int_count_cry[12]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
X_counter.int_count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
int_count_cry[13]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
X_counter.int_count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
int_count_cry[14]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
X_counter.int_count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
int_count_cry[15]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
X_counter.int_count_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
int_count_cry[16]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
X_counter.int_count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
int_count_cry[17]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
X_counter.int_count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
int_count_cry[18]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
X_counter.int_count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
int_count_cry[19]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
X_counter.int_count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
int_count_cry[20]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
X_counter.int_count_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
int_count_cry[21]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
X_counter.int_count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
int_count_cry[22]                 Net          -        -       0.386     -           1         
X_counter.int_count_RNO[23]       SB_LUT4      I3       In      -         6.395       -         
X_counter.int_count_RNO[23]       SB_LUT4      O        Out     0.465     6.861       -         
int_count_s[23]                   Net          -        -       1.507     -           1         
X_counter.int_count[23]           SB_DFF       D        In      -         8.367       -         
================================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          X_counter.int_count[0] / Q
    Ending point:                            X_counter.int_count[21] / D
    The start point is clocked by            PiDRO|X_A [rising] on pin C
    The end   point is clocked by            PiDRO|X_A [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
X_counter.int_count[0]            SB_DFF       Q        Out     0.796     0.796       -         
counts[0]                         Net          -        -       0.834     -           4         
X_counter.int_count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
X_counter.int_count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
int_count_cry[0]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
X_counter.int_count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
int_count_cry[1]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
X_counter.int_count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
int_count_cry[2]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
X_counter.int_count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
int_count_cry[3]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
X_counter.int_count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
int_count_cry[4]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
X_counter.int_count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
int_count_cry[5]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
X_counter.int_count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
int_count_cry[6]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
X_counter.int_count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
int_count_cry[7]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
X_counter.int_count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
int_count_cry[8]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
X_counter.int_count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
int_count_cry[9]                  Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
X_counter.int_count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
int_count_cry[10]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
X_counter.int_count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
int_count_cry[11]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
X_counter.int_count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
int_count_cry[12]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
X_counter.int_count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
int_count_cry[13]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
X_counter.int_count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
int_count_cry[14]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
X_counter.int_count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
int_count_cry[15]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
X_counter.int_count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
int_count_cry[16]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
X_counter.int_count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
int_count_cry[17]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
X_counter.int_count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
int_count_cry[18]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
X_counter.int_count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
int_count_cry[19]                 Net          -        -       0.014     -           2         
X_counter.int_count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
X_counter.int_count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
int_count_cry[20]                 Net          -        -       0.386     -           2         
X_counter.int_count_RNO[21]       SB_LUT4      I3       In      -         6.395       -         
X_counter.int_count_RNO[21]       SB_LUT4      O        Out     0.465     6.861       -         
int_count_s[21]                   Net          -        -       1.507     -           1         
X_counter.int_count[21]           SB_DFF       D        In      -         8.367       -         
================================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for PiDRO 

Mapping to part: ice40lp384qn32
Cell usage:
GND             2 uses
SB_CARRY        23 uses
SB_DFF          24 uses
SB_DFFN         96 uses
SB_DFFNE        1 use
SB_DFFNR        36 uses
SB_DFFNS        24 uses
VCC             2 uses
SB_LUT4         193 uses

I/O ports: 20
I/O primitives: 6
SB_GB_IO       2 uses
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   181 (47%)
Total load per clock:
   PiDRO|SPI_SCK: 1
   PiDRO|X_A: 1

@S |Mapping Summary:
Total  LUTs: 193 (50%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 193 = 193 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 03 18:23:11 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO...
Warning: The terminal SPI.shift_reg_rst_118:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_113:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_114:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_115:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_116:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_117:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_108:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_109:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_110:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_111:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_112:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_103:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_104:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_105:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_106:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_107:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_98:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_99:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_100:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_101:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_102:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_95:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_96:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_97:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_fast:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep1:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep2:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_fast_0:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep1_0:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_fast_fast:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_fast_rep1:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep1_fast:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep1_rep1:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep2_fast:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep2_rep1:D is driven by non-default constant value VCC

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: PiDRO

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\PiDRO_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\PiDRO_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	193
    Number of DFFs      	:	181
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	37
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for A_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for B_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Z_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Z_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for X_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for X_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Y_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Z_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for B_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for B_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Y_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Y_R, as it is not connected to any PAD
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 67, available in device = 48
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 67, available in device = 48
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 67, available in device = 48
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 67, available in device = 48
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 67, available in device = 48
E2071: Placement feasibility check failed
E2055: Error while doing placement of the design
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue May 03 18:25:15 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Top entity is set to PiDRO.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Synthesizing work.pidro.struct.
@W: CD277 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":135:3:135:7|Port direction mismatch between component and entity
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":60:7:60:17|Synthesizing work.spi_shifter.rtl.
@W: CG296 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":74:1:74:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":77:31:77:35|Referenced variable input is not in sensitivity list.
Post processing for work.spi_shifter.rtl
@A: CL282 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":76:2:76:3|Feedback mux created for signal SDO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.pidro.struct
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":102:3:102:5|Input X_A is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":103:3:103:5|Input X_B is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":104:3:104:5|Input X_R is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":105:3:105:5|Input Y_A is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":106:3:106:5|Input Y_B is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":107:3:107:5|Input Y_R is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":108:3:108:5|Input Z_A is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":109:3:109:5|Input Z_B is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":110:3:110:5|Input Z_R is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":111:3:111:5|Input A_A is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":112:3:112:5|Input A_B is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":113:3:113:5|Input A_R is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":114:3:114:5|Input B_A is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":115:3:115:5|Input B_B is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":116:3:116:5|Input B_R is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 03 18:25:15 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Selected library: work cell: PiDRO view struct as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Selected library: work cell: PiDRO view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 03 18:25:15 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 03 18:25:15 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Selected library: work cell: PiDRO view struct as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":95:7:95:11|Selected library: work cell: PiDRO view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 03 18:25:16 2022

###########################################################]
Pre-mapping Report

# Tue May 03 18:25:16 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: FX469 :|Net counts[119] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[118] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[117] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[116] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[115] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[114] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[113] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[112] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[111] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[110] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[109] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[108] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[107] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[106] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[105] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[104] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[103] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[102] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[101] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[100] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[99] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[98] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[97] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[96] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[95] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[94] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[93] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[92] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[91] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[90] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[89] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[88] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[87] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[86] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[85] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[84] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[83] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[82] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[81] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[80] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[79] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[78] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[77] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[76] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[75] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[74] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[73] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[72] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[71] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[70] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[69] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[68] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[67] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[66] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[65] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[64] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[63] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[62] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[61] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[60] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[59] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[58] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[57] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[56] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[55] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[54] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[53] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[52] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[51] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[50] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[49] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[48] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[47] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[46] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[45] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[44] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[43] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[42] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[41] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[40] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[39] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[38] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[37] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[36] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[35] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[34] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[33] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[32] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[31] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[30] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[29] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[28] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[27] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[26] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[25] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[24] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[23] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[22] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[21] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[20] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[19] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[18] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[17] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[16] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[15] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[14] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[13] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[12] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[11] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[10] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[9] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[8] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[7] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[6] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[5] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[4] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[3] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[2] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[1] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net counts[0] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist PiDRO

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested      Requested     Clock        Clock                     Clock
Clock             Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------
PiDRO|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
===========================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|Found inferred clock PiDRO|SPI_SCK which controls 121 sequential elements including SPI.SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver tri0_inst (in view: work.PiDRO(struct)) on net counts[119] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri1_inst (in view: work.PiDRO(struct)) on net counts[118] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri2_inst (in view: work.PiDRO(struct)) on net counts[117] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri3_inst (in view: work.PiDRO(struct)) on net counts[116] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri4_inst (in view: work.PiDRO(struct)) on net counts[115] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri5_inst (in view: work.PiDRO(struct)) on net counts[114] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri6_inst (in view: work.PiDRO(struct)) on net counts[113] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri7_inst (in view: work.PiDRO(struct)) on net counts[112] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri8_inst (in view: work.PiDRO(struct)) on net counts[111] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri9_inst (in view: work.PiDRO(struct)) on net counts[110] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 03 18:25:17 2022

###########################################################]
Map & Optimize Report

# Tue May 03 18:25:17 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :|Tristate driver tri0_inst (in view: work.PiDRO(struct)) on net counts[119] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri1_inst (in view: work.PiDRO(struct)) on net counts[118] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri2_inst (in view: work.PiDRO(struct)) on net counts[117] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri3_inst (in view: work.PiDRO(struct)) on net counts[116] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri4_inst (in view: work.PiDRO(struct)) on net counts[115] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri5_inst (in view: work.PiDRO(struct)) on net counts[114] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri6_inst (in view: work.PiDRO(struct)) on net counts[113] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri7_inst (in view: work.PiDRO(struct)) on net counts[112] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri8_inst (in view: work.PiDRO(struct)) on net counts[111] (in view: work.PiDRO(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri9_inst (in view: work.PiDRO(struct)) on net counts[110] (in view: work.PiDRO(struct)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[119] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[118] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[117] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[116] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[115] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[114] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[113] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[112] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[111] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[110] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[109] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[108] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[107] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[106] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[105] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[104] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[103] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[102] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[101] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[100] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[99] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[98] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[97] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[96] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[95] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[94] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[93] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[92] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[91] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[90] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[89] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[88] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[87] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[86] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[85] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[84] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[83] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[82] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[81] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[80] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[79] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[78] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[77] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[76] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[75] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[74] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[73] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[72] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[71] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[70] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[69] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[68] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[67] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[66] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[65] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[64] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[63] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[62] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[61] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[60] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[59] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[58] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[57] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[56] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[55] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[54] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[53] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[52] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[51] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[50] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[49] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[48] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[47] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[46] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[45] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[44] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[43] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[42] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[41] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[40] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[39] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[38] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[37] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[36] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[35] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[34] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[33] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[32] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[31] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[30] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[29] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[28] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[27] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[26] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[25] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[24] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[23] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[22] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[21] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[20] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[19] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[18] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[17] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[16] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[15] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[14] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[13] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[12] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[11] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[10] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[9] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[8] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[7] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[6] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[5] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[4] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[3] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[2] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[1] is being ignored. 
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":76:2:76:3|User-specified initial value defined for instance SPI.shift_reg[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_2 because it is equivalent to instance SPI.shift_reg_rst_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_1 because it is equivalent to instance SPI.shift_reg_rst_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_0 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_7 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_6 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_5 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_4 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_3 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_12 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Removing instance SPI.shift_reg_rst_11 because it is equivalent to instance SPI.shift_reg_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		 122 /       122
@N: FX271 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Replicating instance SPI.shift_reg_rst (in view: work.PiDRO(struct)) with 120 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication

@N: FX271 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Replicating instance SPI.shift_reg_rst (in view: work.PiDRO(struct)) with 30 loads 2 times to improve timing.
@N: FX271 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Replicating instance SPI.shift_reg_rst_fast (in view: work.PiDRO(struct)) with 30 loads 2 times to improve timing.
@N: FX271 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Replicating instance SPI.shift_reg_rst_rep1 (in view: work.PiDRO(struct)) with 30 loads 2 times to improve timing.
@N: FX271 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":173:1:173:3|Replicating instance SPI.shift_reg_rst_rep2 (in view: work.PiDRO(struct)) with 30 loads 2 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication

@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":97:3:97:9|SB_GB_IO inserted on the port SPI_SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 133 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance   
---------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               133        SPI.shift_reg[116]
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock PiDRO|SPI_SCK with period 4.01ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May 03 18:25:18 2022
#


Top view:               PiDRO
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
PiDRO|SPI_SCK      249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
PiDRO|SPI_SCK  PiDRO|SPI_SCK  |  No paths    -      |  4.011       -0.708  |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PiDRO|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                   Arrival           
Instance                        Reference         Type         Pin     Net                 Time        Slack 
                                Clock                                                                        
-------------------------------------------------------------------------------------------------------------
SPI.shift_reg_rst               PiDRO|SPI_SCK     SB_DFFNR     Q       shift_reg_rst       0.796       -0.708
SPI.shift_reg_rst_fast          PiDRO|SPI_SCK     SB_DFFNR     Q       N_481_fast          0.796       -0.708
SPI.shift_reg_rst_fast_0        PiDRO|SPI_SCK     SB_DFFNR     Q       N_481_fast_0        0.796       -0.708
SPI.shift_reg_rst_fast_fast     PiDRO|SPI_SCK     SB_DFFNR     Q       N_481_fast_fast     0.796       -0.708
SPI.shift_reg_rst_fast_rep1     PiDRO|SPI_SCK     SB_DFFNR     Q       N_481_fast_rep1     0.796       -0.708
SPI.shift_reg_rst_rep1          PiDRO|SPI_SCK     SB_DFFNR     Q       N_481_rep1          0.796       -0.708
SPI.shift_reg_rst_rep1_0        PiDRO|SPI_SCK     SB_DFFNR     Q       N_481_rep1_0        0.796       -0.708
SPI.shift_reg_rst_rep1_fast     PiDRO|SPI_SCK     SB_DFFNR     Q       N_481_rep1_fast     0.796       -0.708
SPI.shift_reg_rst_rep1_rep1     PiDRO|SPI_SCK     SB_DFFNR     Q       N_481_rep1_rep1     0.796       -0.708
SPI.shift_reg_rst_rep2          PiDRO|SPI_SCK     SB_DFFNR     Q       N_481_rep2          0.796       -0.708
=============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                    Required           
Instance             Reference         Type         Pin     Net                  Time         Slack 
                     Clock                                                                          
----------------------------------------------------------------------------------------------------
SPI.SDO              PiDRO|SPI_SCK     SB_DFFNE     D       shift_reg_0[119]     3.856        -0.708
SPI.shift_reg[1]     PiDRO|SPI_SCK     SB_DFFN      D       shift_reg_0[0]       3.856        -0.708
SPI.shift_reg[2]     PiDRO|SPI_SCK     SB_DFFN      D       shift_reg_0[1]       3.856        -0.708
SPI.shift_reg[3]     PiDRO|SPI_SCK     SB_DFFN      D       shift_reg_0[2]       3.856        -0.708
SPI.shift_reg[4]     PiDRO|SPI_SCK     SB_DFFN      D       shift_reg_0[3]       3.856        -0.708
SPI.shift_reg[5]     PiDRO|SPI_SCK     SB_DFFN      D       shift_reg_0[4]       3.856        -0.708
SPI.shift_reg[6]     PiDRO|SPI_SCK     SB_DFFN      D       shift_reg_0[5]       3.856        -0.708
SPI.shift_reg[7]     PiDRO|SPI_SCK     SB_DFFN      D       shift_reg_0[6]       3.856        -0.708
SPI.shift_reg[8]     PiDRO|SPI_SCK     SB_DFFN      D       shift_reg_0[7]       3.856        -0.708
SPI.shift_reg[9]     PiDRO|SPI_SCK     SB_DFFN      D       shift_reg_0[8]       3.856        -0.708
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          SPI.shift_reg_rst / Q
    Ending point:                            SPI.shift_reg[1] / D
    The start point is clocked by            PiDRO|SPI_SCK [falling] on pin C
    The end   point is clocked by            PiDRO|SPI_SCK [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
SPI.shift_reg_rst        SB_DFFNR     Q        Out     0.796     0.796       -         
shift_reg_rst            Net          -        -       1.599     -           10        
SPI.shift_reg_RNO[1]     SB_LUT4      I0       In      -         2.395       -         
SPI.shift_reg_RNO[1]     SB_LUT4      O        Out     0.661     3.056       -         
shift_reg_0[0]           Net          -        -       1.507     -           1         
SPI.shift_reg[1]         SB_DFFN      D        In      -         4.563       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          SPI.shift_reg_rst_fast / Q
    Ending point:                            SPI.shift_reg[91] / D
    The start point is clocked by            PiDRO|SPI_SCK [falling] on pin C
    The end   point is clocked by            PiDRO|SPI_SCK [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
SPI.shift_reg_rst_fast     SB_DFFNR     Q        Out     0.796     0.796       -         
N_481_fast                 Net          -        -       1.599     -           10        
SPI.shift_reg_RNO[91]      SB_LUT4      I0       In      -         2.395       -         
SPI.shift_reg_RNO[91]      SB_LUT4      O        Out     0.661     3.056       -         
shift_reg_0[90]            Net          -        -       1.507     -           1         
SPI.shift_reg[91]          SB_DFFN      D        In      -         4.563       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          SPI.shift_reg_rst_fast_0 / Q
    Ending point:                            SPI.shift_reg[21] / D
    The start point is clocked by            PiDRO|SPI_SCK [falling] on pin C
    The end   point is clocked by            PiDRO|SPI_SCK [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI.shift_reg_rst_fast_0     SB_DFFNR     Q        Out     0.796     0.796       -         
N_481_fast_0                 Net          -        -       1.599     -           10        
SPI.shift_reg_RNO[21]        SB_LUT4      I0       In      -         2.395       -         
SPI.shift_reg_RNO[21]        SB_LUT4      O        Out     0.661     3.056       -         
shift_reg_0[20]              Net          -        -       1.507     -           1         
SPI.shift_reg[21]            SB_DFFN      D        In      -         4.563       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          SPI.shift_reg_rst_fast_fast / Q
    Ending point:                            SPI.SDO / D
    The start point is clocked by            PiDRO|SPI_SCK [falling] on pin C
    The end   point is clocked by            PiDRO|SPI_SCK [falling] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SPI.shift_reg_rst_fast_fast     SB_DFFNR     Q        Out     0.796     0.796       -         
N_481_fast_fast                 Net          -        -       1.599     -           10        
SPI.SDO_RNO                     SB_LUT4      I0       In      -         2.395       -         
SPI.SDO_RNO                     SB_LUT4      O        Out     0.661     3.056       -         
shift_reg_0[119]                Net          -        -       1.507     -           1         
SPI.SDO                         SB_DFFNE     D        In      -         4.563       -         
==============================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          SPI.shift_reg_rst_fast_rep1 / Q
    Ending point:                            SPI.shift_reg[101] / D
    The start point is clocked by            PiDRO|SPI_SCK [falling] on pin C
    The end   point is clocked by            PiDRO|SPI_SCK [falling] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
SPI.shift_reg_rst_fast_rep1     SB_DFFNR     Q        Out     0.796     0.796       -         
N_481_fast_rep1                 Net          -        -       1.599     -           10        
SPI.shift_reg_RNO[101]          SB_LUT4      I0       In      -         2.395       -         
SPI.shift_reg_RNO[101]          SB_LUT4      O        Out     0.661     3.056       -         
shift_reg_0[100]                Net          -        -       1.507     -           1         
SPI.shift_reg[101]              SB_DFFN      D        In      -         4.563       -         
==============================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for PiDRO 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_DFFN         120 uses
SB_DFFNE        1 use
SB_DFFNR        12 uses
VCC             1 use
SB_LUT4         121 uses

I/O ports: 20
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   133 (34%)
Total load per clock:
   PiDRO|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 121 (31%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 121 = 121 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 03 18:25:18 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO...
Warning: The terminal SPI.shift_reg_rst:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_fast:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep1:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep2:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_fast_0:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep1_0:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_fast_fast:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_fast_rep1:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep1_fast:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep1_rep1:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep2_fast:D is driven by non-default constant value VCC
Warning: The terminal SPI.shift_reg_rst_rep2_rep1:D is driven by non-default constant value VCC

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: PiDRO

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\PiDRO_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\PiDRO_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	121
    Number of DFFs      	:	133
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	13
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for X_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for B_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Z_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Z_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for X_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for X_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Y_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Z_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for B_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for B_R, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Y_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Y_R, as it is not connected to any PAD
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	135
    Number of DFFs      	:	133
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	133
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	135/384
    PLBs                        :	18/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.4 (sec)

Final Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	133
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	135/384
    PLBs                        :	23/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: PiDRO|SPI_SCK | Frequency: 354.29 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\PiDRO_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\PiDRO_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 99
used logic cells: 135
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\PiDRO_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\PiDRO_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 99
used logic cells: 135
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\PiDRO_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\PiDRO_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-PiDRO" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\PiDRO_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\PiDRO_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-PiDRO D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\PiDRO_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\PiDRO_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design PiDRO
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 139 
I1212: Iteration  1 :    76 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design PiDRO
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\PiDRO_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\PiDRO_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\PiDRO_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\PiDRO_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\PiDRO_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\PiDRO_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\PiDRO_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\PiDRO_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\PiDRO_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\PiDRO_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\PiDRO_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\PiDRO_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-PiDRO" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
