Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e9a2bb920e1949fba158853dc15cb4ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_10 -L v_tc_v6_2_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_wrapper_behav xil_defaultlib.hdmi_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [D:/hdmiAxi/hdmiAxi/hdmiAxi.ip_user_files/bd/hdmi/sim/hdmi.v:69]
WARNING: [VRFC 10-5021] port 'fsync_out' is not connected on this instance [D:/hdmiAxi/hdmiAxi/hdmiAxi.ip_user_files/bd/hdmi/sim/hdmi.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.dvi_constants
Compiling package ieee.std_logic_unsigned
Compiling package v_tc_v6_2_0.video_ctrl_pkg
Compiling package v_tc_v6_2_0.hwt_pkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=37.12...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.hdmi_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.hdmi_clk_wiz_0_1
Compiling module xil_defaultlib.dataGen
Compiling module xil_defaultlib.hdmi_dataGen_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture hdmi_proc_sys_reset_0_0_arch of entity xil_defaultlib.hdmi_proc_sys_reset_0_0 [hdmi_proc_sys_reset_0_0_default]
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [syncasync_default]
Compiling architecture behavioral of entity xil_defaultlib.ClockGen [\ClockGen(kclkprimitive="PLL")(1...]
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(krstactivehigh=false)(1...]
Compiling architecture hdmi_rgb2dvi_1_0_arch of entity xil_defaultlib.hdmi_rgb2dvi_1_0 [hdmi_rgb2dvi_1_0_default]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.hdmi_util_vector_logic_0_0
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_cdc_sing...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_fifo_syn...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_coupler(...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_sync_def...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10_formatte...
Compiling module v_axi4s_vid_out_v4_0_10.v_axi4s_vid_out_v4_0_10(C_FAMILY...
Compiling module xil_defaultlib.hdmi_v_axi4s_vid_out_0_0
Compiling architecture rtl of entity v_tc_v6_2_0.video_ctrl [\video_ctrl(c_family="virtex5",c...]
Compiling architecture rtl of entity v_tc_v6_2_0.tc_generator [\tc_generator(c_max_pixels=4096,...]
Compiling architecture rtl of entity v_tc_v6_2_0.tc_top [\tc_top(c_detect_en=0,c_det_achr...]
Compiling architecture imp of entity v_tc_v6_2_0.v_tc [\v_tc(c_has_axi4_lite=0,c_gen_vi...]
Compiling architecture hdmi_v_tc_0_0_arch of entity xil_defaultlib.hdmi_v_tc_0_0 [hdmi_v_tc_0_0_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.hdmi_xlconstant_0_0
Compiling module xil_defaultlib.hdmi
Compiling module xil_defaultlib.hdmi_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_wrapper_behav
