.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SS_1 */
.set SS_1__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set SS_1__0__MASK, 0x10
.set SS_1__0__PC, CYREG_PRT2_PC4
.set SS_1__0__PORT, 2
.set SS_1__0__SHIFT, 4
.set SS_1__AG, CYREG_PRT2_AG
.set SS_1__AMUX, CYREG_PRT2_AMUX
.set SS_1__BIE, CYREG_PRT2_BIE
.set SS_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SS_1__BYP, CYREG_PRT2_BYP
.set SS_1__CTL, CYREG_PRT2_CTL
.set SS_1__DM0, CYREG_PRT2_DM0
.set SS_1__DM1, CYREG_PRT2_DM1
.set SS_1__DM2, CYREG_PRT2_DM2
.set SS_1__DR, CYREG_PRT2_DR
.set SS_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SS_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SS_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SS_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SS_1__MASK, 0x10
.set SS_1__PORT, 2
.set SS_1__PRT, CYREG_PRT2_PRT
.set SS_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SS_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SS_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SS_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SS_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SS_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SS_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SS_1__PS, CYREG_PRT2_PS
.set SS_1__SHIFT, 4
.set SS_1__SLW, CYREG_PRT2_SLW

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* PWM_2_PWMUDB */
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set PWM_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* PWM_3_PWMUDB */
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_3_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_3_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_3_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_3_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_3_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_3_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1

/* PWM_4_PWMUDB */
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_4_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set PWM_4_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_4_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set PWM_4_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_4_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_4_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_4_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_4_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_4_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set PWM_4_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB01_ST
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL

/* Pin_X */
.set Pin_X__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Pin_X__0__MASK, 0x01
.set Pin_X__0__PC, CYREG_PRT3_PC0
.set Pin_X__0__PORT, 3
.set Pin_X__0__SHIFT, 0
.set Pin_X__AG, CYREG_PRT3_AG
.set Pin_X__AMUX, CYREG_PRT3_AMUX
.set Pin_X__BIE, CYREG_PRT3_BIE
.set Pin_X__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_X__BYP, CYREG_PRT3_BYP
.set Pin_X__CTL, CYREG_PRT3_CTL
.set Pin_X__DM0, CYREG_PRT3_DM0
.set Pin_X__DM1, CYREG_PRT3_DM1
.set Pin_X__DM2, CYREG_PRT3_DM2
.set Pin_X__DR, CYREG_PRT3_DR
.set Pin_X__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_X__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_X__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_X__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_X__MASK, 0x01
.set Pin_X__PORT, 3
.set Pin_X__PRT, CYREG_PRT3_PRT
.set Pin_X__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_X__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_X__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_X__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_X__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_X__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_X__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_X__PS, CYREG_PRT3_PS
.set Pin_X__SHIFT, 0
.set Pin_X__SLW, CYREG_PRT3_SLW

/* Pin_Y */
.set Pin_Y__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Pin_Y__0__MASK, 0x02
.set Pin_Y__0__PC, CYREG_PRT3_PC1
.set Pin_Y__0__PORT, 3
.set Pin_Y__0__SHIFT, 1
.set Pin_Y__AG, CYREG_PRT3_AG
.set Pin_Y__AMUX, CYREG_PRT3_AMUX
.set Pin_Y__BIE, CYREG_PRT3_BIE
.set Pin_Y__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Y__BYP, CYREG_PRT3_BYP
.set Pin_Y__CTL, CYREG_PRT3_CTL
.set Pin_Y__DM0, CYREG_PRT3_DM0
.set Pin_Y__DM1, CYREG_PRT3_DM1
.set Pin_Y__DM2, CYREG_PRT3_DM2
.set Pin_Y__DR, CYREG_PRT3_DR
.set Pin_Y__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_Y__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Y__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Y__MASK, 0x02
.set Pin_Y__PORT, 3
.set Pin_Y__PRT, CYREG_PRT3_PRT
.set Pin_Y__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Y__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Y__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Y__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Y__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Y__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Y__PS, CYREG_PRT3_PS
.set Pin_Y__SHIFT, 1
.set Pin_Y__SLW, CYREG_PRT3_SLW

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x02
.set isr_1__INTC_NUMBER, 1
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set MISO_1__0__MASK, 0x80
.set MISO_1__0__PC, CYREG_PRT2_PC7
.set MISO_1__0__PORT, 2
.set MISO_1__0__SHIFT, 7
.set MISO_1__AG, CYREG_PRT2_AG
.set MISO_1__AMUX, CYREG_PRT2_AMUX
.set MISO_1__BIE, CYREG_PRT2_BIE
.set MISO_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MISO_1__BYP, CYREG_PRT2_BYP
.set MISO_1__CTL, CYREG_PRT2_CTL
.set MISO_1__DM0, CYREG_PRT2_DM0
.set MISO_1__DM1, CYREG_PRT2_DM1
.set MISO_1__DM2, CYREG_PRT2_DM2
.set MISO_1__DR, CYREG_PRT2_DR
.set MISO_1__INP_DIS, CYREG_PRT2_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MISO_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MISO_1__LCD_EN, CYREG_PRT2_LCD_EN
.set MISO_1__MASK, 0x80
.set MISO_1__PORT, 2
.set MISO_1__PRT, CYREG_PRT2_PRT
.set MISO_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MISO_1__PS, CYREG_PRT2_PS
.set MISO_1__SHIFT, 7
.set MISO_1__SLW, CYREG_PRT2_SLW

/* MOSI_1 */
.set MOSI_1__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set MOSI_1__0__MASK, 0x40
.set MOSI_1__0__PC, CYREG_PRT2_PC6
.set MOSI_1__0__PORT, 2
.set MOSI_1__0__SHIFT, 6
.set MOSI_1__AG, CYREG_PRT2_AG
.set MOSI_1__AMUX, CYREG_PRT2_AMUX
.set MOSI_1__BIE, CYREG_PRT2_BIE
.set MOSI_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MOSI_1__BYP, CYREG_PRT2_BYP
.set MOSI_1__CTL, CYREG_PRT2_CTL
.set MOSI_1__DM0, CYREG_PRT2_DM0
.set MOSI_1__DM1, CYREG_PRT2_DM1
.set MOSI_1__DM2, CYREG_PRT2_DM2
.set MOSI_1__DR, CYREG_PRT2_DR
.set MOSI_1__INP_DIS, CYREG_PRT2_INP_DIS
.set MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MOSI_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MOSI_1__LCD_EN, CYREG_PRT2_LCD_EN
.set MOSI_1__MASK, 0x40
.set MOSI_1__PORT, 2
.set MOSI_1__PRT, CYREG_PRT2_PRT
.set MOSI_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MOSI_1__PS, CYREG_PRT2_PS
.set MOSI_1__SHIFT, 6
.set MOSI_1__SLW, CYREG_PRT2_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set SCLK_1__0__MASK, 0x20
.set SCLK_1__0__PC, CYREG_PRT2_PC5
.set SCLK_1__0__PORT, 2
.set SCLK_1__0__SHIFT, 5
.set SCLK_1__AG, CYREG_PRT2_AG
.set SCLK_1__AMUX, CYREG_PRT2_AMUX
.set SCLK_1__BIE, CYREG_PRT2_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT2_BYP
.set SCLK_1__CTL, CYREG_PRT2_CTL
.set SCLK_1__DM0, CYREG_PRT2_DM0
.set SCLK_1__DM1, CYREG_PRT2_DM1
.set SCLK_1__DM2, CYREG_PRT2_DM2
.set SCLK_1__DR, CYREG_PRT2_DR
.set SCLK_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCLK_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCLK_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SCLK_1__MASK, 0x20
.set SCLK_1__PORT, 2
.set SCLK_1__PRT, CYREG_PRT2_PRT
.set SCLK_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT2_PS
.set SCLK_1__SHIFT, 5
.set SCLK_1__SLW, CYREG_PRT2_SLW

/* SPIS_1_BSPIS */
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SPIS_1_BSPIS_BitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set SPIS_1_BSPIS_BitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set SPIS_1_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set SPIS_1_BSPIS_BitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set SPIS_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set SPIS_1_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set SPIS_1_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_1_BSPIS_RxStsReg__3__POS, 3
.set SPIS_1_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_1_BSPIS_RxStsReg__4__POS, 4
.set SPIS_1_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_1_BSPIS_RxStsReg__5__POS, 5
.set SPIS_1_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_RxStsReg__6__POS, 6
.set SPIS_1_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_1_BSPIS_RxStsReg__MASK_REG, CYREG_B1_UDB10_MSK
.set SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIS_1_BSPIS_RxStsReg__STATUS_REG, CYREG_B1_UDB10_ST
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B0_UDB09_A0
.set SPIS_1_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B0_UDB09_A1
.set SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B0_UDB09_D0
.set SPIS_1_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B0_UDB09_D1
.set SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set SPIS_1_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B0_UDB09_F0
.set SPIS_1_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B0_UDB09_F1
.set SPIS_1_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_1_BSPIS_TxStsReg__0__POS, 0
.set SPIS_1_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_1_BSPIS_TxStsReg__1__POS, 1
.set SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPIS_1_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_1_BSPIS_TxStsReg__2__POS, 2
.set SPIS_1_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_TxStsReg__6__POS, 6
.set SPIS_1_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_1_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIS_1_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB08_ST

/* SPIS_1_IntClock */
.set SPIS_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPIS_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPIS_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPIS_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_1_IntClock__INDEX, 0x00
.set SPIS_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_1_IntClock__PM_ACT_MSK, 0x01
.set SPIS_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_1_IntClock__PM_STBY_MSK, 0x01

/* Step_1 */
.set Step_1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Step_1__0__MASK, 0x10
.set Step_1__0__PC, CYREG_PRT1_PC4
.set Step_1__0__PORT, 1
.set Step_1__0__SHIFT, 4
.set Step_1__AG, CYREG_PRT1_AG
.set Step_1__AMUX, CYREG_PRT1_AMUX
.set Step_1__BIE, CYREG_PRT1_BIE
.set Step_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Step_1__BYP, CYREG_PRT1_BYP
.set Step_1__CTL, CYREG_PRT1_CTL
.set Step_1__DM0, CYREG_PRT1_DM0
.set Step_1__DM1, CYREG_PRT1_DM1
.set Step_1__DM2, CYREG_PRT1_DM2
.set Step_1__DR, CYREG_PRT1_DR
.set Step_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Step_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Step_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Step_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Step_1__MASK, 0x10
.set Step_1__PORT, 1
.set Step_1__PRT, CYREG_PRT1_PRT
.set Step_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Step_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Step_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Step_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Step_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Step_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Step_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Step_1__PS, CYREG_PRT1_PS
.set Step_1__SHIFT, 4
.set Step_1__SLW, CYREG_PRT1_SLW

/* Step_2 */
.set Step_2__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Step_2__0__MASK, 0x01
.set Step_2__0__PC, CYREG_PRT2_PC0
.set Step_2__0__PORT, 2
.set Step_2__0__SHIFT, 0
.set Step_2__AG, CYREG_PRT2_AG
.set Step_2__AMUX, CYREG_PRT2_AMUX
.set Step_2__BIE, CYREG_PRT2_BIE
.set Step_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Step_2__BYP, CYREG_PRT2_BYP
.set Step_2__CTL, CYREG_PRT2_CTL
.set Step_2__DM0, CYREG_PRT2_DM0
.set Step_2__DM1, CYREG_PRT2_DM1
.set Step_2__DM2, CYREG_PRT2_DM2
.set Step_2__DR, CYREG_PRT2_DR
.set Step_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Step_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Step_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Step_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Step_2__MASK, 0x01
.set Step_2__PORT, 2
.set Step_2__PRT, CYREG_PRT2_PRT
.set Step_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Step_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Step_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Step_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Step_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Step_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Step_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Step_2__PS, CYREG_PRT2_PS
.set Step_2__SHIFT, 0
.set Step_2__SLW, CYREG_PRT2_SLW

/* Step_3 */
.set Step_3__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Step_3__0__MASK, 0x08
.set Step_3__0__PC, CYREG_PRT0_PC3
.set Step_3__0__PORT, 0
.set Step_3__0__SHIFT, 3
.set Step_3__AG, CYREG_PRT0_AG
.set Step_3__AMUX, CYREG_PRT0_AMUX
.set Step_3__BIE, CYREG_PRT0_BIE
.set Step_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Step_3__BYP, CYREG_PRT0_BYP
.set Step_3__CTL, CYREG_PRT0_CTL
.set Step_3__DM0, CYREG_PRT0_DM0
.set Step_3__DM1, CYREG_PRT0_DM1
.set Step_3__DM2, CYREG_PRT0_DM2
.set Step_3__DR, CYREG_PRT0_DR
.set Step_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Step_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Step_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Step_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Step_3__MASK, 0x08
.set Step_3__PORT, 0
.set Step_3__PRT, CYREG_PRT0_PRT
.set Step_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Step_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Step_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Step_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Step_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Step_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Step_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Step_3__PS, CYREG_PRT0_PS
.set Step_3__SHIFT, 3
.set Step_3__SLW, CYREG_PRT0_SLW

/* Step_4 */
.set Step_4__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Step_4__0__MASK, 0x01
.set Step_4__0__PC, CYREG_PRT0_PC0
.set Step_4__0__PORT, 0
.set Step_4__0__SHIFT, 0
.set Step_4__AG, CYREG_PRT0_AG
.set Step_4__AMUX, CYREG_PRT0_AMUX
.set Step_4__BIE, CYREG_PRT0_BIE
.set Step_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Step_4__BYP, CYREG_PRT0_BYP
.set Step_4__CTL, CYREG_PRT0_CTL
.set Step_4__DM0, CYREG_PRT0_DM0
.set Step_4__DM1, CYREG_PRT0_DM1
.set Step_4__DM2, CYREG_PRT0_DM2
.set Step_4__DR, CYREG_PRT0_DR
.set Step_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Step_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Step_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Step_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Step_4__MASK, 0x01
.set Step_4__PORT, 0
.set Step_4__PRT, CYREG_PRT0_PRT
.set Step_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Step_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Step_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Step_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Step_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Step_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Step_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Step_4__PS, CYREG_PRT0_PS
.set Step_4__SHIFT, 0
.set Step_4__SLW, CYREG_PRT0_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x03
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x08
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x08

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x04
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x10
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x10

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x05
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x20
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x20

/* Enable_S */
.set Enable_S__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Enable_S__0__MASK, 0x02
.set Enable_S__0__PC, CYREG_PRT0_PC1
.set Enable_S__0__PORT, 0
.set Enable_S__0__SHIFT, 1
.set Enable_S__AG, CYREG_PRT0_AG
.set Enable_S__AMUX, CYREG_PRT0_AMUX
.set Enable_S__BIE, CYREG_PRT0_BIE
.set Enable_S__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Enable_S__BYP, CYREG_PRT0_BYP
.set Enable_S__CTL, CYREG_PRT0_CTL
.set Enable_S__DM0, CYREG_PRT0_DM0
.set Enable_S__DM1, CYREG_PRT0_DM1
.set Enable_S__DM2, CYREG_PRT0_DM2
.set Enable_S__DR, CYREG_PRT0_DR
.set Enable_S__INP_DIS, CYREG_PRT0_INP_DIS
.set Enable_S__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Enable_S__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Enable_S__LCD_EN, CYREG_PRT0_LCD_EN
.set Enable_S__MASK, 0x02
.set Enable_S__PORT, 0
.set Enable_S__PRT, CYREG_PRT0_PRT
.set Enable_S__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Enable_S__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Enable_S__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Enable_S__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Enable_S__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Enable_S__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Enable_S__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Enable_S__PS, CYREG_PRT0_PS
.set Enable_S__SHIFT, 1
.set Enable_S__SLW, CYREG_PRT0_SLW

/* Enable_X */
.set Enable_X__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Enable_X__0__MASK, 0x20
.set Enable_X__0__PC, CYREG_PRT1_PC5
.set Enable_X__0__PORT, 1
.set Enable_X__0__SHIFT, 5
.set Enable_X__AG, CYREG_PRT1_AG
.set Enable_X__AMUX, CYREG_PRT1_AMUX
.set Enable_X__BIE, CYREG_PRT1_BIE
.set Enable_X__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Enable_X__BYP, CYREG_PRT1_BYP
.set Enable_X__CTL, CYREG_PRT1_CTL
.set Enable_X__DM0, CYREG_PRT1_DM0
.set Enable_X__DM1, CYREG_PRT1_DM1
.set Enable_X__DM2, CYREG_PRT1_DM2
.set Enable_X__DR, CYREG_PRT1_DR
.set Enable_X__INP_DIS, CYREG_PRT1_INP_DIS
.set Enable_X__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Enable_X__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Enable_X__LCD_EN, CYREG_PRT1_LCD_EN
.set Enable_X__MASK, 0x20
.set Enable_X__PORT, 1
.set Enable_X__PRT, CYREG_PRT1_PRT
.set Enable_X__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Enable_X__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Enable_X__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Enable_X__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Enable_X__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Enable_X__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Enable_X__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Enable_X__PS, CYREG_PRT1_PS
.set Enable_X__SHIFT, 5
.set Enable_X__SLW, CYREG_PRT1_SLW

/* Enable_Y */
.set Enable_Y__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Enable_Y__0__MASK, 0x40
.set Enable_Y__0__PC, CYREG_PRT0_PC6
.set Enable_Y__0__PORT, 0
.set Enable_Y__0__SHIFT, 6
.set Enable_Y__AG, CYREG_PRT0_AG
.set Enable_Y__AMUX, CYREG_PRT0_AMUX
.set Enable_Y__BIE, CYREG_PRT0_BIE
.set Enable_Y__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Enable_Y__BYP, CYREG_PRT0_BYP
.set Enable_Y__CTL, CYREG_PRT0_CTL
.set Enable_Y__DM0, CYREG_PRT0_DM0
.set Enable_Y__DM1, CYREG_PRT0_DM1
.set Enable_Y__DM2, CYREG_PRT0_DM2
.set Enable_Y__DR, CYREG_PRT0_DR
.set Enable_Y__INP_DIS, CYREG_PRT0_INP_DIS
.set Enable_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Enable_Y__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Enable_Y__LCD_EN, CYREG_PRT0_LCD_EN
.set Enable_Y__MASK, 0x40
.set Enable_Y__PORT, 0
.set Enable_Y__PRT, CYREG_PRT0_PRT
.set Enable_Y__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Enable_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Enable_Y__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Enable_Y__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Enable_Y__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Enable_Y__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Enable_Y__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Enable_Y__PS, CYREG_PRT0_PS
.set Enable_Y__SHIFT, 6
.set Enable_Y__SLW, CYREG_PRT0_SLW

/* Enable_Z */
.set Enable_Z__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Enable_Z__0__MASK, 0x10
.set Enable_Z__0__PC, CYREG_PRT0_PC4
.set Enable_Z__0__PORT, 0
.set Enable_Z__0__SHIFT, 4
.set Enable_Z__AG, CYREG_PRT0_AG
.set Enable_Z__AMUX, CYREG_PRT0_AMUX
.set Enable_Z__BIE, CYREG_PRT0_BIE
.set Enable_Z__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Enable_Z__BYP, CYREG_PRT0_BYP
.set Enable_Z__CTL, CYREG_PRT0_CTL
.set Enable_Z__DM0, CYREG_PRT0_DM0
.set Enable_Z__DM1, CYREG_PRT0_DM1
.set Enable_Z__DM2, CYREG_PRT0_DM2
.set Enable_Z__DR, CYREG_PRT0_DR
.set Enable_Z__INP_DIS, CYREG_PRT0_INP_DIS
.set Enable_Z__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Enable_Z__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Enable_Z__LCD_EN, CYREG_PRT0_LCD_EN
.set Enable_Z__MASK, 0x10
.set Enable_Z__PORT, 0
.set Enable_Z__PRT, CYREG_PRT0_PRT
.set Enable_Z__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Enable_Z__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Enable_Z__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Enable_Z__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Enable_Z__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Enable_Z__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Enable_Z__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Enable_Z__PS, CYREG_PRT0_PS
.set Enable_Z__SHIFT, 4
.set Enable_Z__SLW, CYREG_PRT0_SLW

/* isr_cork */
.set isr_cork__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_cork__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_cork__INTC_MASK, 0x800
.set isr_cork__INTC_NUMBER, 11
.set isr_cork__INTC_PRIOR_NUM, 7
.set isr_cork__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set isr_cork__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_cork__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_z_end */
.set isr_z_end__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_z_end__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_z_end__INTC_MASK, 0x1000
.set isr_z_end__INTC_NUMBER, 12
.set isr_z_end__INTC_PRIOR_NUM, 7
.set isr_z_end__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set isr_z_end__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_z_end__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_x_home */
.set isr_x_home__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_x_home__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_x_home__INTC_MASK, 0x80
.set isr_x_home__INTC_NUMBER, 7
.set isr_x_home__INTC_PRIOR_NUM, 7
.set isr_x_home__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_x_home__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_x_home__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_xy_end */
.set isr_xy_end__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_xy_end__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_xy_end__INTC_MASK, 0x40
.set isr_xy_end__INTC_NUMBER, 6
.set isr_xy_end__INTC_PRIOR_NUM, 7
.set isr_xy_end__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_xy_end__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_xy_end__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_y_home */
.set isr_y_home__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_y_home__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_y_home__INTC_MASK, 0x10
.set isr_y_home__INTC_NUMBER, 4
.set isr_y_home__INTC_PRIOR_NUM, 7
.set isr_y_home__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_y_home__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_y_home__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_z_home */
.set isr_z_home__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_z_home__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_z_home__INTC_MASK, 0x20
.set isr_z_home__INTC_NUMBER, 5
.set isr_z_home__INTC_PRIOR_NUM, 7
.set isr_z_home__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_z_home__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_z_home__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_bSAR_SEQ */
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B1_UDB04_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B1_UDB08_MSK
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B1_UDB08_ST

/* ADC_SAR_Seq_FinalBuf */
.set ADC_SAR_Seq_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_FinalBuf__DRQ_NUMBER, 0
.set ADC_SAR_Seq_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_FinalBuf__TERMOUT0_SEL, 0
.set ADC_SAR_Seq_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_FinalBuf__TERMOUT1_SEL, 0

/* ADC_SAR_Seq_IntClock */
.set ADC_SAR_Seq_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_Seq_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_Seq_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_Seq_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_IntClock__INDEX, 0x01
.set ADC_SAR_Seq_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_IntClock__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_IntClock__PM_STBY_MSK, 0x02

/* ADC_SAR_Seq_IRQ */
.set ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_IRQ__INTC_MASK, 0x01
.set ADC_SAR_Seq_IRQ__INTC_NUMBER, 0
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_Seq_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_SAR_ADC_SAR */
.set ADC_SAR_Seq_SAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_Seq_SAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_Seq_SAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_Seq_SAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_Seq_SAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_Seq_SAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_Seq_SAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_Seq_SAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_Seq_SAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_Seq_SAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_Seq_TempBuf */
.set ADC_SAR_Seq_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_TempBuf__DRQ_NUMBER, 1
.set ADC_SAR_Seq_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_TempBuf__TERMOUT0_SEL, 1
.set ADC_SAR_Seq_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_TempBuf__TERMOUT1_SEL, 0

/* Direction_S */
.set Direction_S__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Direction_S__0__MASK, 0x04
.set Direction_S__0__PC, CYREG_PRT0_PC2
.set Direction_S__0__PORT, 0
.set Direction_S__0__SHIFT, 2
.set Direction_S__AG, CYREG_PRT0_AG
.set Direction_S__AMUX, CYREG_PRT0_AMUX
.set Direction_S__BIE, CYREG_PRT0_BIE
.set Direction_S__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Direction_S__BYP, CYREG_PRT0_BYP
.set Direction_S__CTL, CYREG_PRT0_CTL
.set Direction_S__DM0, CYREG_PRT0_DM0
.set Direction_S__DM1, CYREG_PRT0_DM1
.set Direction_S__DM2, CYREG_PRT0_DM2
.set Direction_S__DR, CYREG_PRT0_DR
.set Direction_S__INP_DIS, CYREG_PRT0_INP_DIS
.set Direction_S__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Direction_S__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Direction_S__LCD_EN, CYREG_PRT0_LCD_EN
.set Direction_S__MASK, 0x04
.set Direction_S__PORT, 0
.set Direction_S__PRT, CYREG_PRT0_PRT
.set Direction_S__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Direction_S__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Direction_S__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Direction_S__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Direction_S__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Direction_S__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Direction_S__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Direction_S__PS, CYREG_PRT0_PS
.set Direction_S__SHIFT, 2
.set Direction_S__SLW, CYREG_PRT0_SLW

/* Direction_X */
.set Direction_X__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Direction_X__0__MASK, 0x40
.set Direction_X__0__PC, CYREG_PRT1_PC6
.set Direction_X__0__PORT, 1
.set Direction_X__0__SHIFT, 6
.set Direction_X__AG, CYREG_PRT1_AG
.set Direction_X__AMUX, CYREG_PRT1_AMUX
.set Direction_X__BIE, CYREG_PRT1_BIE
.set Direction_X__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Direction_X__BYP, CYREG_PRT1_BYP
.set Direction_X__CTL, CYREG_PRT1_CTL
.set Direction_X__DM0, CYREG_PRT1_DM0
.set Direction_X__DM1, CYREG_PRT1_DM1
.set Direction_X__DM2, CYREG_PRT1_DM2
.set Direction_X__DR, CYREG_PRT1_DR
.set Direction_X__INP_DIS, CYREG_PRT1_INP_DIS
.set Direction_X__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Direction_X__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Direction_X__LCD_EN, CYREG_PRT1_LCD_EN
.set Direction_X__MASK, 0x40
.set Direction_X__PORT, 1
.set Direction_X__PRT, CYREG_PRT1_PRT
.set Direction_X__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Direction_X__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Direction_X__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Direction_X__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Direction_X__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Direction_X__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Direction_X__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Direction_X__PS, CYREG_PRT1_PS
.set Direction_X__SHIFT, 6
.set Direction_X__SLW, CYREG_PRT1_SLW

/* Direction_Y */
.set Direction_Y__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Direction_Y__0__MASK, 0x04
.set Direction_Y__0__PC, CYREG_PRT2_PC2
.set Direction_Y__0__PORT, 2
.set Direction_Y__0__SHIFT, 2
.set Direction_Y__AG, CYREG_PRT2_AG
.set Direction_Y__AMUX, CYREG_PRT2_AMUX
.set Direction_Y__BIE, CYREG_PRT2_BIE
.set Direction_Y__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Direction_Y__BYP, CYREG_PRT2_BYP
.set Direction_Y__CTL, CYREG_PRT2_CTL
.set Direction_Y__DM0, CYREG_PRT2_DM0
.set Direction_Y__DM1, CYREG_PRT2_DM1
.set Direction_Y__DM2, CYREG_PRT2_DM2
.set Direction_Y__DR, CYREG_PRT2_DR
.set Direction_Y__INP_DIS, CYREG_PRT2_INP_DIS
.set Direction_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Direction_Y__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Direction_Y__LCD_EN, CYREG_PRT2_LCD_EN
.set Direction_Y__MASK, 0x04
.set Direction_Y__PORT, 2
.set Direction_Y__PRT, CYREG_PRT2_PRT
.set Direction_Y__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Direction_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Direction_Y__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Direction_Y__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Direction_Y__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Direction_Y__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Direction_Y__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Direction_Y__PS, CYREG_PRT2_PS
.set Direction_Y__SHIFT, 2
.set Direction_Y__SLW, CYREG_PRT2_SLW

/* Direction_Z */
.set Direction_Z__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Direction_Z__0__MASK, 0x20
.set Direction_Z__0__PC, CYREG_PRT0_PC5
.set Direction_Z__0__PORT, 0
.set Direction_Z__0__SHIFT, 5
.set Direction_Z__AG, CYREG_PRT0_AG
.set Direction_Z__AMUX, CYREG_PRT0_AMUX
.set Direction_Z__BIE, CYREG_PRT0_BIE
.set Direction_Z__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Direction_Z__BYP, CYREG_PRT0_BYP
.set Direction_Z__CTL, CYREG_PRT0_CTL
.set Direction_Z__DM0, CYREG_PRT0_DM0
.set Direction_Z__DM1, CYREG_PRT0_DM1
.set Direction_Z__DM2, CYREG_PRT0_DM2
.set Direction_Z__DR, CYREG_PRT0_DR
.set Direction_Z__INP_DIS, CYREG_PRT0_INP_DIS
.set Direction_Z__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Direction_Z__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Direction_Z__LCD_EN, CYREG_PRT0_LCD_EN
.set Direction_Z__MASK, 0x20
.set Direction_Z__PORT, 0
.set Direction_Z__PRT, CYREG_PRT0_PRT
.set Direction_Z__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Direction_Z__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Direction_Z__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Direction_Z__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Direction_Z__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Direction_Z__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Direction_Z__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Direction_Z__PS, CYREG_PRT0_PS
.set Direction_Z__SHIFT, 5
.set Direction_Z__SLW, CYREG_PRT0_SLW

/* Pin_int_cork */
.set Pin_int_cork__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Pin_int_cork__0__MASK, 0x01
.set Pin_int_cork__0__PC, CYREG_PRT12_PC0
.set Pin_int_cork__0__PORT, 12
.set Pin_int_cork__0__SHIFT, 0
.set Pin_int_cork__AG, CYREG_PRT12_AG
.set Pin_int_cork__BIE, CYREG_PRT12_BIE
.set Pin_int_cork__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_int_cork__BYP, CYREG_PRT12_BYP
.set Pin_int_cork__DM0, CYREG_PRT12_DM0
.set Pin_int_cork__DM1, CYREG_PRT12_DM1
.set Pin_int_cork__DM2, CYREG_PRT12_DM2
.set Pin_int_cork__DR, CYREG_PRT12_DR
.set Pin_int_cork__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_int_cork__INTSTAT, CYREG_PICU12_INTSTAT
.set Pin_int_cork__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_int_cork__MASK, 0x01
.set Pin_int_cork__PORT, 12
.set Pin_int_cork__PRT, CYREG_PRT12_PRT
.set Pin_int_cork__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_int_cork__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_int_cork__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_int_cork__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_int_cork__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_int_cork__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_int_cork__PS, CYREG_PRT12_PS
.set Pin_int_cork__SHIFT, 0
.set Pin_int_cork__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_int_cork__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_int_cork__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_int_cork__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_int_cork__SLW, CYREG_PRT12_SLW
.set Pin_int_cork__SNAP, CYREG_PICU12_SNAP

/* Pin_int_z_end */
.set Pin_int_z_end__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Pin_int_z_end__0__MASK, 0x01
.set Pin_int_z_end__0__PC, CYREG_IO_PC_PRT15_PC0
.set Pin_int_z_end__0__PORT, 15
.set Pin_int_z_end__0__SHIFT, 0
.set Pin_int_z_end__AG, CYREG_PRT15_AG
.set Pin_int_z_end__AMUX, CYREG_PRT15_AMUX
.set Pin_int_z_end__BIE, CYREG_PRT15_BIE
.set Pin_int_z_end__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_int_z_end__BYP, CYREG_PRT15_BYP
.set Pin_int_z_end__CTL, CYREG_PRT15_CTL
.set Pin_int_z_end__DM0, CYREG_PRT15_DM0
.set Pin_int_z_end__DM1, CYREG_PRT15_DM1
.set Pin_int_z_end__DM2, CYREG_PRT15_DM2
.set Pin_int_z_end__DR, CYREG_PRT15_DR
.set Pin_int_z_end__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_int_z_end__INTSTAT, CYREG_PICU15_INTSTAT
.set Pin_int_z_end__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_int_z_end__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_int_z_end__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_int_z_end__MASK, 0x01
.set Pin_int_z_end__PORT, 15
.set Pin_int_z_end__PRT, CYREG_PRT15_PRT
.set Pin_int_z_end__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_int_z_end__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_int_z_end__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_int_z_end__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_int_z_end__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_int_z_end__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_int_z_end__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_int_z_end__PS, CYREG_PRT15_PS
.set Pin_int_z_end__SHIFT, 0
.set Pin_int_z_end__SLW, CYREG_PRT15_SLW
.set Pin_int_z_end__SNAP, CYREG_PICU_15_SNAP_15

/* Pin_int_x_home */
.set Pin_int_x_home__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Pin_int_x_home__0__MASK, 0x04
.set Pin_int_x_home__0__PC, CYREG_PRT3_PC2
.set Pin_int_x_home__0__PORT, 3
.set Pin_int_x_home__0__SHIFT, 2
.set Pin_int_x_home__AG, CYREG_PRT3_AG
.set Pin_int_x_home__AMUX, CYREG_PRT3_AMUX
.set Pin_int_x_home__BIE, CYREG_PRT3_BIE
.set Pin_int_x_home__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_int_x_home__BYP, CYREG_PRT3_BYP
.set Pin_int_x_home__CTL, CYREG_PRT3_CTL
.set Pin_int_x_home__DM0, CYREG_PRT3_DM0
.set Pin_int_x_home__DM1, CYREG_PRT3_DM1
.set Pin_int_x_home__DM2, CYREG_PRT3_DM2
.set Pin_int_x_home__DR, CYREG_PRT3_DR
.set Pin_int_x_home__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_int_x_home__INTSTAT, CYREG_PICU3_INTSTAT
.set Pin_int_x_home__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_int_x_home__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_int_x_home__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_int_x_home__MASK, 0x04
.set Pin_int_x_home__PORT, 3
.set Pin_int_x_home__PRT, CYREG_PRT3_PRT
.set Pin_int_x_home__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_int_x_home__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_int_x_home__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_int_x_home__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_int_x_home__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_int_x_home__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_int_x_home__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_int_x_home__PS, CYREG_PRT3_PS
.set Pin_int_x_home__SHIFT, 2
.set Pin_int_x_home__SLW, CYREG_PRT3_SLW
.set Pin_int_x_home__SNAP, CYREG_PICU3_SNAP

/* Pin_int_xy_end */
.set Pin_int_xy_end__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Pin_int_xy_end__0__MASK, 0x08
.set Pin_int_xy_end__0__PC, CYREG_PRT2_PC3
.set Pin_int_xy_end__0__PORT, 2
.set Pin_int_xy_end__0__SHIFT, 3
.set Pin_int_xy_end__AG, CYREG_PRT2_AG
.set Pin_int_xy_end__AMUX, CYREG_PRT2_AMUX
.set Pin_int_xy_end__BIE, CYREG_PRT2_BIE
.set Pin_int_xy_end__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_int_xy_end__BYP, CYREG_PRT2_BYP
.set Pin_int_xy_end__CTL, CYREG_PRT2_CTL
.set Pin_int_xy_end__DM0, CYREG_PRT2_DM0
.set Pin_int_xy_end__DM1, CYREG_PRT2_DM1
.set Pin_int_xy_end__DM2, CYREG_PRT2_DM2
.set Pin_int_xy_end__DR, CYREG_PRT2_DR
.set Pin_int_xy_end__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_int_xy_end__INTSTAT, CYREG_PICU2_INTSTAT
.set Pin_int_xy_end__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_int_xy_end__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_int_xy_end__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_int_xy_end__MASK, 0x08
.set Pin_int_xy_end__PORT, 2
.set Pin_int_xy_end__PRT, CYREG_PRT2_PRT
.set Pin_int_xy_end__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_int_xy_end__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_int_xy_end__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_int_xy_end__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_int_xy_end__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_int_xy_end__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_int_xy_end__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_int_xy_end__PS, CYREG_PRT2_PS
.set Pin_int_xy_end__SHIFT, 3
.set Pin_int_xy_end__SLW, CYREG_PRT2_SLW
.set Pin_int_xy_end__SNAP, CYREG_PICU2_SNAP

/* Pin_int_y_home */
.set Pin_int_y_home__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_int_y_home__0__MASK, 0x80
.set Pin_int_y_home__0__PC, CYREG_PRT0_PC7
.set Pin_int_y_home__0__PORT, 0
.set Pin_int_y_home__0__SHIFT, 7
.set Pin_int_y_home__AG, CYREG_PRT0_AG
.set Pin_int_y_home__AMUX, CYREG_PRT0_AMUX
.set Pin_int_y_home__BIE, CYREG_PRT0_BIE
.set Pin_int_y_home__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_int_y_home__BYP, CYREG_PRT0_BYP
.set Pin_int_y_home__CTL, CYREG_PRT0_CTL
.set Pin_int_y_home__DM0, CYREG_PRT0_DM0
.set Pin_int_y_home__DM1, CYREG_PRT0_DM1
.set Pin_int_y_home__DM2, CYREG_PRT0_DM2
.set Pin_int_y_home__DR, CYREG_PRT0_DR
.set Pin_int_y_home__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_int_y_home__INTSTAT, CYREG_PICU0_INTSTAT
.set Pin_int_y_home__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_int_y_home__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_int_y_home__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_int_y_home__MASK, 0x80
.set Pin_int_y_home__PORT, 0
.set Pin_int_y_home__PRT, CYREG_PRT0_PRT
.set Pin_int_y_home__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_int_y_home__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_int_y_home__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_int_y_home__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_int_y_home__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_int_y_home__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_int_y_home__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_int_y_home__PS, CYREG_PRT0_PS
.set Pin_int_y_home__SHIFT, 7
.set Pin_int_y_home__SLW, CYREG_PRT0_SLW
.set Pin_int_y_home__SNAP, CYREG_PICU0_SNAP

/* Pin_int_z_home */
.set Pin_int_z_home__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Pin_int_z_home__0__MASK, 0x80
.set Pin_int_z_home__0__PC, CYREG_PRT1_PC7
.set Pin_int_z_home__0__PORT, 1
.set Pin_int_z_home__0__SHIFT, 7
.set Pin_int_z_home__AG, CYREG_PRT1_AG
.set Pin_int_z_home__AMUX, CYREG_PRT1_AMUX
.set Pin_int_z_home__BIE, CYREG_PRT1_BIE
.set Pin_int_z_home__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_int_z_home__BYP, CYREG_PRT1_BYP
.set Pin_int_z_home__CTL, CYREG_PRT1_CTL
.set Pin_int_z_home__DM0, CYREG_PRT1_DM0
.set Pin_int_z_home__DM1, CYREG_PRT1_DM1
.set Pin_int_z_home__DM2, CYREG_PRT1_DM2
.set Pin_int_z_home__DR, CYREG_PRT1_DR
.set Pin_int_z_home__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_int_z_home__INTSTAT, CYREG_PICU1_INTSTAT
.set Pin_int_z_home__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_int_z_home__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_int_z_home__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_int_z_home__MASK, 0x80
.set Pin_int_z_home__PORT, 1
.set Pin_int_z_home__PRT, CYREG_PRT1_PRT
.set Pin_int_z_home__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_int_z_home__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_int_z_home__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_int_z_home__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_int_z_home__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_int_z_home__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_int_z_home__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_int_z_home__PS, CYREG_PRT1_PS
.set Pin_int_z_home__SHIFT, 7
.set Pin_int_z_home__SLW, CYREG_PRT1_SLW
.set Pin_int_z_home__SNAP, CYREG_PICU1_SNAP

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
