\doxysection{system/include/stm32f4-\/hal/stm32f4xx\+\_\+hal\+\_\+uart.h File Reference}
\label{stm32f4xx__hal__uart_8h}\index{system/include/stm32f4-\/hal/stm32f4xx\_hal\_uart.h@{system/include/stm32f4-\/hal/stm32f4xx\_hal\_uart.h}}


Header file of UART HAL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
Include dependency graph for stm32f4xx\+\_\+hal\+\_\+uart.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__uart_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__uart_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ UART\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em UART Init Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ UART\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em UART handle Structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+PE}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \textbf{ HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+NE}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \textbf{ HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+FE}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \textbf{ HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+ORE}~((uint32\+\_\+t)0x00000008U)
\item 
\#define \textbf{ HAL\+\_\+\+UART\+\_\+\+ERROR\+\_\+\+DMA}~((uint32\+\_\+t)0x00000010U)
\item 
\#define \textbf{ UART\+\_\+\+WORDLENGTH\+\_\+8B}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ UART\+\_\+\+WORDLENGTH\+\_\+9B}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+CR1\+\_\+M})
\item 
\#define \textbf{ UART\+\_\+\+STOPBITS\+\_\+1}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ UART\+\_\+\+STOPBITS\+\_\+2}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1})
\item 
\#define \textbf{ UART\+\_\+\+PARITY\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ UART\+\_\+\+PARITY\+\_\+\+EVEN}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+CR1\+\_\+\+PCE})
\item 
\#define \textbf{ UART\+\_\+\+PARITY\+\_\+\+ODD}~((uint32\+\_\+t)(\textbf{ USART\+\_\+\+CR1\+\_\+\+PCE} $\vert$ \textbf{ USART\+\_\+\+CR1\+\_\+\+PS}))
\item 
\#define \textbf{ UART\+\_\+\+HWCONTROL\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ UART\+\_\+\+HWCONTROL\+\_\+\+RTS}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE})
\item 
\#define \textbf{ UART\+\_\+\+HWCONTROL\+\_\+\+CTS}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE})
\item 
\#define \textbf{ UART\+\_\+\+HWCONTROL\+\_\+\+RTS\+\_\+\+CTS}~((uint32\+\_\+t)(\textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE} $\vert$ \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE}))
\item 
\#define \textbf{ UART\+\_\+\+MODE\+\_\+\+RX}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+CR1\+\_\+\+RE})
\item 
\#define \textbf{ UART\+\_\+\+MODE\+\_\+\+TX}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+CR1\+\_\+\+TE})
\item 
\#define \textbf{ UART\+\_\+\+MODE\+\_\+\+TX\+\_\+\+RX}~((uint32\+\_\+t)(\textbf{ USART\+\_\+\+CR1\+\_\+\+TE} $\vert$\textbf{ USART\+\_\+\+CR1\+\_\+\+RE}))
\item 
\#define \textbf{ UART\+\_\+\+STATE\+\_\+\+DISABLE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ UART\+\_\+\+STATE\+\_\+\+ENABLE}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+CR1\+\_\+\+UE})
\item 
\#define \textbf{ UART\+\_\+\+OVERSAMPLING\+\_\+16}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ UART\+\_\+\+OVERSAMPLING\+\_\+8}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8})
\item 
\#define \textbf{ UART\+\_\+\+LINBREAKDETECTLENGTH\+\_\+10B}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ UART\+\_\+\+LINBREAKDETECTLENGTH\+\_\+11B}~((uint32\+\_\+t)0x00000020U)
\item 
\#define \textbf{ UART\+\_\+\+WAKEUPMETHOD\+\_\+\+IDLELINE}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ UART\+\_\+\+WAKEUPMETHOD\+\_\+\+ADDRESSMARK}~((uint32\+\_\+t)0x00000800U)
\item 
\#define \textbf{ UART\+\_\+\+FLAG\+\_\+\+CTS}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+SR\+\_\+\+CTS})
\item 
\#define \textbf{ UART\+\_\+\+FLAG\+\_\+\+LBD}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+SR\+\_\+\+LBD})
\item 
\#define \textbf{ UART\+\_\+\+FLAG\+\_\+\+TXE}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+SR\+\_\+\+TXE})
\item 
\#define \textbf{ UART\+\_\+\+FLAG\+\_\+\+TC}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+SR\+\_\+\+TC})
\item 
\#define \textbf{ UART\+\_\+\+FLAG\+\_\+\+RXNE}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+SR\+\_\+\+RXNE})
\item 
\#define \textbf{ UART\+\_\+\+FLAG\+\_\+\+IDLE}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+SR\+\_\+\+IDLE})
\item 
\#define \textbf{ UART\+\_\+\+FLAG\+\_\+\+ORE}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+SR\+\_\+\+ORE})
\item 
\#define \textbf{ UART\+\_\+\+FLAG\+\_\+\+NE}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+SR\+\_\+\+NE})
\item 
\#define \textbf{ UART\+\_\+\+FLAG\+\_\+\+FE}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+SR\+\_\+\+FE})
\item 
\#define \textbf{ UART\+\_\+\+FLAG\+\_\+\+PE}~((uint32\+\_\+t)\textbf{ USART\+\_\+\+SR\+\_\+\+PE})
\item 
\#define \textbf{ UART\+\_\+\+IT\+\_\+\+PE}~((uint32\+\_\+t)(\textbf{ UART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 28U $\vert$ \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE}))
\item 
\#define \textbf{ UART\+\_\+\+IT\+\_\+\+TXE}~((uint32\+\_\+t)(\textbf{ UART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 28U $\vert$ \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE}))
\item 
\#define \textbf{ UART\+\_\+\+IT\+\_\+\+TC}~((uint32\+\_\+t)(\textbf{ UART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 28U $\vert$ \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE}))
\item 
\#define \textbf{ UART\+\_\+\+IT\+\_\+\+RXNE}~((uint32\+\_\+t)(\textbf{ UART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 28U $\vert$ \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE}))
\item 
\#define \textbf{ UART\+\_\+\+IT\+\_\+\+IDLE}~((uint32\+\_\+t)(\textbf{ UART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 28U $\vert$ \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE}))
\item 
\#define \textbf{ UART\+\_\+\+IT\+\_\+\+LBD}~((uint32\+\_\+t)(\textbf{ UART\+\_\+\+CR2\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 28U $\vert$ \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE}))
\item 
\#define \textbf{ UART\+\_\+\+IT\+\_\+\+CTS}~((uint32\+\_\+t)(\textbf{ UART\+\_\+\+CR3\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 28U $\vert$ \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE}))
\item 
\#define \textbf{ UART\+\_\+\+IT\+\_\+\+ERR}~((uint32\+\_\+t)(\textbf{ UART\+\_\+\+CR3\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 28U $\vert$ \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Reset UART handle gstate \& Rx\+State. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+FLUSH\+\_\+\+DRREGISTER}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DR)
\begin{DoxyCompactList}\small\item\em Flushes the UART DR register. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified UART flag is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the specified UART pending flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+PEFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the UART PE pending flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+FEFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+PEFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the UART FE pending flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+NEFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+PEFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the UART NE pending flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+OREFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+PEFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the UART ORE pending flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+IDLEFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+CLEAR\+\_\+\+PEFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the UART IDLE pending flag. \end{DoxyCompactList}\item 
\#define \textbf{ UART\+\_\+\+IT\+\_\+\+MASK}~((uint32\+\_\+t)0x0000\+FFFFU)
\begin{DoxyCompactList}\small\item\em Enable the specified UART interrupt. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the specified UART interrupt. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+IT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks whether the specified UART interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+HWCONTROL\+\_\+\+CTS\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable CTS flow control This macro allows to enable CTS hardware flow control for a given UART instance, without need to call \doxyref{HAL\+\_\+\+UART\+\_\+\+Init()}{p.}{group___u_a_r_t___exported___functions___group1_gabe47045024787099b0bfa82bbe7b0b6a} function. As involving direct access to UART registers, usage of this macro should be fully endorsed by user. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+HWCONTROL\+\_\+\+CTS\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable CTS flow control This macro allows to disable CTS hardware flow control for a given UART instance, without need to call \doxyref{HAL\+\_\+\+UART\+\_\+\+Init()}{p.}{group___u_a_r_t___exported___functions___group1_gabe47045024787099b0bfa82bbe7b0b6a} function. As involving direct access to UART registers, usage of this macro should be fully endorsed by user. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+HWCONTROL\+\_\+\+RTS\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable RTS flow control This macro allows to enable RTS hardware flow control for a given UART instance, without need to call \doxyref{HAL\+\_\+\+UART\+\_\+\+Init()}{p.}{group___u_a_r_t___exported___functions___group1_gabe47045024787099b0bfa82bbe7b0b6a} function. As involving direct access to UART registers, usage of this macro should be fully endorsed by user. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+HWCONTROL\+\_\+\+RTS\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable RTS flow control This macro allows to disable RTS hardware flow control for a given UART instance, without need to call \doxyref{HAL\+\_\+\+UART\+\_\+\+Init()}{p.}{group___u_a_r_t___exported___functions___group1_gabe47045024787099b0bfa82bbe7b0b6a} function. As involving direct access to UART registers, usage of this macro should be fully endorsed by user. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR3$\vert$= \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT})
\begin{DoxyCompactList}\small\item\em macros to enables the UART\textquotesingle{}s one bit sample method \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR3 \&= (uint16\+\_\+t)$\sim$((uint16\+\_\+t)\textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT}))
\begin{DoxyCompactList}\small\item\em macros to disables the UART\textquotesingle{}s one bit sample method \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 $\vert$=  \textbf{ USART\+\_\+\+CR1\+\_\+\+UE})
\begin{DoxyCompactList}\small\item\em Enable UART. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+UART\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \&=  $\sim$\textbf{ USART\+\_\+\+CR1\+\_\+\+UE})
\begin{DoxyCompactList}\small\item\em Disable UART. \end{DoxyCompactList}\item 
\#define \textbf{ UART\+\_\+\+CR1\+\_\+\+REG\+\_\+\+INDEX}~1U
\begin{DoxyCompactList}\small\item\em UART interruptions flag mask. \end{DoxyCompactList}\item 
\#define \textbf{ UART\+\_\+\+CR2\+\_\+\+REG\+\_\+\+INDEX}~2U
\item 
\#define \textbf{ UART\+\_\+\+CR3\+\_\+\+REG\+\_\+\+INDEX}~3U
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+WORD\+\_\+\+LENGTH}(LENGTH)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+WORD\+\_\+\+LENGTH}(LENGTH)~(((LENGTH) == \textbf{ UART\+\_\+\+WORDLENGTH\+\_\+8B}))
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+STOPBITS}(STOPBITS)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+PARITY}(PARITY)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL}(CONTROL)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+MODE}(MODE)~((((MODE) \& (uint32\+\_\+t)0x0000\+FFF3U) == 0x00U) \&\& ((MODE) != (uint32\+\_\+t)0x00U))
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+OVERSAMPLING}(SAMPLING)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+OVERSAMPLING}(SAMPLING)~(((SAMPLING) == \textbf{ UART\+\_\+\+OVERSAMPLING\+\_\+16}))
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+BREAK\+\_\+\+DETECT\+\_\+\+LENGTH}(LENGTH)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+WAKEUPMETHOD}(WAKEUP)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+BAUDRATE}(BAUDRATE)~((BAUDRATE) $<$ 10500001U)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADDRESS}(ADDRESS)~((ADDRESS) $<$= 0x0\+FU)
\item 
\#define \textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\+\_\+\+PCLK\+\_\+)$\ast$25U)/(4U$\ast$(\+\_\+\+BAUD\+\_\+)))
\item 
\#define \textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING16}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100U)
\item 
\#define \textbf{ UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING16}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING16}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100U)) $\ast$ 16U + 50U) / 100U)
\item 
\#define \textbf{ UART\+\_\+\+BRR\+\_\+\+SAMPLING16}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)
\item 
\#define \textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\+\_\+\+PCLK\+\_\+)$\ast$25U)/(2U$\ast$(\+\_\+\+BAUD\+\_\+)))
\item 
\#define \textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING8}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+))/100U)
\item 
\#define \textbf{ UART\+\_\+\+DIVFRAQ\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)~(((\textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING8}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) -\/ (\textbf{ UART\+\_\+\+DIVMANT\+\_\+\+SAMPLING8}((\+\_\+\+PCLK\+\_\+), (\+\_\+\+BAUD\+\_\+)) $\ast$ 100U)) $\ast$ 8U + 50U) / 100U)
\item 
\#define \textbf{ UART\+\_\+\+BRR\+\_\+\+SAMPLING8}(\+\_\+\+PCLK\+\_\+,  \+\_\+\+BAUD\+\_\+)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def} \{ \newline
\textbf{ HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+RESET} = 0x00U
, \textbf{ HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+READY} = 0x20U
, \textbf{ HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY} = 0x24U
, \textbf{ HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX} = 0x21U
, \newline
\textbf{ HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX} = 0x22U
, \textbf{ HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+RX} = 0x23U
, \textbf{ HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+TIMEOUT} = 0x\+A0U
, \textbf{ HAL\+\_\+\+UART\+\_\+\+STATE\+\_\+\+ERROR} = 0x\+E0U
 \}
\begin{DoxyCompactList}\small\item\em HAL UART State structures definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+Init} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+Half\+Duplex\+\_\+\+Init} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+LIN\+\_\+\+Init} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint32\+\_\+t Break\+Detect\+Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+Multi\+Processor\+\_\+\+Init} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t Address, uint32\+\_\+t Wake\+Up\+Method)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+De\+Init} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void \textbf{ HAL\+\_\+\+UART\+\_\+\+Msp\+Init} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void \textbf{ HAL\+\_\+\+UART\+\_\+\+Msp\+De\+Init} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+Transmit} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+Receive} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+Transmit\+\_\+\+IT} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+Receive\+\_\+\+IT} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+Transmit\+\_\+\+DMA} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+Receive\+\_\+\+DMA} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+DMAPause} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+DMAResume} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+DMAStop} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void \textbf{ HAL\+\_\+\+UART\+\_\+\+IRQHandler} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void \textbf{ HAL\+\_\+\+UART\+\_\+\+Tx\+Cplt\+Callback} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void \textbf{ HAL\+\_\+\+UART\+\_\+\+Tx\+Half\+Cplt\+Callback} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void \textbf{ HAL\+\_\+\+UART\+\_\+\+Rx\+Cplt\+Callback} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void \textbf{ HAL\+\_\+\+UART\+\_\+\+Rx\+Half\+Cplt\+Callback} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
void \textbf{ HAL\+\_\+\+UART\+\_\+\+Error\+Callback} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+LIN\+\_\+\+Send\+Break} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+Multi\+Processor\+\_\+\+Enter\+Mute\+Mode} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+Multi\+Processor\+\_\+\+Exit\+Mute\+Mode} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+Half\+Duplex\+\_\+\+Enable\+Transmitter} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+Half\+Duplex\+\_\+\+Enable\+Receiver} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
\textbf{ HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def} \textbf{ HAL\+\_\+\+UART\+\_\+\+Get\+State} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+UART\+\_\+\+Get\+Error} (\textbf{ UART\+\_\+\+Handle\+Type\+Def} $\ast$huart)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of UART HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
06-\/May-\/2016
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2016 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 