
Selected circuits
===================
 - **Circuit**: 8x5-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x5u_4E8 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x5u_4E8.v)]  [[C](mul8x5u_4E8.c)] |
| mul8x5u_00N | 0.0031 | 0.012 | 25.00 | 0.10 | 0.25 |  [[Verilog](mul8x5u_00N.v)]  [[C](mul8x5u_00N.c)] |
| mul8x5u_4B0 | 0.012 | 0.061 | 50.00 | 0.39 | 2.2 |  [[Verilog](mul8x5u_4B0.v)]  [[C](mul8x5u_4B0.c)] |
| mul8x5u_59A | 0.035 | 0.11 | 75.98 | 0.98 | 15 |  [[Verilog](mul8x5u_59A.v)]  [[C](mul8x5u_59A.c)] |
| mul8x5u_2UN | 0.10 | 0.40 | 85.21 | 2.40 | 110 |  [[Verilog](mul8x5u_2UN.v)]  [[C](mul8x5u_2UN.c)] |
| mul8x5u_3YD | 0.31 | 1.10 | 92.87 | 5.91 | 1058 |  [[Verilog](mul8x5u_3YD.v)]  [[C](mul8x5u_3YD.c)] |
| mul8x5u_2E0 | 0.95 | 4.00 | 95.95 | 15.33 | 9573 |  [[Verilog](mul8x5u_2E0.v)]  [[C](mul8x5u_2E0.c)] |
| mul8x5u_14C | 2.75 | 11.49 | 96.39 | 31.14 | 82463 |  [[Verilog](mul8x5u_14C.v)]  [[C](mul8x5u_14C.c)] |
| mul8x5u_0AP | 8.06 | 29.46 | 96.47 | 65.69 | 759638 |  [[Verilog](mul8x5u_0AP.v)]  [[C](mul8x5u_0AP.c)] |
| mul8x5u_541 | 24.12 | 96.50 | 96.50 | 100.00 | 70690.462e2 |  [[Verilog](mul8x5u_541.v)]  [[C](mul8x5u_541.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina and Z. Vasicek, "Libraries of Approximate Circuits: Design and Application in CNN Accelerators"

             