// Seed: 1351888491
module module_0 #(
    parameter id_1 = 32'd45,
    parameter id_6 = 32'd83,
    parameter id_8 = 32'd73
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    module_0
);
  output wire _id_8;
  output logic [7:0] id_7;
  inout wire _id_6;
  assign module_1.id_1 = 0;
  inout wire id_5;
  output supply1 id_4;
  inout wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire id_9;
  logic [id_6 : id_8] id_10;
  logic id_11 = id_6;
  logic [1 'd0 : 1] id_12;
  ;
  logic id_13;
  assign id_4 = 1 - -1;
  logic id_14;
  ;
  wire id_15;
endmodule
module module_1 #(
    parameter id_19 = 32'd92,
    parameter id_3  = 32'd30
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output reg id_4;
  inout wire _id_3;
  input wire id_2;
  output reg id_1;
  assign id_1 = id_2;
  bit ["" : 1] id_9;
  wire id_10;
  initial begin : LABEL_0
    if (-1 != 1)
      if (-1) id_9 <= id_6;
      else begin : LABEL_1
        id_9#(.id_7(-1)) = id_10;
        id_4 = id_6;
        id_1 <= id_5 & id_10;
      end
  end
  wand id_11 = -1 ^ 1;
  parameter id_12 = 1;
  assign id_6 = id_12 - id_2;
  logic id_13;
  wire  id_14;
  ;
  wire id_15;
  wand id_16 = 1;
  localparam id_17 = (-1'b0);
  logic id_18;
  ;
  assign id_18[-1] = id_6;
  parameter id_19 = 1;
  wire id_20;
  logic [id_19 : id_3] id_21 = -1'b0;
  logic [7:0] id_22;
  ;
  assign id_6 = 1 - id_12;
  module_0 modCall_1 (
      id_19,
      id_16,
      id_7,
      id_17,
      id_20,
      id_19,
      id_22,
      id_19
  );
  assign id_7 = id_19;
  specify
    (id_23 => id_24) = ({id_14, id_12}, id_22  : id_5  : (id_22[1*1/1+1'h0]));
  endspecify
endmodule
