// Seed: 1533362463
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input logic id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5,
    output wire id_6,
    input supply0 id_7,
    input tri id_8,
    output wor id_9,
    input tri0 id_10
);
  reg id_12, id_13;
  id_14(
      .id_0(1'b0), .id_1(id_9), .id_2(id_8), .id_3(1), .id_4(id_12), .id_5(1'h0)
  );
  uwire id_15;
  module_0(
      id_15, id_15, id_15
  );
  always @(posedge (id_15 & ~id_2) or posedge 1) begin
    id_12 <= id_2;
  end
  assign id_13 = 1;
  tri id_16 = 1;
endmodule
