Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/jan/Projekte/RFStuff/FPGA/ADC/FFT_test_isim_beh.exe -prj /home/jan/Projekte/RFStuff/FPGA/ADC/FFT_test_beh.prj work.FFT_test 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/WindowingMult.vhd" into library work
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/SingleBinFFT.vhd" into library work
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/FFT_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 109500 KB
Fuse CPU Usage: 960 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package textio
Compiling package bip_utils_pkg_v2_0
Compiling package mult_gen_pkg_v11_2
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity mult_gen_v11_2 [\mult_gen_v11_2(0,0,"spartan6",1...]
Compiling architecture windowingmult_a of entity WindowingMult [windowingmult_default]
Compiling architecture behavioral of entity SingleBinFFT [singlebinfft_default]
Compiling architecture behavior of entity fft_test
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable /home/jan/Projekte/RFStuff/FPGA/ADC/FFT_test_isim_beh.exe
Fuse Memory Usage: 695544 KB
Fuse CPU Usage: 1250 ms
GCC CPU Usage: 5590 ms
