Subprocess had a non-zero exit.
Last 10 line(s):
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/axi_fifo.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/axi_fifo.sv' to AST representation.
Storing AST representation for module `$abstract\axi_fifo'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/pixel_processor.sv
/home/asic/workspace/lab3/rtl/pixel_processor.sv:238: ERROR: syntax error, unexpected '{'

Full log file: 'runs/RUN_2025-05-10_05-43-39/05-yosys-jsonheader/yosys-jsonheader.log'
