-v $(USER_PROJECT_VERILOG)/gl/user_project_wrapper.v
-v $(USER_PROJECT_VERILOG)/gl/scan_controller.v
-v $(USER_PROJECT_VERILOG)/gl/scanchain.v
-v $(USER_PROJECT_VERILOG)/gl/tt_um_urish_simon.v
-v $(USER_PROJECT_VERILOG)/gl/tt_um_MichaelBell_hovalaag.v
-v $(USER_PROJECT_VERILOG)/gl/tt_um_as1802.v
-v $(USER_PROJECT_VERILOG)/gl/tt_um_urish_dffram.v
-v $(USER_PROJECT_VERILOG)/gl/tt_um_cam.v
-v $(USER_PROJECT_VERILOG)/gl/tt_um_TrainLED2_top.v
-v $(USER_PROJECT_VERILOG)/gl/tt_um_moyes0_top_module.v
