<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='85' type='bool'/>
<offset>1288</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='82'>// A subregister index is &quot;artificial&quot; if every subregister obtained
    // from applying this index is artificial. Artificial subregister
    // indexes are not used to create new register classes.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='54' u='w' c='_ZN4llvm18CodeGenSubRegIndexC1EPNS_6RecordEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='65' u='w' c='_ZN4llvm18CodeGenSubRegIndexC1ENS_9StringRefES1_j'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='280' u='w' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='399' u='r' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1169' u='w' c='_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2171' u='r' c='_ZN4llvm14CodeGenRegBank23inferSubClassWithSubRegEPNS_20CodeGenRegisterClassE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2182' u='r' c='_ZN4llvm14CodeGenRegBank23inferSubClassWithSubRegEPNS_20CodeGenRegisterClassE'/>
