m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gerard/Desktop/clase/TFG/proyecto/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Ealtera_sdram_partner_module
Z0 w1591017505
Z1 DPx9 altera_mf 20 altera_mf_components 0 22 @6M>I48X_jBQDo@?W=TN93
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z7 DPx6 altera 25 altera_europa_support_lib 0 22 0fe0fih?=>]L^>K=F;U9l3
Z8 d/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Z9 8./../disenyo_qsys_tb/simulation/submodules/altera_sdram_partner_module.vhd
Z10 F./../disenyo_qsys_tb/simulation/submodules/altera_sdram_partner_module.vhd
l0
L32
V7P5LKj3L?TfPVl;2F^ee=1
!s100 m;2Bz=DAN;4;2ZTGJCF_j1
Z11 OV;C;10.5b;63
32
Z12 !s110 1591017516
!i10b 1
Z13 !s108 1591017516.000000
Z14 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/altera_sdram_partner_module.vhd|-work|new_sdram_controller_0_my_partner|
Z15 !s107 ./../disenyo_qsys_tb/simulation/submodules/altera_sdram_partner_module.vhd|
!i113 1
Z16 o-work new_sdram_controller_0_my_partner
Z17 tExplicit 1 CvgOpt 0
Aeuropa
R1
R2
R3
R4
R5
R6
R7
Z18 DEx4 work 27 altera_sdram_partner_module 0 22 7P5LKj3L?TfPVl;2F^ee=1
l211
L54
Z19 V3K5F[PP>4G:If]z=XQEV<3
Z20 !s100 Zh:odemWKf;@?bo5`NY<X0
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
