<stg><name>out_stream_merge</name>


<trans_list>

<trans id="314" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="3" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="9" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:7 %input_ch_idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %input_ch_idx

]]></Node>
<StgValue><ssdm name="input_ch_idx_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
entry:43 %p_shl2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %input_ch_idx_read, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="7">
<![CDATA[
entry:44 %p_shl2_cast3 = zext i7 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl2_cast3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="7">
<![CDATA[
entry:45 %p_shl2_cast = zext i7 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
entry:46 %p_shl3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %input_ch_idx_read, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="5">
<![CDATA[
entry:47 %p_shl3_cast = zext i5 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:48 %kernel_idx = sub i8 %p_shl2_cast, i8 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="kernel_idx"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
entry:51 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %input_ch_idx_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="9">
<![CDATA[
entry:52 %zext_ln299 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:53 %sub_ln299 = sub i10 %zext_ln299, i10 %p_shl2_cast3

]]></Node>
<StgValue><ssdm name="sub_ln299"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %tmp_236 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %sub_ln299, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:55 %icmp_ln299 = icmp_slt  i5 %tmp_236, i5 1

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:56 %br_ln299 = br i1 %icmp_ln299, void %for.inc, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then:0 %icmp_ln300 = icmp_eq  i4 %input_ch_idx_read, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:1 %br_ln300 = br i1 %icmp_ln300, void %V.i1221.case.24, void %V.i1221.case.0

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i1221.case.24:0 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_24, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
V.i1221.case.24:1 %br_ln300 = br void %V.i1221.exit

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i1221.case.0:0 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
V.i1221.case.0:1 %br_ln300 = br void %V.i1221.exit

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
V.i1221.exit:0 %empty = phi i1 %tmp, void %V.i1221.case.0, i1 %tmp_s, void %V.i1221.case.24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i1221.exit:1 %br_ln300 = br i1 %empty, void %if.end47, void %if.then4

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i71624.case.27:3 %tmp_118 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_27, i32 1

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i71624.case.3:3 %tmp_117 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_3, i32 1

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %or_ln299 = or i10 %sub_ln299, i10 4

]]></Node>
<StgValue><ssdm name="or_ln299"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="10">
<![CDATA[
for.inc:2 %sext_ln299 = sext i10 %or_ln299

]]></Node>
<StgValue><ssdm name="sext_ln299"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:3 %tmp_237 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %or_ln299, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:4 %icmp_ln299_1 = icmp_slt  i5 %tmp_237, i5 1

]]></Node>
<StgValue><ssdm name="icmp_ln299_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln299 = br i1 %icmp_ln299_1, void %for.inc.1, void %if.then.1

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then.1:0 %icmp_ln300_1 = icmp_eq  i4 %input_ch_idx_read, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln300_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.1:1 %br_ln300 = br i1 %icmp_ln300_1, void %V.i12.117.case.28, void %V.i12.117.case.4

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i12.117.case.28:0 %tmp_120 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_28, i32 1

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
V.i12.117.case.28:1 %br_ln300 = br void %V.i12.117.exit

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i12.117.case.4:0 %tmp_119 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_4, i32 1

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
V.i12.117.case.4:1 %br_ln300 = br void %V.i12.117.exit

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.1:1 %add_ln299 = add i11 %sext_ln299, i11 4

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.1:2 %tmp_238 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.1:3 %icmp_ln299_2 = icmp_slt  i6 %tmp_238, i6 1

]]></Node>
<StgValue><ssdm name="icmp_ln299_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:4 %br_ln299 = br i1 %icmp_ln299_2, void %for.inc.2, void %if.then.2

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then.2:0 %tmp_123 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_8, i32 1

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.2:1 %br_ln300 = br i1 %tmp_123, void %if.end47.2, void %if.then4.2

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then4.2:3 %tmp_124 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_11, i32 1

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.2:1 %add_ln299_1 = add i11 %sext_ln299, i11 8

]]></Node>
<StgValue><ssdm name="add_ln299_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.2:2 %tmp_239 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299_1, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2:3 %icmp_ln299_3 = icmp_slt  i6 %tmp_239, i6 1

]]></Node>
<StgValue><ssdm name="icmp_ln299_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:4 %br_ln299 = br i1 %icmp_ln299_3, void %for.inc.3, void %if.then.3

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then.3:0 %tmp_125 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_1213, i32 1

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.3:1 %br_ln300 = br i1 %tmp_125, void %if.end47.3, void %if.then4.3

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then4.3:3 %tmp_126 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_15, i32 1

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.3:1 %add_ln299_2 = add i11 %sext_ln299, i11 12

]]></Node>
<StgValue><ssdm name="add_ln299_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.3:2 %tmp_240 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299_2, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.3:3 %icmp_ln299_4 = icmp_slt  i6 %tmp_240, i6 1

]]></Node>
<StgValue><ssdm name="icmp_ln299_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.3:4 %br_ln299 = br i1 %icmp_ln299_4, void %for.inc.4, void %if.then.4

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.4:1 %add_ln299_3 = add i11 %sext_ln299, i11 16

]]></Node>
<StgValue><ssdm name="add_ln299_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.4:2 %tmp_241 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln299_3, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.4:3 %icmp_ln299_5 = icmp_slt  i6 %tmp_241, i6 1

]]></Node>
<StgValue><ssdm name="icmp_ln299_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.4:4 %br_ln299 = br i1 %icmp_ln299_5, void %for.end, void %if.then.5

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then4:0 %br_ln304 = br i1 %icmp_ln300, void %V.i71624.case.27, void %V.i71624.case.3

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i71624.case.27:0 %curr_output_data_sub_data_0_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_24

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i71624.case.27:1 %curr_output_data_sub_data_1_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_25

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i71624.case.27:2 %curr_output_data_sub_data_2_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_26

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
V.i71624.case.27:4 %br_ln309 = br void %V.i71624.exit

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i71624.case.3:0 %out_stream_group_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_0

]]></Node>
<StgValue><ssdm name="out_stream_group_0_read"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i71624.case.3:1 %out_stream_group_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_1

]]></Node>
<StgValue><ssdm name="out_stream_group_1_read"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i71624.case.3:2 %out_stream_group_2_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_2

]]></Node>
<StgValue><ssdm name="out_stream_group_2_read"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
V.i71624.case.3:4 %br_ln309 = br void %V.i71624.exit

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
V.i71624.exit:3 %empty_79 = phi i1 %tmp_117, void %V.i71624.case.3, i1 %tmp_118, void %V.i71624.case.27

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
<literal name="empty_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then25:0 %br_ln311 = br i1 %icmp_ln300, void %V.i71624.case.2742, void %V.i71624.case.341

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
V.i12.117.exit:0 %empty_80 = phi i1 %tmp_119, void %V.i12.117.case.4, i1 %tmp_120, void %V.i12.117.case.28

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i12.117.exit:1 %br_ln300 = br i1 %empty_80, void %if.end47.1, void %if.then4.1

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i716.120.case.31:3 %tmp_122 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_31, i32 1

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V.i716.120.case.7:3 %tmp_121 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_7, i32 1

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then4.2:4 %br_ln309 = br i1 %tmp_124, void %if.end.2, void %if.then25.2

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then4.3:4 %br_ln309 = br i1 %tmp_126, void %if.end.3, void %if.then25.3

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then.4:0 %tmp_127 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_16, i32 1

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.4:1 %br_ln300 = br i1 %tmp_127, void %if.end47.4, void %if.then4.4

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then4.4:3 %tmp_128 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_19, i32 1

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then4.4:4 %br_ln309 = br i1 %tmp_128, void %if.end.4, void %if.then25.4

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:0 %fold_output_ch_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %fold_output_ch

]]></Node>
<StgValue><ssdm name="fold_output_ch_read"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1 %last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %last

]]></Node>
<StgValue><ssdm name="last_read"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:2 %curr_input_6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %curr_input_6

]]></Node>
<StgValue><ssdm name="curr_input_6_read"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:3 %curr_input_5_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %curr_input_5

]]></Node>
<StgValue><ssdm name="curr_input_5_read"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:4 %curr_input_3_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %curr_input_3

]]></Node>
<StgValue><ssdm name="curr_input_3_read"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %curr_input_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %curr_input_2

]]></Node>
<StgValue><ssdm name="curr_input_2_read"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %curr_input_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %curr_input_1

]]></Node>
<StgValue><ssdm name="curr_input_1_read"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="4">
<![CDATA[
entry:8 %fold_output_ch_cast = zext i4 %fold_output_ch_read

]]></Node>
<StgValue><ssdm name="fold_output_ch_cast"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:9 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_1

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_31, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_30, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_29, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_28, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_27, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_26, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_25, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_24, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_2325, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_22, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_21, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_20, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_19, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_18, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_17, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_16, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_15, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_14, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_13, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_1213, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_11, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_10, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_9, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_8, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_7, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_6, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_5, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_4, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_3, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_2, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_1, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_0, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="8" op_6_bw="8" op_7_bw="64" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %outStream_V_dest_V, i5 %outStream_V_id_V, i1 %outStream_V_last_V, i2 %outStream_V_user_V, i8 %outStream_V_strb_V, i8 %outStream_V_keep_V, i64 %outStream_V_data_V, void @empty_17, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:49 %sub = add i5 %fold_output_ch_cast, i5 31

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="5">
<![CDATA[
entry:50 %sext_ln298 = sext i5 %sub

]]></Node>
<StgValue><ssdm name="sext_ln298"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
V.i71624.exit:0 %tmp_data_sub_data_2_V = phi i16 %out_stream_group_2_read, void %V.i71624.case.3, i16 %curr_output_data_sub_data_2_V, void %V.i71624.case.27

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_2_V"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
V.i71624.exit:1 %tmp_data_sub_data_0_V = phi i16 %out_stream_group_0_read, void %V.i71624.case.3, i16 %curr_output_data_sub_data_0_V, void %V.i71624.case.27

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_0_V"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
V.i71624.exit:2 %tmp_data_sub_data_1_V = phi i16 %out_stream_group_1_read, void %V.i71624.case.3, i16 %curr_output_data_sub_data_1_V, void %V.i71624.case.27

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_1_V"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i71624.exit:4 %br_ln309 = br i1 %empty_79, void %if.end, void %if.then25

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i71624.case.2742:0 %out_stream_group_27_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_27

]]></Node>
<StgValue><ssdm name="out_stream_group_27_read"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
V.i71624.case.2742:1 %br_ln311 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="1"/>
<literal name="empty" val="1"/>
<literal name="empty_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i71624.case.341:0 %out_stream_group_3_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_3

]]></Node>
<StgValue><ssdm name="out_stream_group_3_read"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln300" val="1"/>
<literal name="empty" val="1"/>
<literal name="empty_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
V.i71624.case.341:1 %br_ln311 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
if.end:0 %curr_output_data_sub_data_3_V_8 = phi i16 %out_stream_group_3_read, void %V.i71624.case.341, i16 %out_stream_group_27_read, void %V.i71624.case.2742, i16 0, void %V.i71624.exit

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V_8"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end:1 %icmp_ln322 = icmp_eq  i8 %kernel_idx, i8 %sext_ln298

]]></Node>
<StgValue><ssdm name="icmp_ln322"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end:2 %curr_output_last_V = and i1 %icmp_ln322, i1 %last_read

]]></Node>
<StgValue><ssdm name="curr_output_last_V"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
if.end:3 %p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_8, i16 %tmp_data_sub_data_2_V, i16 %tmp_data_sub_data_1_V, i16 %tmp_data_sub_data_0_V

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
if.end:4 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_s, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V, i5 %curr_input_5_read, i6 %curr_input_6_read

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
if.end:5 %br_ln331 = br void %if.end47

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:0 %kernel_idx_1 = or i8 %kernel_idx, i8 1

]]></Node>
<StgValue><ssdm name="kernel_idx_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then4.1:0 %br_ln304 = br i1 %icmp_ln300_1, void %V.i716.120.case.31, void %V.i716.120.case.7

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i716.120.case.31:0 %curr_output_data_sub_data_0_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_28

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V_2"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i716.120.case.31:1 %curr_output_data_sub_data_1_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_29

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i716.120.case.31:2 %curr_output_data_sub_data_2_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_30

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
V.i716.120.case.31:4 %br_ln309 = br void %V.i716.120.exit

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i716.120.case.7:0 %out_stream_group_4_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_4

]]></Node>
<StgValue><ssdm name="out_stream_group_4_read"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i716.120.case.7:1 %out_stream_group_5_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_5

]]></Node>
<StgValue><ssdm name="out_stream_group_5_read"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
V.i716.120.case.7:2 %out_stream_group_6_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_6

]]></Node>
<StgValue><ssdm name="out_stream_group_6_read"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
V.i716.120.case.7:4 %br_ln309 = br void %V.i716.120.exit

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
V.i716.120.exit:3 %empty_81 = phi i1 %tmp_121, void %V.i716.120.case.7, i1 %tmp_122, void %V.i716.120.case.31

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then25.1:0 %br_ln311 = br i1 %icmp_ln300_1, void %V.i716.120.case.3137, void %V.i716.120.case.736

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.1:1 %icmp_ln322_1 = icmp_eq  i8 %kernel_idx_1, i8 %sext_ln298

]]></Node>
<StgValue><ssdm name="icmp_ln322_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.1:2 %curr_output_last_V_1 = and i1 %icmp_ln322_1, i1 %last_read

]]></Node>
<StgValue><ssdm name="curr_output_last_V_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1:0 %kernel_idx_2 = add i8 %kernel_idx, i8 2

]]></Node>
<StgValue><ssdm name="kernel_idx_2"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.2:1 %icmp_ln322_2 = icmp_eq  i8 %kernel_idx_2, i8 %sext_ln298

]]></Node>
<StgValue><ssdm name="icmp_ln322_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.2:2 %curr_output_last_V_2 = and i1 %icmp_ln322_2, i1 %last_read

]]></Node>
<StgValue><ssdm name="curr_output_last_V_2"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2:0 %kernel_idx_3 = add i8 %kernel_idx, i8 3

]]></Node>
<StgValue><ssdm name="kernel_idx_3"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.3:1 %icmp_ln322_3 = icmp_eq  i8 %kernel_idx_3, i8 %sext_ln298

]]></Node>
<StgValue><ssdm name="icmp_ln322_3"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.3:2 %curr_output_last_V_3 = and i1 %icmp_ln322_3, i1 %last_read

]]></Node>
<StgValue><ssdm name="curr_output_last_V_3"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.3:0 %kernel_idx_4 = add i8 %kernel_idx, i8 4

]]></Node>
<StgValue><ssdm name="kernel_idx_4"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.4:1 %icmp_ln322_4 = icmp_eq  i8 %kernel_idx_4, i8 %sext_ln298

]]></Node>
<StgValue><ssdm name="icmp_ln322_4"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.4:2 %curr_output_last_V_4 = and i1 %icmp_ln322_4, i1 %last_read

]]></Node>
<StgValue><ssdm name="curr_output_last_V_4"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.4:0 %kernel_idx_5 = add i8 %kernel_idx, i8 5

]]></Node>
<StgValue><ssdm name="kernel_idx_5"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then.5:0 %tmp_129 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_20, i32 1

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.5:1 %br_ln300 = br i1 %tmp_129, void %if.end47.5, void %if.then4.5

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then4.5:3 %tmp_130 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %out_stream_group_2325, i32 1

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then4.5:4 %br_ln309 = br i1 %tmp_130, void %if.end.5, void %if.then25.5

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.5:1 %icmp_ln322_5 = icmp_eq  i8 %kernel_idx_5, i8 %sext_ln298

]]></Node>
<StgValue><ssdm name="icmp_ln322_5"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.5:2 %curr_output_last_V_5 = and i1 %icmp_ln322_5, i1 %last_read

]]></Node>
<StgValue><ssdm name="curr_output_last_V_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
if.end47:0 %br_ln300 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
if.end47.1:0 %br_ln300 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
if.end47.2:0 %br_ln300 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
if.end47.3:0 %br_ln300 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
if.end47.4:0 %br_ln300 = br void %for.inc.4

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
if.end47.5:0 %br_ln300 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0">
<![CDATA[
for.end:0 %ret_ln334 = ret

]]></Node>
<StgValue><ssdm name="ret_ln334"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
V.i716.120.exit:0 %tmp_data_sub_data_2_V_1 = phi i16 %out_stream_group_6_read, void %V.i716.120.case.7, i16 %curr_output_data_sub_data_2_V_2, void %V.i716.120.case.31

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_2_V_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
V.i716.120.exit:1 %tmp_data_sub_data_0_V_1 = phi i16 %out_stream_group_4_read, void %V.i716.120.case.7, i16 %curr_output_data_sub_data_0_V_2, void %V.i716.120.case.31

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_0_V_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
V.i716.120.exit:2 %tmp_data_sub_data_1_V_1 = phi i16 %out_stream_group_5_read, void %V.i716.120.case.7, i16 %curr_output_data_sub_data_1_V_2, void %V.i716.120.case.31

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_1_V_1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i716.120.exit:4 %br_ln309 = br i1 %empty_81, void %if.end.1, void %if.then25.1

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="empty_80" val="1"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i716.120.case.3137:0 %out_stream_group_31_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_31

]]></Node>
<StgValue><ssdm name="out_stream_group_31_read"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="empty_80" val="1"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
V.i716.120.case.3137:1 %br_ln311 = br void %if.end.1

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="1"/>
<literal name="empty_80" val="1"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
V.i716.120.case.736:0 %out_stream_group_7_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_7

]]></Node>
<StgValue><ssdm name="out_stream_group_7_read"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="icmp_ln300_1" val="1"/>
<literal name="empty_80" val="1"/>
<literal name="empty_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
V.i716.120.case.736:1 %br_ln311 = br void %if.end.1

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
if.end.1:0 %curr_output_data_sub_data_3_V_9 = phi i16 %out_stream_group_7_read, void %V.i716.120.case.736, i16 %out_stream_group_31_read, void %V.i716.120.case.3137, i16 0, void %V.i716.120.exit

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V_9"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
if.end.1:3 %p_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_9, i16 %tmp_data_sub_data_2_V_1, i16 %tmp_data_sub_data_1_V_1, i16 %tmp_data_sub_data_0_V_1

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6" op_15_bw="0">
<![CDATA[
if.end.1:4 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_8, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_1, i5 %curr_input_5_read, i6 %curr_input_6_read

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_1" val="1"/>
<literal name="empty_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
if.end.1:5 %br_ln331 = br void %if.end47.1

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then25.2:0 %curr_output_data_sub_data_3_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_11

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
if.then25.2:1 %br_ln312 = br void %if.end.2

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="196" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then4.2:0 %curr_output_data_sub_data_0_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_8

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V_7"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then4.2:1 %curr_output_data_sub_data_1_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_9

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V_7"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then4.2:2 %curr_output_data_sub_data_2_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_10

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V_7"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end.2:0 %curr_output_data_sub_data_3_V_10 = phi i16 %curr_output_data_sub_data_3_V, void %if.then25.2, i16 0, void %if.then4.2

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V_10"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
if.end.2:3 %p_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_10, i16 %curr_output_data_sub_data_2_V_7, i16 %curr_output_data_sub_data_1_V_7, i16 %curr_output_data_sub_data_0_V_7

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.end.2:4 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_9, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_2, i5 %curr_input_5_read, i6 %curr_input_6_read

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_2" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
if.end.2:5 %br_ln331 = br void %if.end47.2

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then25.3:0 %curr_output_data_sub_data_3_V_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_15

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V_2"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
if.then25.3:1 %br_ln312 = br void %if.end.3

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="205" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then4.3:0 %curr_output_data_sub_data_0_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_1213

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V_8"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then4.3:1 %curr_output_data_sub_data_1_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_13

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V_8"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then4.3:2 %curr_output_data_sub_data_2_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_14

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V_8"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end.3:0 %curr_output_data_sub_data_3_V_11 = phi i16 %curr_output_data_sub_data_3_V_2, void %if.then25.3, i16 0, void %if.then4.3

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V_11"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
if.end.3:3 %p_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_11, i16 %curr_output_data_sub_data_2_V_8, i16 %curr_output_data_sub_data_1_V_8, i16 %curr_output_data_sub_data_0_V_8

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
if.end.3:4 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_10, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_3, i5 %curr_input_5_read, i6 %curr_input_6_read

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_3" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
if.end.3:5 %br_ln331 = br void %if.end47.3

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then25.4:0 %curr_output_data_sub_data_3_V_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_19

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V_4"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
if.then25.4:1 %br_ln312 = br void %if.end.4

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="214" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then4.4:0 %curr_output_data_sub_data_0_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_16

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V_9"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then4.4:1 %curr_output_data_sub_data_1_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_17

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V_9"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then4.4:2 %curr_output_data_sub_data_2_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_18

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V_9"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end.4:0 %curr_output_data_sub_data_3_V_12 = phi i16 %curr_output_data_sub_data_3_V_4, void %if.then25.4, i16 0, void %if.then4.4

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V_12"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
if.end.4:3 %p_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_12, i16 %curr_output_data_sub_data_2_V_9, i16 %curr_output_data_sub_data_1_V_9, i16 %curr_output_data_sub_data_0_V_9

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.end.4:4 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_11, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_4, i5 %curr_input_5_read, i6 %curr_input_6_read

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_4" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
if.end.4:5 %br_ln331 = br void %if.end47.4

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then25.5:0 %curr_output_data_sub_data_3_V_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_2325

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V_6"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
if.then25.5:1 %br_ln312 = br void %if.end.5

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="223" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then4.5:0 %curr_output_data_sub_data_0_V_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_20

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V_10"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then4.5:1 %curr_output_data_sub_data_1_V_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_21

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V_10"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then4.5:2 %curr_output_data_sub_data_2_V_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_group_22

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V_10"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end.5:0 %curr_output_data_sub_data_3_V_13 = phi i16 %curr_output_data_sub_data_3_V_6, void %if.then25.5, i16 0, void %if.then4.5

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V_13"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
if.end.5:3 %p_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V_13, i16 %curr_output_data_sub_data_2_V_10, i16 %curr_output_data_sub_data_1_V_10, i16 %curr_output_data_sub_data_0_V_10

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
if.end.5:4 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_12, i8 %curr_input_1_read, i8 %curr_input_2_read, i2 %curr_input_3_read, i1 %curr_output_last_V_5, i5 %curr_input_5_read, i6 %curr_input_6_read

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299_5" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
if.end.5:5 %br_ln331 = br void %if.end47.5

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
