m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/simulation/modelsim
vALU
Z1 !s110 1738982804
!i10b 1
!s100 LF;<KBR>G?];Dm92Tm1530
IEG>b?hz_?371jk_>AQFKG0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1738964596
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1738982804.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1
Z7 tCvgOpt 0
n@a@l@u
varithmetic_shift_right
R1
!i10b 1
!s100 OTG26kiX05Umll:1`6mzU0
I3LiJFGAGz3Mc8B?4H=QmC1
R2
R0
Z8 w1738718929
Z9 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
Z10 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
L0 19
R3
r1
!s85 0
31
R4
Z11 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
Z12 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
!i113 1
R5
R6
R7
vBus
Z13 !s110 1738982803
!i10b 1
!s100 6;jEP8h:@@RPaCa@h<::23
Ij;biRi1N44HT0nJ?TmX`c2
R2
R0
w1738981983
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v
L0 1
R3
r1
!s85 0
31
Z14 !s108 1738982803.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v|
!i113 1
R5
R6
R7
n@bus
vCLA_32bit
R1
!i10b 1
!s100 <9QI01@5FeBzMWbDQNZ4R3
IEZzngDhG^0oS?g3LFg2402
R2
R0
w1738702138
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!i113 1
R5
R6
R7
n@c@l@a_32bit
vCLA_4bit
R1
!i10b 1
!s100 PS5zo>S@ogBiHK<b4ZQhD3
IQ0SC6YnLikiMOzUnFj4Uo0
R2
R0
w1738113387
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!i113 1
R5
R6
R7
n@c@l@a_4bit
vDatapath
Z15 !s110 1738982805
!i10b 1
!s100 UZFd;N=?LXVnK2JcZG1?Z2
Id6I]RZNOmXdO^DWbR00I80
R2
R0
w1738978646
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v
L0 1
R3
r1
!s85 0
31
Z16 !s108 1738982805.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v|
!i113 1
R5
R6
R7
n@datapath
vDatapath_tb
R15
!i10b 1
!s100 IXOAjLZb54BYB?L?c9`LC2
I0ic?VK0CZDYO=90:zkZ8E1
R2
R0
w1738980303
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_tb.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_tb.v
L0 3
R3
r1
!s85 0
31
R16
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_tb.v|
!i113 1
R5
R6
R7
n@datapath_tb
vlogic_and
R15
!i10b 1
!s100 LZMia17Gc:=_HO8?f7Yk[1
IUQo4f3@15U?68NF@[2W`]2
R2
R0
Z17 w1738717129
Z18 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v
Z19 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v
L0 1
R3
r1
!s85 0
31
R4
Z20 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v|
Z21 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v|
!i113 1
R5
R6
R7
vlogic_negate
R15
!i10b 1
!s100 <0b`JkKQnBQEOPHf36n[b1
IN]DBRJE;D=JbF2J_`gN2F3
R2
R0
R17
R18
R19
L0 25
R3
r1
!s85 0
31
R4
R20
R21
!i113 1
R5
R6
R7
vlogic_not
R15
!i10b 1
!s100 bk:HA3[BF<T32o^QT^<kB3
IXF<9<[oI7dk22:ZAAZeKa2
R2
R0
R17
R18
R19
L0 17
R3
r1
!s85 0
31
R4
R20
R21
!i113 1
R5
R6
R7
vlogic_or
R15
!i10b 1
!s100 F1Y3eWJEhNzhBIZmlYYBB1
IMS4ODc=:O8K1bYECEfFL60
R2
R0
R17
R18
R19
L0 9
R3
r1
!s85 0
31
R4
R20
R21
!i113 1
R5
R6
R7
vMemoryDataRegister
R13
!i10b 1
!s100 Q9kQBAe[IVaK;nk6Ue2kG3
IW6K3SI<BgA`W48_e<L_6R0
R2
R0
w1738982181
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v
L0 1
R3
r1
!s85 0
31
R14
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v|
!i113 1
R5
R6
R7
n@memory@data@register
vNRdiv
R15
!i10b 1
!s100 cMi[Y20g[`nE@GiQlo]Se0
ImM8]Oj]2DlP;?mRjFKjHP0
R2
R0
w1738955720
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v
L0 1
R3
r1
!s85 0
31
R16
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v|
!i113 1
R5
R6
R7
n@n@rdiv
vpc_register
R15
!i10b 1
!s100 BQ[4CCXk[Q<^akW?HMPfb0
IjM_c:YHf<FSOZdI3<;?XK2
R2
R0
w1738982186
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v
L0 1
R3
r1
!s85 0
31
R16
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v|
!i113 1
R5
R6
R7
vregister
R13
!i10b 1
!s100 2FeRIK3J`F8dJz7DQc6kW3
I]@Eh=z5@g:m7PInW>2UYK2
R2
R0
w1738982147
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v
L0 1
R3
r1
!s85 0
31
R14
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v|
!i113 1
R5
R6
R7
vrotate_left
R1
!i10b 1
!s100 Ko@1dLh_FjhldhJ3gN;D83
IbNb0`m469Znh78kDYkLgZ2
R2
R0
R8
R9
R10
L0 28
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R6
R7
vrotate_right
R1
!i10b 1
!s100 EFP@UeZZ7Z08f[I;Pg2KS2
IBglPmg1ZO<Z3>QSg9h[9_2
R2
R0
R8
R9
R10
L0 41
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R6
R7
vshift_left
R1
!i10b 1
!s100 <ITFWA^[QEVAlziad6YAF0
II@9T:hX[_GbH`^?dV9=nD2
R2
R0
R8
R9
R10
L0 1
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R6
R7
vshift_right
R1
!i10b 1
!s100 ]Hml8o`PSCLI^fQ59:m672
ImSHW6KjWmdd7k5IJlnnUC3
R2
R0
R8
R9
R10
L0 10
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R6
R7
