/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd50140)
 * 
 * On Wed Jun 15 06:28:21 KST 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkCacheSetAssociative.h"


/* Literal declarations */
static unsigned int const UWide_literal_131_h555555555555555555555555555555554_arr[] = { 1431655764u,
											 1431655765u,
											 1431655765u,
											 1431655765u,
											 5u };
static tUWide const UWide_literal_131_h555555555555555555555555555555554(131u,
									 UWide_literal_131_h555555555555555555555555555555554_arr);
static unsigned int const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											2863311530u,
											2863311530u,
											2863311530u,
											0u };
static tUWide const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(129u,
									UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
												 2863311530u,
												 2863311530u,
												 2863311530u,
												 2863311530u,
												 10u };
static tUWide const UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(165u,
										 UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* Constructor */
MOD_mkCacheSetAssociative::MOD_mkCacheSetAssociative(tSimStateHdl simHdl,
						     char const *name,
						     Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_dataArray_0(simHdl, "dataArray_0", this, 5u, 128u, (tUInt8)0u, (tUInt8)31u),
    INST_dataArray_1(simHdl, "dataArray_1", this, 5u, 128u, (tUInt8)0u, (tUInt8)31u),
    INST_dirtyArray_0(simHdl, "dirtyArray_0", this, 5u, 1u, (tUInt8)0u, (tUInt8)31u),
    INST_dirtyArray_1(simHdl, "dirtyArray_1", this, 5u, 1u, (tUInt8)0u, (tUInt8)31u),
    INST_hitQ_data_0_ehrReg(simHdl, "hitQ_data_0_ehrReg", this, 32u, 2863311530u, (tUInt8)0u),
    INST_hitQ_data_0_ignored_wires_0(simHdl, "hitQ_data_0_ignored_wires_0", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_ignored_wires_1(simHdl, "hitQ_data_0_ignored_wires_1", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_virtual_reg_0(simHdl, "hitQ_data_0_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_data_0_virtual_reg_1(simHdl, "hitQ_data_0_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_data_0_wires_0(simHdl, "hitQ_data_0_wires_0", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_wires_1(simHdl, "hitQ_data_0_wires_1", this, 32u, (tUInt8)0u),
    INST_hitQ_deqP_ignored_wires_0(simHdl, "hitQ_deqP_ignored_wires_0", this, 0u),
    INST_hitQ_deqP_ignored_wires_1(simHdl, "hitQ_deqP_ignored_wires_1", this, 0u),
    INST_hitQ_deqP_virtual_reg_0(simHdl, "hitQ_deqP_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_deqP_virtual_reg_1(simHdl, "hitQ_deqP_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_deqP_wires_0(simHdl, "hitQ_deqP_wires_0", this, 0u),
    INST_hitQ_deqP_wires_1(simHdl, "hitQ_deqP_wires_1", this, 0u),
    INST_hitQ_empty_ehrReg(simHdl, "hitQ_empty_ehrReg", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_0(simHdl, "hitQ_empty_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_1(simHdl, "hitQ_empty_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_2(simHdl, "hitQ_empty_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_0(simHdl, "hitQ_empty_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_1(simHdl, "hitQ_empty_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_2(simHdl, "hitQ_empty_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_0(simHdl, "hitQ_empty_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_1(simHdl, "hitQ_empty_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_2(simHdl, "hitQ_empty_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_ignored_wires_0(simHdl, "hitQ_enqP_ignored_wires_0", this, 0u),
    INST_hitQ_enqP_ignored_wires_1(simHdl, "hitQ_enqP_ignored_wires_1", this, 0u),
    INST_hitQ_enqP_virtual_reg_0(simHdl, "hitQ_enqP_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_virtual_reg_1(simHdl, "hitQ_enqP_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_wires_0(simHdl, "hitQ_enqP_wires_0", this, 0u),
    INST_hitQ_enqP_wires_1(simHdl, "hitQ_enqP_wires_1", this, 0u),
    INST_hitQ_full_ehrReg(simHdl, "hitQ_full_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_0(simHdl, "hitQ_full_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_1(simHdl, "hitQ_full_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_2(simHdl, "hitQ_full_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_0(simHdl, "hitQ_full_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_1(simHdl, "hitQ_full_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_2(simHdl, "hitQ_full_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_0(simHdl, "hitQ_full_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_1(simHdl, "hitQ_full_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_2(simHdl, "hitQ_full_wires_2", this, 1u, (tUInt8)0u),
    INST_init(simHdl, "init", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_lruArray_0(simHdl, "lruArray_0", this, 5u, 1u, (tUInt8)0u, (tUInt8)31u),
    INST_lruArray_1(simHdl, "lruArray_1", this, 5u, 1u, (tUInt8)0u, (tUInt8)31u),
    INST_memReqQ_clearReq_ehrReg(simHdl, "memReqQ_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_clearReq_ignored_wires_0(simHdl,
					  "memReqQ_clearReq_ignored_wires_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_memReqQ_clearReq_ignored_wires_1(simHdl,
					  "memReqQ_clearReq_ignored_wires_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_memReqQ_clearReq_virtual_reg_0(simHdl, "memReqQ_clearReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_virtual_reg_1(simHdl, "memReqQ_clearReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_wires_0(simHdl, "memReqQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_wires_1(simHdl, "memReqQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_data_0(simHdl, "memReqQ_data_0", this, 164u),
    INST_memReqQ_data_1(simHdl, "memReqQ_data_1", this, 164u),
    INST_memReqQ_deqP(simHdl, "memReqQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_deqReq_ehrReg(simHdl, "memReqQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_0(simHdl, "memReqQ_deqReq_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_1(simHdl, "memReqQ_deqReq_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_2(simHdl, "memReqQ_deqReq_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_0(simHdl, "memReqQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_1(simHdl, "memReqQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_2(simHdl, "memReqQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_0(simHdl, "memReqQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_1(simHdl, "memReqQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_2(simHdl, "memReqQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_empty(simHdl, "memReqQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_memReqQ_enqP(simHdl, "memReqQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_enqReq_ehrReg(simHdl,
			       "memReqQ_enqReq_ehrReg",
			       this,
			       165u,
			       bs_wide_tmp(165u).set_bits_in_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(5u,
																		 0u,
																		 5u),
								  5u,
								  0u,
								  5u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
										     4u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
													3u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
															   2u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																	      1u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																				 0u),
			       (tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_0(simHdl,
					"memReqQ_enqReq_ignored_wires_0",
					this,
					165u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_1(simHdl,
					"memReqQ_enqReq_ignored_wires_1",
					this,
					165u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_2(simHdl,
					"memReqQ_enqReq_ignored_wires_2",
					this,
					165u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_0(simHdl, "memReqQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_1(simHdl, "memReqQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_2(simHdl, "memReqQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_0(simHdl, "memReqQ_enqReq_wires_0", this, 165u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_1(simHdl, "memReqQ_enqReq_wires_1", this, 165u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_2(simHdl, "memReqQ_enqReq_wires_2", this, 165u, (tUInt8)0u),
    INST_memReqQ_full(simHdl, "memReqQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_clearReq_ehrReg(simHdl, "memRespQ_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_clearReq_ignored_wires_0(simHdl,
					   "memRespQ_clearReq_ignored_wires_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_memRespQ_clearReq_ignored_wires_1(simHdl,
					   "memRespQ_clearReq_ignored_wires_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_memRespQ_clearReq_virtual_reg_0(simHdl,
					 "memRespQ_clearReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_clearReq_virtual_reg_1(simHdl,
					 "memRespQ_clearReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_clearReq_wires_0(simHdl, "memRespQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_clearReq_wires_1(simHdl, "memRespQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_data_0(simHdl, "memRespQ_data_0", this, 128u),
    INST_memRespQ_data_1(simHdl, "memRespQ_data_1", this, 128u),
    INST_memRespQ_deqP(simHdl, "memRespQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_deqReq_ehrReg(simHdl, "memRespQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_0(simHdl,
					 "memRespQ_deqReq_ignored_wires_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_1(simHdl,
					 "memRespQ_deqReq_ignored_wires_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_2(simHdl,
					 "memRespQ_deqReq_ignored_wires_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_0(simHdl, "memRespQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_1(simHdl, "memRespQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_2(simHdl, "memRespQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_0(simHdl, "memRespQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_1(simHdl, "memRespQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_2(simHdl, "memRespQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_empty(simHdl, "memRespQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_memRespQ_enqP(simHdl, "memRespQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_enqReq_ehrReg(simHdl,
				"memRespQ_enqReq_ehrReg",
				this,
				129u,
				bs_wide_tmp(129u).set_bits_in_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
																	 0u,
																	 1u),
								   4u,
								   0u,
								   1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										      3u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													 2u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															    1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	       0u),
				(tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_0(simHdl,
					 "memRespQ_enqReq_ignored_wires_0",
					 this,
					 129u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_1(simHdl,
					 "memRespQ_enqReq_ignored_wires_1",
					 this,
					 129u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_2(simHdl,
					 "memRespQ_enqReq_ignored_wires_2",
					 this,
					 129u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_0(simHdl, "memRespQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_1(simHdl, "memRespQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_2(simHdl, "memRespQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_0(simHdl, "memRespQ_enqReq_wires_0", this, 129u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_1(simHdl, "memRespQ_enqReq_wires_1", this, 129u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_2(simHdl, "memRespQ_enqReq_wires_2", this, 129u, (tUInt8)0u),
    INST_memRespQ_full(simHdl, "memRespQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_missCnt(simHdl, "missCnt", this, 32u, 0u, (tUInt8)0u),
    INST_missReq(simHdl, "missReq", this, 65u),
    INST_reqCnt(simHdl, "reqCnt", this, 32u, 0u, (tUInt8)0u),
    INST_status(simHdl, "status", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_tagArray_0(simHdl, "tagArray_0", this, 5u, 24u, (tUInt8)0u, (tUInt8)31u),
    INST_tagArray_1(simHdl, "tagArray_1", this, 5u, 24u, (tUInt8)0u, (tUInt8)31u),
    INST_targetLine(simHdl, "targetLine", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_testflag(simHdl, "testflag", this, 2u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_missReq___d190(65u),
    DEF_memReqQ_enqReq_wires_2_wget____d29(165u),
    DEF_memReqQ_enqReq_wires_1_wget____d31(165u),
    DEF_memReqQ_enqReq_wires_0_wget____d33(165u),
    DEF_memReqQ_enqReq_ehrReg___d34(165u),
    DEF_memReqQ_data_1___d394(164u),
    DEF_memReqQ_data_0___d392(164u),
    DEF_memRespQ_enqReq_wires_2_wget____d107(129u),
    DEF_memRespQ_enqReq_wires_1_wget____d109(129u),
    DEF_memRespQ_enqReq_wires_0_wget____d111(129u),
    DEF_memRespQ_enqReq_ehrReg___d112(129u),
    DEF_memRespQ_data_1__h33811(128u),
    DEF_memRespQ_data_0__h33789(128u),
    DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337(128u),
    DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227(128u),
    DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335(128u),
    DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225(128u),
    DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100(164u),
    DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98(164u),
    DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99(164u),
    DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178(128u),
    DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176(128u),
    DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177(128u),
    DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37(165u),
    DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36(165u),
    DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35(165u),
    DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101(164u),
    DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102(164u),
    DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115(129u),
    DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114(129u),
    DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113(129u),
    DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179(128u),
    DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180(128u),
    DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245(165u),
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244(131u),
    DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376(165u),
    DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375(131u),
    DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255(165u),
    DEF_DONTCARE_CONCAT_4___d254(131u),
    DEF__0_CONCAT_DONTCARE___d105(165u),
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423(131u),
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414(96u),
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239(96u),
    DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374(96u),
    DEF__1_CONCAT_memResp_r___d424(129u),
    DEF__0_CONCAT_DONTCARE___d183(129u),
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294(128u),
    DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361(128u)
{
  PORT_req_r.setSize(65u);
  PORT_req_r.clear();
  PORT_memResp_r.setSize(128u);
  PORT_memResp_r.clear();
  PORT_memReq.setSize(164u);
  PORT_memReq.clear();
  symbol_count = 149u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCacheSetAssociative::init_symbols_0()
{
  init_symbol(&symbols[0u], "dataArray_0", SYM_MODULE, &INST_dataArray_0);
  init_symbol(&symbols[1u], "dataArray_1", SYM_MODULE, &INST_dataArray_1);
  init_symbol(&symbols[2u], "dirtyArray_0", SYM_MODULE, &INST_dirtyArray_0);
  init_symbol(&symbols[3u], "dirtyArray_1", SYM_MODULE, &INST_dirtyArray_1);
  init_symbol(&symbols[4u], "hitQ_data_0_ehrReg", SYM_MODULE, &INST_hitQ_data_0_ehrReg);
  init_symbol(&symbols[5u],
	      "hitQ_data_0_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_data_0_ignored_wires_0);
  init_symbol(&symbols[6u],
	      "hitQ_data_0_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_data_0_ignored_wires_1);
  init_symbol(&symbols[7u], "hitQ_data_0_virtual_reg_0", SYM_MODULE, &INST_hitQ_data_0_virtual_reg_0);
  init_symbol(&symbols[8u], "hitQ_data_0_virtual_reg_1", SYM_MODULE, &INST_hitQ_data_0_virtual_reg_1);
  init_symbol(&symbols[9u], "hitQ_data_0_wires_0", SYM_MODULE, &INST_hitQ_data_0_wires_0);
  init_symbol(&symbols[10u], "hitQ_data_0_wires_1", SYM_MODULE, &INST_hitQ_data_0_wires_1);
  init_symbol(&symbols[11u],
	      "hitQ_deqP_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_deqP_ignored_wires_0);
  init_symbol(&symbols[12u],
	      "hitQ_deqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_deqP_ignored_wires_1);
  init_symbol(&symbols[13u], "hitQ_deqP_virtual_reg_0", SYM_MODULE, &INST_hitQ_deqP_virtual_reg_0);
  init_symbol(&symbols[14u], "hitQ_deqP_virtual_reg_1", SYM_MODULE, &INST_hitQ_deqP_virtual_reg_1);
  init_symbol(&symbols[15u], "hitQ_deqP_wires_0", SYM_MODULE, &INST_hitQ_deqP_wires_0);
  init_symbol(&symbols[16u], "hitQ_deqP_wires_1", SYM_MODULE, &INST_hitQ_deqP_wires_1);
  init_symbol(&symbols[17u], "hitQ_empty_ehrReg", SYM_MODULE, &INST_hitQ_empty_ehrReg);
  init_symbol(&symbols[18u], "hitQ_empty_ehrReg__h4861", SYM_DEF, &DEF_hitQ_empty_ehrReg__h4861, 1u);
  init_symbol(&symbols[19u],
	      "hitQ_empty_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_0);
  init_symbol(&symbols[20u],
	      "hitQ_empty_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_1);
  init_symbol(&symbols[21u],
	      "hitQ_empty_ignored_wires_2",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_2);
  init_symbol(&symbols[22u], "hitQ_empty_virtual_reg_0", SYM_MODULE, &INST_hitQ_empty_virtual_reg_0);
  init_symbol(&symbols[23u], "hitQ_empty_virtual_reg_1", SYM_MODULE, &INST_hitQ_empty_virtual_reg_1);
  init_symbol(&symbols[24u], "hitQ_empty_virtual_reg_2", SYM_MODULE, &INST_hitQ_empty_virtual_reg_2);
  init_symbol(&symbols[25u], "hitQ_empty_wires_0", SYM_MODULE, &INST_hitQ_empty_wires_0);
  init_symbol(&symbols[26u], "hitQ_empty_wires_1", SYM_MODULE, &INST_hitQ_empty_wires_1);
  init_symbol(&symbols[27u], "hitQ_empty_wires_2", SYM_MODULE, &INST_hitQ_empty_wires_2);
  init_symbol(&symbols[28u],
	      "hitQ_enqP_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_enqP_ignored_wires_0);
  init_symbol(&symbols[29u],
	      "hitQ_enqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_enqP_ignored_wires_1);
  init_symbol(&symbols[30u], "hitQ_enqP_virtual_reg_0", SYM_MODULE, &INST_hitQ_enqP_virtual_reg_0);
  init_symbol(&symbols[31u], "hitQ_enqP_virtual_reg_1", SYM_MODULE, &INST_hitQ_enqP_virtual_reg_1);
  init_symbol(&symbols[32u], "hitQ_enqP_wires_0", SYM_MODULE, &INST_hitQ_enqP_wires_0);
  init_symbol(&symbols[33u], "hitQ_enqP_wires_1", SYM_MODULE, &INST_hitQ_enqP_wires_1);
  init_symbol(&symbols[34u], "hitQ_full_ehrReg", SYM_MODULE, &INST_hitQ_full_ehrReg);
  init_symbol(&symbols[35u], "hitQ_full_ehrReg__h5977", SYM_DEF, &DEF_hitQ_full_ehrReg__h5977, 1u);
  init_symbol(&symbols[36u],
	      "hitQ_full_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_0);
  init_symbol(&symbols[37u],
	      "hitQ_full_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_1);
  init_symbol(&symbols[38u],
	      "hitQ_full_ignored_wires_2",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_2);
  init_symbol(&symbols[39u], "hitQ_full_virtual_reg_0", SYM_MODULE, &INST_hitQ_full_virtual_reg_0);
  init_symbol(&symbols[40u], "hitQ_full_virtual_reg_1", SYM_MODULE, &INST_hitQ_full_virtual_reg_1);
  init_symbol(&symbols[41u], "hitQ_full_virtual_reg_2", SYM_MODULE, &INST_hitQ_full_virtual_reg_2);
  init_symbol(&symbols[42u], "hitQ_full_wires_0", SYM_MODULE, &INST_hitQ_full_wires_0);
  init_symbol(&symbols[43u], "hitQ_full_wires_1", SYM_MODULE, &INST_hitQ_full_wires_1);
  init_symbol(&symbols[44u], "hitQ_full_wires_2", SYM_MODULE, &INST_hitQ_full_wires_2);
  init_symbol(&symbols[45u], "idx__h32828", SYM_DEF, &DEF_idx__h32828, 5u);
  init_symbol(&symbols[46u], "init", SYM_MODULE, &INST_init);
  init_symbol(&symbols[47u], "lruArray_0", SYM_MODULE, &INST_lruArray_0);
  init_symbol(&symbols[48u], "lruArray_1", SYM_MODULE, &INST_lruArray_1);
  init_symbol(&symbols[49u], "memReq", SYM_PORT, &PORT_memReq, 164u);
  init_symbol(&symbols[50u], "memReqQ_clearReq_ehrReg", SYM_MODULE, &INST_memReqQ_clearReq_ehrReg);
  init_symbol(&symbols[51u],
	      "memReqQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[52u],
	      "memReqQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[53u],
	      "memReqQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[54u],
	      "memReqQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[55u], "memReqQ_clearReq_wires_0", SYM_MODULE, &INST_memReqQ_clearReq_wires_0);
  init_symbol(&symbols[56u], "memReqQ_clearReq_wires_1", SYM_MODULE, &INST_memReqQ_clearReq_wires_1);
  init_symbol(&symbols[57u], "memReqQ_data_0", SYM_MODULE, &INST_memReqQ_data_0);
  init_symbol(&symbols[58u], "memReqQ_data_1", SYM_MODULE, &INST_memReqQ_data_1);
  init_symbol(&symbols[59u], "memReqQ_deqP", SYM_MODULE, &INST_memReqQ_deqP);
  init_symbol(&symbols[60u], "memReqQ_deqReq_ehrReg", SYM_MODULE, &INST_memReqQ_deqReq_ehrReg);
  init_symbol(&symbols[61u],
	      "memReqQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[62u],
	      "memReqQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[63u],
	      "memReqQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[64u],
	      "memReqQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[65u],
	      "memReqQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[66u],
	      "memReqQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[67u], "memReqQ_deqReq_wires_0", SYM_MODULE, &INST_memReqQ_deqReq_wires_0);
  init_symbol(&symbols[68u], "memReqQ_deqReq_wires_1", SYM_MODULE, &INST_memReqQ_deqReq_wires_1);
  init_symbol(&symbols[69u], "memReqQ_deqReq_wires_2", SYM_MODULE, &INST_memReqQ_deqReq_wires_2);
  init_symbol(&symbols[70u], "memReqQ_empty", SYM_MODULE, &INST_memReqQ_empty);
  init_symbol(&symbols[71u], "memReqQ_empty__h15836", SYM_DEF, &DEF_memReqQ_empty__h15836, 1u);
  init_symbol(&symbols[72u], "memReqQ_enqP", SYM_MODULE, &INST_memReqQ_enqP);
  init_symbol(&symbols[73u], "memReqQ_enqReq_ehrReg", SYM_MODULE, &INST_memReqQ_enqReq_ehrReg);
  init_symbol(&symbols[74u],
	      "memReqQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[75u],
	      "memReqQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[76u],
	      "memReqQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[77u],
	      "memReqQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[78u],
	      "memReqQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[79u],
	      "memReqQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[80u], "memReqQ_enqReq_wires_0", SYM_MODULE, &INST_memReqQ_enqReq_wires_0);
  init_symbol(&symbols[81u], "memReqQ_enqReq_wires_1", SYM_MODULE, &INST_memReqQ_enqReq_wires_1);
  init_symbol(&symbols[82u], "memReqQ_enqReq_wires_2", SYM_MODULE, &INST_memReqQ_enqReq_wires_2);
  init_symbol(&symbols[83u], "memReqQ_full", SYM_MODULE, &INST_memReqQ_full);
  init_symbol(&symbols[84u], "memReqQ_full__h15798", SYM_DEF, &DEF_memReqQ_full__h15798, 1u);
  init_symbol(&symbols[85u], "memResp_r", SYM_PORT, &PORT_memResp_r, 128u);
  init_symbol(&symbols[86u], "memRespQ_clearReq_ehrReg", SYM_MODULE, &INST_memRespQ_clearReq_ehrReg);
  init_symbol(&symbols[87u],
	      "memRespQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[88u],
	      "memRespQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[89u],
	      "memRespQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[90u],
	      "memRespQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[91u],
	      "memRespQ_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_wires_0);
  init_symbol(&symbols[92u],
	      "memRespQ_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_wires_1);
  init_symbol(&symbols[93u], "memRespQ_data_0", SYM_MODULE, &INST_memRespQ_data_0);
  init_symbol(&symbols[94u], "memRespQ_data_1", SYM_MODULE, &INST_memRespQ_data_1);
  init_symbol(&symbols[95u], "memRespQ_deqP", SYM_MODULE, &INST_memRespQ_deqP);
  init_symbol(&symbols[96u], "memRespQ_deqReq_ehrReg", SYM_MODULE, &INST_memRespQ_deqReq_ehrReg);
  init_symbol(&symbols[97u],
	      "memRespQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[98u],
	      "memRespQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[99u],
	      "memRespQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[100u],
	      "memRespQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[101u],
	      "memRespQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[102u],
	      "memRespQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[103u], "memRespQ_deqReq_wires_0", SYM_MODULE, &INST_memRespQ_deqReq_wires_0);
  init_symbol(&symbols[104u], "memRespQ_deqReq_wires_1", SYM_MODULE, &INST_memRespQ_deqReq_wires_1);
  init_symbol(&symbols[105u], "memRespQ_deqReq_wires_2", SYM_MODULE, &INST_memRespQ_deqReq_wires_2);
  init_symbol(&symbols[106u], "memRespQ_empty", SYM_MODULE, &INST_memRespQ_empty);
  init_symbol(&symbols[107u], "memRespQ_empty__h27018", SYM_DEF, &DEF_memRespQ_empty__h27018, 1u);
  init_symbol(&symbols[108u], "memRespQ_enqP", SYM_MODULE, &INST_memRespQ_enqP);
  init_symbol(&symbols[109u], "memRespQ_enqReq_ehrReg", SYM_MODULE, &INST_memRespQ_enqReq_ehrReg);
  init_symbol(&symbols[110u],
	      "memRespQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[111u],
	      "memRespQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[112u],
	      "memRespQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[113u],
	      "memRespQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[114u],
	      "memRespQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[115u],
	      "memRespQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[116u], "memRespQ_enqReq_wires_0", SYM_MODULE, &INST_memRespQ_enqReq_wires_0);
  init_symbol(&symbols[117u], "memRespQ_enqReq_wires_1", SYM_MODULE, &INST_memRespQ_enqReq_wires_1);
  init_symbol(&symbols[118u], "memRespQ_enqReq_wires_2", SYM_MODULE, &INST_memRespQ_enqReq_wires_2);
  init_symbol(&symbols[119u], "memRespQ_full", SYM_MODULE, &INST_memRespQ_full);
  init_symbol(&symbols[120u], "memRespQ_full__h26980", SYM_DEF, &DEF_memRespQ_full__h26980, 1u);
  init_symbol(&symbols[121u], "missCnt", SYM_MODULE, &INST_missCnt);
  init_symbol(&symbols[122u], "missReq", SYM_MODULE, &INST_missReq);
  init_symbol(&symbols[123u], "RL_hitQ_data_0_canonicalize", SYM_RULE);
  init_symbol(&symbols[124u], "RL_hitQ_empty_canonicalize", SYM_RULE);
  init_symbol(&symbols[125u], "RL_hitQ_full_canonicalize", SYM_RULE);
  init_symbol(&symbols[126u], "RL_initialize", SYM_RULE);
  init_symbol(&symbols[127u], "RL_memReqQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[128u], "RL_memReqQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[129u], "RL_memReqQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[130u], "RL_memReqQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[131u], "RL_memRespQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[132u], "RL_memRespQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[133u], "RL_memRespQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[134u], "RL_memRespQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[135u], "RL_sendFillReq", SYM_RULE);
  init_symbol(&symbols[136u], "RL_startMiss", SYM_RULE);
  init_symbol(&symbols[137u], "RL_waitFillResp", SYM_RULE);
  init_symbol(&symbols[138u], "req_r", SYM_PORT, &PORT_req_r, 65u);
  init_symbol(&symbols[139u], "reqCnt", SYM_MODULE, &INST_reqCnt);
  init_symbol(&symbols[140u], "status", SYM_MODULE, &INST_status);
  init_symbol(&symbols[141u], "status__h29550", SYM_DEF, &DEF_status__h29550, 2u);
  init_symbol(&symbols[142u], "tagArray_0", SYM_MODULE, &INST_tagArray_0);
  init_symbol(&symbols[143u], "tagArray_1", SYM_MODULE, &INST_tagArray_1);
  init_symbol(&symbols[144u], "targetLine", SYM_MODULE, &INST_targetLine);
  init_symbol(&symbols[145u], "testflag", SYM_MODULE, &INST_testflag);
  init_symbol(&symbols[146u], "x__h29519", SYM_DEF, &DEF_x__h29519, 6u);
  init_symbol(&symbols[147u], "x__h36644", SYM_DEF, &DEF_x__h36644, 1u);
  init_symbol(&symbols[148u], "x_BIT_5___h28940", SYM_DEF, &DEF_x_BIT_5___h28940, 1u);
}


/* Rule actions */

void MOD_mkCacheSetAssociative::RL_hitQ_data_0_canonicalize()
{
  tUInt32 DEF_x__h2445;
  tUInt32 DEF_x_wget__h2031;
  DEF_x_wget__h2031 = INST_hitQ_data_0_wires_1.METH_wget();
  DEF_x_wget__h1982 = INST_hitQ_data_0_wires_0.METH_wget();
  DEF_def__h41666 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_def__h2472 = INST_hitQ_data_0_wires_0.METH_whas() ? DEF_x_wget__h1982 : DEF_def__h41666;
  DEF_x__h2445 = INST_hitQ_data_0_wires_1.METH_whas() ? DEF_x_wget__h2031 : DEF_def__h2472;
  INST_hitQ_data_0_ehrReg.METH_write(DEF_x__h2445);
}

void MOD_mkCacheSetAssociative::RL_hitQ_empty_canonicalize()
{
  tUInt8 DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17;
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4861 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_hitQ_empty_wires_0_whas____d12 ? DEF_hitQ_empty_wires_0_wget____d13 : DEF_hitQ_empty_ehrReg__h4861;
  DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17 = INST_hitQ_empty_wires_2.METH_whas() ? INST_hitQ_empty_wires_2.METH_wget() : (INST_hitQ_empty_wires_1.METH_whas() ? INST_hitQ_empty_wires_1.METH_wget() : DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15);
  INST_hitQ_empty_ehrReg.METH_write(DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17);
}

void MOD_mkCacheSetAssociative::RL_hitQ_full_canonicalize()
{
  tUInt8 DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27;
  DEF_hitQ_full_ehrReg__h5977 = INST_hitQ_full_ehrReg.METH_read();
  DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = INST_hitQ_full_wires_0.METH_whas() ? INST_hitQ_full_wires_0.METH_wget() : DEF_hitQ_full_ehrReg__h5977;
  DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27 = INST_hitQ_full_wires_2.METH_whas() ? INST_hitQ_full_wires_2.METH_wget() : (INST_hitQ_full_wires_1.METH_whas() ? INST_hitQ_full_wires_1.METH_wget() : DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25);
  INST_hitQ_full_ehrReg.METH_write(DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_enqReq_canonicalize()
{
  DEF_memReqQ_enqReq_wires_2_wget____d29 = INST_memReqQ_enqReq_wires_2.METH_wget();
  DEF_memReqQ_enqReq_wires_1_wget____d31 = INST_memReqQ_enqReq_wires_1.METH_wget();
  DEF_memReqQ_enqReq_wires_0_wget____d33 = INST_memReqQ_enqReq_wires_0.METH_wget();
  DEF_memReqQ_enqReq_ehrReg___d34 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_memReqQ_enqReq_wires_1_whas____d30 = INST_memReqQ_enqReq_wires_1.METH_whas();
  DEF_memReqQ_enqReq_wires_0_whas____d32 = INST_memReqQ_enqReq_wires_0.METH_whas();
  DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35 = DEF_memReqQ_enqReq_wires_0_whas____d32 ? DEF_memReqQ_enqReq_wires_0_wget____d33 : DEF_memReqQ_enqReq_ehrReg___d34;
  DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36 = DEF_memReqQ_enqReq_wires_1_whas____d30 ? DEF_memReqQ_enqReq_wires_1_wget____d31 : DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35;
  DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37 = INST_memReqQ_enqReq_wires_2.METH_whas() ? DEF_memReqQ_enqReq_wires_2_wget____d29 : DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36;
  INST_memReqQ_enqReq_ehrReg.METH_write(DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d47;
  DEF_memReqQ_deqReq_ehrReg___d44 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46 = INST_memReqQ_deqReq_wires_1.METH_whas() ? INST_memReqQ_deqReq_wires_1.METH_wget() : (INST_memReqQ_deqReq_wires_0.METH_whas() ? INST_memReqQ_deqReq_wires_0.METH_wget() : DEF_memReqQ_deqReq_ehrReg___d44);
  DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d47 = INST_memReqQ_deqReq_wires_2.METH_whas() ? INST_memReqQ_deqReq_wires_2.METH_wget() : DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46;
  INST_memReqQ_deqReq_ehrReg.METH_write(DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d47);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d54;
  DEF_memReqQ_clearReq_wires_0_whas____d50 = INST_memReqQ_clearReq_wires_0.METH_whas();
  DEF_memReqQ_clearReq_wires_0_wget____d51 = INST_memReqQ_clearReq_wires_0.METH_wget();
  DEF_memReqQ_clearReq_ehrReg__h10871 = INST_memReqQ_clearReq_ehrReg.METH_read();
  DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53 = DEF_memReqQ_clearReq_wires_0_whas____d50 ? DEF_memReqQ_clearReq_wires_0_wget____d51 : DEF_memReqQ_clearReq_ehrReg__h10871;
  DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d54 = INST_memReqQ_clearReq_wires_1.METH_whas() ? INST_memReqQ_clearReq_wires_1.METH_wget() : DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53;
  INST_memReqQ_clearReq_ehrReg.METH_write(DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d54);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_canonicalize()
{
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d82;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d73;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d87;
  tUInt8 DEF_memReqQ_enqP_8_EQ_0_5_AND_memReqQ_clearReq_vir_ETC___d97;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d96;
  tUInt8 DEF_memReqQ_enqP_8_EQ_1_03_AND_memReqQ_clearReq_vi_ETC___d104;
  tUInt8 DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_8_A_ETC___d94;
  tUInt8 DEF_v__h11866;
  tUInt8 DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67;
  tUInt8 DEF_next_deqP___1__h15715;
  tUInt8 DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5_AND_ETC___d76;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read____d55;
  tUInt8 DEF_v__h11490;
  tUInt8 DEF__theResult_____2__h15285;
  tUInt8 DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5__ETC___d83;
  tUInt8 DEF_memReqQ_enqP__h15268;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59;
  DEF_memReqQ_empty__h15836 = INST_memReqQ_empty.METH_read();
  DEF_memReqQ_enqP__h15268 = INST_memReqQ_enqP.METH_read();
  DEF_memReqQ_full__h15798 = INST_memReqQ_full.METH_read();
  DEF_memReqQ_enqReq_wires_1_wget____d31 = INST_memReqQ_enqReq_wires_1.METH_wget();
  DEF_memReqQ_enqReq_wires_0_wget____d33 = INST_memReqQ_enqReq_wires_0.METH_wget();
  DEF_memReqQ_enqReq_ehrReg___d34 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_memReqQ_clearReq_virtual_reg_1_read____d55 = INST_memReqQ_clearReq_virtual_reg_1.METH_read();
  DEF_memReqQ_clearReq_wires_0_wget____d51 = INST_memReqQ_clearReq_wires_0.METH_wget();
  DEF_memReqQ_clearReq_wires_0_whas____d50 = INST_memReqQ_clearReq_wires_0.METH_whas();
  DEF_memReqQ_clearReq_ehrReg__h10871 = INST_memReqQ_clearReq_ehrReg.METH_read();
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59 = DEF_memReqQ_clearReq_virtual_reg_1_read____d55 || (DEF_memReqQ_clearReq_wires_0_whas____d50 ? !DEF_memReqQ_clearReq_wires_0_wget____d51 : !DEF_memReqQ_clearReq_ehrReg__h10871);
  DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53 = DEF_memReqQ_clearReq_wires_0_whas____d50 ? DEF_memReqQ_clearReq_wires_0_wget____d51 : DEF_memReqQ_clearReq_ehrReg__h10871;
  DEF_memReqQ_deqReq_ehrReg___d44 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_memReqQ_enqReq_wires_1_whas____d30 = INST_memReqQ_enqReq_wires_1.METH_whas();
  DEF_memReqQ_enqReq_wires_0_whas____d32 = INST_memReqQ_enqReq_wires_0.METH_whas();
  DEF_x__h41856 = INST_memReqQ_deqP.METH_read();
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_ehrReg___d34,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100);
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_wires_1_wget____d31,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98);
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_wires_0_wget____d33,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99);
  DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35 = DEF_memReqQ_enqReq_wires_0_whas____d32 ? DEF_memReqQ_enqReq_wires_0_wget____d33 : DEF_memReqQ_enqReq_ehrReg___d34;
  DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36 = DEF_memReqQ_enqReq_wires_1_whas____d30 ? DEF_memReqQ_enqReq_wires_1_wget____d31 : DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35;
  DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101 = DEF_memReqQ_enqReq_wires_0_whas____d32 ? DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99 : DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100;
  DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102 = DEF_memReqQ_enqReq_wires_1_whas____d30 ? DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98 : DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101;
  DEF_next_deqP___1__h15715 = !DEF_x__h41856 && (tUInt8)1u & (DEF_x__h41856 + (tUInt8)1u);
  DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67 = !INST_memReqQ_enqReq_virtual_reg_2.METH_read() && (DEF_memReqQ_enqReq_wires_1_whas____d30 ? DEF_memReqQ_enqReq_wires_1_wget____d31.get_bits_in_word8(5u,
																										      4u,
																										      1u) : (DEF_memReqQ_enqReq_wires_0_whas____d32 ? DEF_memReqQ_enqReq_wires_0_wget____d33.get_bits_in_word8(5u,
																																							       4u,
																																							       1u) : DEF_memReqQ_enqReq_ehrReg___d34.get_bits_in_word8(5u,
																																														       4u,
																																														       1u)));
  DEF_v__h11866 = !DEF_memReqQ_enqP__h15268 && (tUInt8)1u & (DEF_memReqQ_enqP__h15268 + (tUInt8)1u);
  DEF_v__h11490 = DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67 ? DEF_v__h11866 : DEF_memReqQ_enqP__h15268;
  DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46 = INST_memReqQ_deqReq_wires_1.METH_whas() ? INST_memReqQ_deqReq_wires_1.METH_wget() : (INST_memReqQ_deqReq_wires_0.METH_whas() ? INST_memReqQ_deqReq_wires_0.METH_wget() : DEF_memReqQ_deqReq_ehrReg___d44);
  DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5_AND_ETC___d76 = !INST_memReqQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46;
  DEF__theResult_____2__h15285 = DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5_AND_ETC___d76 ? DEF_next_deqP___1__h15715 : DEF_x__h41856;
  DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5__ETC___d83 = DEF__theResult_____2__h15285 == DEF_v__h11490;
  DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_8_A_ETC___d94 = (!DEF_memReqQ_clearReq_virtual_reg_1_read____d55 && DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53) || (DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5__ETC___d83 && (DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67 ? DEF_memReqQ_empty__h15836 : DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5_AND_ETC___d76 || DEF_memReqQ_empty__h15836));
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d96 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59 && DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67;
  DEF_memReqQ_enqP_8_EQ_1_03_AND_memReqQ_clearReq_vi_ETC___d104 = DEF_memReqQ_enqP__h15268 == (tUInt8)1u && DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d96;
  DEF_memReqQ_enqP_8_EQ_0_5_AND_memReqQ_clearReq_vir_ETC___d97 = DEF_memReqQ_enqP__h15268 == (tUInt8)0u && DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d96;
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d87 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59 && (DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__4_5__ETC___d83 && (DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d67 || DEF_memReqQ_full__h15798));
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d73 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59 && DEF_v__h11490;
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d82 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d59 && DEF__theResult_____2__h15285;
  DEF__0_CONCAT_DONTCARE___d105.set_bits_in_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(5u,
																0u,
																5u),
						 5u,
						 0u,
						 5u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
								    4u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										       3u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													  2u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															     1u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																		0u);
  INST_memReqQ_enqP.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d73);
  INST_memReqQ_deqP.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d82);
  INST_memReqQ_full.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d87);
  INST_memReqQ_empty.METH_write(DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_8_A_ETC___d94);
  if (DEF_memReqQ_enqP_8_EQ_0_5_AND_memReqQ_clearReq_vir_ETC___d97)
    INST_memReqQ_data_0.METH_write(DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102);
  if (DEF_memReqQ_enqP_8_EQ_1_03_AND_memReqQ_clearReq_vi_ETC___d104)
    INST_memReqQ_data_1.METH_write(DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102);
  INST_memReqQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_memReqQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_memReqQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53);
  INST_memReqQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d105);
  INST_memReqQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36);
  INST_memReqQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memReqQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_memReqQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memReqQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_enqReq_canonicalize()
{
  DEF_memRespQ_enqReq_wires_2_wget____d107 = INST_memRespQ_enqReq_wires_2.METH_wget();
  DEF_memRespQ_enqReq_wires_1_wget____d109 = INST_memRespQ_enqReq_wires_1.METH_wget();
  DEF_memRespQ_enqReq_wires_0_wget____d111 = INST_memRespQ_enqReq_wires_0.METH_wget();
  DEF_memRespQ_enqReq_ehrReg___d112 = INST_memRespQ_enqReq_ehrReg.METH_read();
  DEF_memRespQ_enqReq_wires_1_whas____d108 = INST_memRespQ_enqReq_wires_1.METH_whas();
  DEF_memRespQ_enqReq_wires_0_whas____d110 = INST_memRespQ_enqReq_wires_0.METH_whas();
  DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113 = DEF_memRespQ_enqReq_wires_0_whas____d110 ? DEF_memRespQ_enqReq_wires_0_wget____d111 : DEF_memRespQ_enqReq_ehrReg___d112;
  DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114 = DEF_memRespQ_enqReq_wires_1_whas____d108 ? DEF_memRespQ_enqReq_wires_1_wget____d109 : DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113;
  DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115 = INST_memRespQ_enqReq_wires_2.METH_whas() ? DEF_memRespQ_enqReq_wires_2_wget____d107 : DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114;
  INST_memRespQ_enqReq_ehrReg.METH_write(DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_memRespQ_deqReq_wires_2_whas__16_THEN_memRe_ETC___d125;
  DEF_memRespQ_deqReq_ehrReg___d122 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124 = INST_memRespQ_deqReq_wires_1.METH_whas() ? INST_memRespQ_deqReq_wires_1.METH_wget() : (INST_memRespQ_deqReq_wires_0.METH_whas() ? INST_memRespQ_deqReq_wires_0.METH_wget() : DEF_memRespQ_deqReq_ehrReg___d122);
  DEF_IF_memRespQ_deqReq_wires_2_whas__16_THEN_memRe_ETC___d125 = INST_memRespQ_deqReq_wires_2.METH_whas() ? INST_memRespQ_deqReq_wires_2.METH_wget() : DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124;
  INST_memRespQ_deqReq_ehrReg.METH_write(DEF_IF_memRespQ_deqReq_wires_2_whas__16_THEN_memRe_ETC___d125);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_memRespQ_clearReq_wires_1_whas__26_THEN_mem_ETC___d132;
  DEF_memRespQ_clearReq_wires_0_whas____d128 = INST_memRespQ_clearReq_wires_0.METH_whas();
  DEF_memRespQ_clearReq_wires_0_wget____d129 = INST_memRespQ_clearReq_wires_0.METH_wget();
  DEF_memRespQ_clearReq_ehrReg__h22438 = INST_memRespQ_clearReq_ehrReg.METH_read();
  DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131 = DEF_memRespQ_clearReq_wires_0_whas____d128 ? DEF_memRespQ_clearReq_wires_0_wget____d129 : DEF_memRespQ_clearReq_ehrReg__h22438;
  DEF_IF_memRespQ_clearReq_wires_1_whas__26_THEN_mem_ETC___d132 = INST_memRespQ_clearReq_wires_1.METH_whas() ? INST_memRespQ_clearReq_wires_1.METH_wget() : DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131;
  INST_memRespQ_clearReq_ehrReg.METH_write(DEF_IF_memRespQ_clearReq_wires_1_whas__26_THEN_mem_ETC___d132);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_canonicalize()
{
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d160;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d151;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d165;
  tUInt8 DEF_memRespQ_enqP_46_EQ_0_73_AND_memRespQ_clearReq_ETC___d175;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d174;
  tUInt8 DEF_memRespQ_enqP_46_EQ_1_81_AND_memRespQ_clearReq_ETC___d182;
  tUInt8 DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__33_6_ETC___d172;
  tUInt8 DEF_v__h23430;
  tUInt8 DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145;
  tUInt8 DEF_next_deqP___1__h26897;
  tUInt8 DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__52_53__ETC___d154;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read____d133;
  tUInt8 DEF_v__h23054;
  tUInt8 DEF__theResult_____2__h26467;
  tUInt8 DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__52__ETC___d161;
  tUInt8 DEF_memRespQ_enqP__h26450;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137;
  DEF_memRespQ_full__h26980 = INST_memRespQ_full.METH_read();
  DEF_x__h33278 = INST_memRespQ_deqP.METH_read();
  DEF_memRespQ_enqP__h26450 = INST_memRespQ_enqP.METH_read();
  DEF_memRespQ_enqReq_wires_1_wget____d109 = INST_memRespQ_enqReq_wires_1.METH_wget();
  DEF_memRespQ_enqReq_wires_0_wget____d111 = INST_memRespQ_enqReq_wires_0.METH_wget();
  DEF_memRespQ_enqReq_ehrReg___d112 = INST_memRespQ_enqReq_ehrReg.METH_read();
  DEF_memRespQ_clearReq_virtual_reg_1_read____d133 = INST_memRespQ_clearReq_virtual_reg_1.METH_read();
  DEF_memRespQ_clearReq_wires_0_wget____d129 = INST_memRespQ_clearReq_wires_0.METH_wget();
  DEF_memRespQ_clearReq_wires_0_whas____d128 = INST_memRespQ_clearReq_wires_0.METH_whas();
  DEF_memRespQ_clearReq_ehrReg__h22438 = INST_memRespQ_clearReq_ehrReg.METH_read();
  DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137 = DEF_memRespQ_clearReq_virtual_reg_1_read____d133 || (DEF_memRespQ_clearReq_wires_0_whas____d128 ? !DEF_memRespQ_clearReq_wires_0_wget____d129 : !DEF_memRespQ_clearReq_ehrReg__h22438);
  DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131 = DEF_memRespQ_clearReq_wires_0_whas____d128 ? DEF_memRespQ_clearReq_wires_0_wget____d129 : DEF_memRespQ_clearReq_ehrReg__h22438;
  DEF_memRespQ_deqReq_ehrReg___d122 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_memRespQ_enqReq_wires_1_whas____d108 = INST_memRespQ_enqReq_wires_1.METH_whas();
  DEF_memRespQ_enqReq_wires_0_whas____d110 = INST_memRespQ_enqReq_wires_0.METH_whas();
  DEF_memRespQ_empty__h27018 = INST_memRespQ_empty.METH_read();
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_ehrReg___d112,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178);
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_wires_1_wget____d109,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176);
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_wires_0_wget____d111,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177);
  DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113 = DEF_memRespQ_enqReq_wires_0_whas____d110 ? DEF_memRespQ_enqReq_wires_0_wget____d111 : DEF_memRespQ_enqReq_ehrReg___d112;
  DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114 = DEF_memRespQ_enqReq_wires_1_whas____d108 ? DEF_memRespQ_enqReq_wires_1_wget____d109 : DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113;
  DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179 = DEF_memRespQ_enqReq_wires_0_whas____d110 ? DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177 : DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178;
  DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180 = DEF_memRespQ_enqReq_wires_1_whas____d108 ? DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176 : DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179;
  DEF_next_deqP___1__h26897 = !DEF_x__h33278 && (tUInt8)1u & (DEF_x__h33278 + (tUInt8)1u);
  DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145 = !INST_memRespQ_enqReq_virtual_reg_2.METH_read() && (DEF_memRespQ_enqReq_wires_1_whas____d108 ? DEF_memRespQ_enqReq_wires_1_wget____d109.get_bits_in_word8(4u,
																											    0u,
																											    1u) : (DEF_memRespQ_enqReq_wires_0_whas____d110 ? DEF_memRespQ_enqReq_wires_0_wget____d111.get_bits_in_word8(4u,
																																									 0u,
																																									 1u) : DEF_memRespQ_enqReq_ehrReg___d112.get_bits_in_word8(4u,
																																																   0u,
																																																   1u)));
  DEF_v__h23430 = !DEF_memRespQ_enqP__h26450 && (tUInt8)1u & (DEF_memRespQ_enqP__h26450 + (tUInt8)1u);
  DEF_v__h23054 = DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145 ? DEF_v__h23430 : DEF_memRespQ_enqP__h26450;
  DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124 = INST_memRespQ_deqReq_wires_1.METH_whas() ? INST_memRespQ_deqReq_wires_1.METH_wget() : (INST_memRespQ_deqReq_wires_0.METH_whas() ? INST_memRespQ_deqReq_wires_0.METH_wget() : DEF_memRespQ_deqReq_ehrReg___d122);
  DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__52_53__ETC___d154 = !INST_memRespQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124;
  DEF__theResult_____2__h26467 = DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__52_53__ETC___d154 ? DEF_next_deqP___1__h26897 : DEF_x__h33278;
  DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__52__ETC___d161 = DEF__theResult_____2__h26467 == DEF_v__h23054;
  DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__33_6_ETC___d172 = (!DEF_memRespQ_clearReq_virtual_reg_1_read____d133 && DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131) || (DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__52__ETC___d161 && (DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145 ? DEF_memRespQ_empty__h27018 : DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__52_53__ETC___d154 || DEF_memRespQ_empty__h27018));
  DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d174 = DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137 && DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145;
  DEF_memRespQ_enqP_46_EQ_1_81_AND_memRespQ_clearReq_ETC___d182 = DEF_memRespQ_enqP__h26450 == (tUInt8)1u && DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d174;
  DEF_memRespQ_enqP_46_EQ_0_73_AND_memRespQ_clearReq_ETC___d175 = DEF_memRespQ_enqP__h26450 == (tUInt8)0u && DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d174;
  DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d165 = DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137 && (DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__52__ETC___d161 && (DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__38_39__ETC___d145 || DEF_memRespQ_full__h26980));
  DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d151 = DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137 && DEF_v__h23054;
  DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d160 = DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d137 && DEF__theResult_____2__h26467;
  DEF__0_CONCAT_DONTCARE___d183.set_bits_in_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
														       0u,
														       1u),
						 4u,
						 0u,
						 1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								    3u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
										       2u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													  1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															     0u);
  INST_memRespQ_enqP.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d151);
  INST_memRespQ_deqP.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d160);
  INST_memRespQ_full.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__33_OR_IF_ETC___d165);
  INST_memRespQ_empty.METH_write(DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__33_6_ETC___d172);
  if (DEF_memRespQ_enqP_46_EQ_0_73_AND_memRespQ_clearReq_ETC___d175)
    INST_memRespQ_data_0.METH_write(DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180);
  if (DEF_memRespQ_enqP_46_EQ_1_81_AND_memRespQ_clearReq_ETC___d182)
    INST_memRespQ_data_1.METH_write(DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180);
  INST_memRespQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_memRespQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_memRespQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131);
  INST_memRespQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d183);
  INST_memRespQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114);
  INST_memRespQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_memRespQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124);
}

void MOD_mkCacheSetAssociative::RL_initialize()
{
  tUInt32 DEF__0_CONCAT_DONTCARE___d189;
  tUInt8 DEF_x__h28952;
  tUInt8 DEF_i__h29499;
  DEF_x__h29519 = INST_init.METH_read();
  DEF_i__h29499 = (tUInt8)((tUInt8)31u & DEF_x__h29519);
  DEF_x__h28952 = (tUInt8)63u & (DEF_x__h29519 + (tUInt8)1u);
  DEF__0_CONCAT_DONTCARE___d189 = 2796202u;
  INST_init.METH_write(DEF_x__h28952);
  INST_tagArray_0.METH_upd(DEF_i__h29499, DEF__0_CONCAT_DONTCARE___d189);
  INST_dirtyArray_0.METH_upd(DEF_i__h29499, (tUInt8)0u);
  INST_lruArray_0.METH_upd(DEF_i__h29499, (tUInt8)0u);
  INST_tagArray_1.METH_upd(DEF_i__h29499, DEF__0_CONCAT_DONTCARE___d189);
  INST_dirtyArray_1.METH_upd(DEF_i__h29499, (tUInt8)0u);
  INST_lruArray_1.METH_upd(DEF_i__h29499, (tUInt8)1u);
}

void MOD_mkCacheSetAssociative::RL_startMiss()
{
  tUInt8 DEF__1_CONCAT_IF_tagArray_1_sub_missReq_90_BITS_40__ETC___d247;
  tUInt32 DEF_addr__h29895;
  tUInt8 DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d217;
  tUInt32 DEF_SEL_ARR_IF_tagArray_0_sub_missReq_90_BITS_40_T_ETC___d223;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d234;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d230;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d238;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d243;
  tUInt32 DEF_x__h29964;
  tUInt32 DEF_x__h29963;
  tUInt8 DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d215;
  DEF_memReqQ_enqReq_ehrReg___d34 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_missReq___d190 = INST_missReq.METH_read();
  DEF_idx__h32828 = DEF_missReq___d190.get_bits_in_word8(1u, 4u, 5u);
  DEF_x__h36644 = INST_lruArray_1.METH_sub(DEF_idx__h32828);
  DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227 = INST_dataArray_1.METH_sub(DEF_idx__h32828);
  DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225 = INST_dataArray_0.METH_sub(DEF_idx__h32828);
  DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192 = INST_tagArray_1.METH_sub(DEF_idx__h32828);
  DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195 = INST_tagArray_0.METH_sub(DEF_idx__h32828);
  DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196 = (tUInt8)(DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195 >> 23u);
  DEF_x__h29963 = (tUInt32)(8388607u & DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195);
  DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193 = (tUInt8)(DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192 >> 23u);
  DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d215 = DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193 && DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196;
  DEF_x__h29964 = (tUInt32)(8388607u & DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192);
  switch (DEF_x__h36644) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d243 = DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225.get_whole_word(0u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d243 = DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227.get_whole_word(0u);
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d243 = 2863311530u;
  }
  switch (DEF_x__h36644) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d238 = DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225.get_whole_word(1u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d238 = DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227.get_whole_word(1u);
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d238 = 2863311530u;
  }
  switch (DEF_x__h36644) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d230 = DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225.get_whole_word(3u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d230 = DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227.get_whole_word(3u);
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d230 = 2863311530u;
  }
  switch (DEF_x__h36644) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d234 = DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225.get_whole_word(2u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d234 = DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227.get_whole_word(2u);
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d234 = 2863311530u;
  }
  switch (DEF_x__h36644) {
  case (tUInt8)0u:
    DEF_SEL_ARR_IF_tagArray_0_sub_missReq_90_BITS_40_T_ETC___d223 = DEF_x__h29963;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_IF_tagArray_0_sub_missReq_90_BITS_40_T_ETC___d223 = DEF_x__h29964;
    break;
  default:
    DEF_SEL_ARR_IF_tagArray_0_sub_missReq_90_BITS_40_T_ETC___d223 = 2796202u;
  }
  switch (DEF_x__h36644) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206 = INST_dirtyArray_0.METH_sub(DEF_idx__h32828);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206 = INST_dirtyArray_1.METH_sub(DEF_idx__h32828);
    break;
  default:
    DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206 = (tUInt8)0u;
  }
  switch (DEF_x__h36644) {
  case (tUInt8)0u:
    DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201 = DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201 = DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193;
    break;
  default:
    DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201 = (tUInt8)0u;
  }
  DEF_NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194 = !DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193;
  DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d217 = DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d215 && (DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201 && DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206);
  DEF_addr__h29895 = ((DEF_SEL_ARR_IF_tagArray_0_sub_missReq_90_BITS_40_T_ETC___d223 << 9u) | (((tUInt32)(DEF_idx__h32828)) << 4u)) | (tUInt32)((tUInt8)0u);
  DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239.set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d230,
									       2u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d234,
												  1u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d238,
														     0u);
  DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244.set_bits_in_word(DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239.get_bits_in_word8(2u,
																				 29u,
																				 3u),
										 4u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  96u,
														  DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239,
														  32u,
														  92u,
														  32u,
														  61u),
												    3u).set_whole_word(primExtract32(32u,
																     96u,
																     DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239,
																     32u,
																     60u,
																     32u,
																     29u),
														       2u).set_whole_word((DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239.get_bits_in_word32(0u,
																											    0u,
																											    29u) << 3u) | (tUInt32)((tUInt8)(DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d243 >> 29u)),
																	  1u).set_whole_word((((tUInt32)(536870911u & DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d243)) << 3u) | (tUInt32)((tUInt8)4u),
																			     0u);
  DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245.set_bits_in_word((tUInt8)31u & (((tUInt8)3u << 3u) | (tUInt8)(DEF_addr__h29895 >> 29u)),
										  5u,
										  0u,
										  5u).set_whole_word((((tUInt32)(536870911u & DEF_addr__h29895)) << 3u) | (tUInt32)(DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244.get_bits_in_word8(4u,
																														    0u,
																														    3u)),
												     4u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244.get_whole_word(3u),
															3u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244.get_whole_word(2u),
																	   2u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244.get_whole_word(1u),
																			      1u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244.get_whole_word(0u),
																						 0u);
  DEF__1_CONCAT_IF_tagArray_1_sub_missReq_90_BITS_40__ETC___d247 = (tUInt8)3u & (((tUInt8)1u << 1u) | (DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d215 ? DEF_x__h36644 : DEF_NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194));
  if (DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d217)
    INST_memReqQ_enqReq_wires_0.METH_wset(DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245);
  if (DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d217)
    INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg___d34);
  if (DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d217)
    INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_status.METH_write((tUInt8)2u);
  INST_targetLine.METH_write(DEF__1_CONCAT_IF_tagArray_1_sub_missReq_90_BITS_40__ETC___d247);
}

void MOD_mkCacheSetAssociative::RL_sendFillReq()
{
  tUInt32 DEF_x_addr__h31571;
  tUInt32 DEF__read_addr__h29615;
  DEF_memReqQ_enqReq_ehrReg___d34 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_missReq___d190 = INST_missReq.METH_read();
  DEF_offset__h31519 = DEF_missReq___d190.get_bits_in_word8(1u, 2u, 2u);
  DEF__read_addr__h29615 = DEF_missReq___d190.get_whole_word(1u);
  DEF_x_addr__h31571 = DEF__read_addr__h29615 - ((((tUInt32)(DEF_offset__h31519)) << 2u) | (tUInt32)((tUInt8)0u));
  DEF_DONTCARE_CONCAT_4___d254.set_bits_in_word(UWide_literal_131_h555555555555555555555555555555554.get_bits_in_word8(4u,
														       0u,
														       3u),
						4u,
						0u,
						3u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(3u),
								   3u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(2u),
										      2u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(1u),
													 1u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(0u),
															    0u);
  DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255.set_bits_in_word((tUInt8)31u & (((tUInt8)2u << 3u) | (tUInt8)(DEF_x_addr__h31571 >> 29u)),
										  5u,
										  0u,
										  5u).set_whole_word((((tUInt32)(536870911u & DEF_x_addr__h31571)) << 3u) | (tUInt32)(DEF_DONTCARE_CONCAT_4___d254.get_bits_in_word8(4u,
																										     0u,
																										     3u)),
												     4u).set_whole_word(DEF_DONTCARE_CONCAT_4___d254.get_whole_word(3u),
															3u).set_whole_word(DEF_DONTCARE_CONCAT_4___d254.get_whole_word(2u),
																	   2u).set_whole_word(DEF_DONTCARE_CONCAT_4___d254.get_whole_word(1u),
																			      1u).set_whole_word(DEF_DONTCARE_CONCAT_4___d254.get_whole_word(0u),
																						 0u);
  INST_memReqQ_enqReq_wires_0.METH_wset(DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255);
  INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg___d34);
  INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_status.METH_write((tUInt8)3u);
}

void MOD_mkCacheSetAssociative::RL_waitFillResp()
{
  tUInt32 DEF__1_CONCAT_missReq_90_BITS_63_TO_41_72___d273;
  tUInt8 DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d301;
  tUInt8 DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d271;
  tUInt8 DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d274;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d280;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_75_BITS_95_TO_64_81_me_ETC___d284;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_75_BITS_63_TO_32_86_me_ETC___d289;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d293;
  tUInt32 DEF_x__h34510;
  tUInt32 DEF_SEL_ARR_memRespQ_data_1_77_BITS_31_TO_0_91_mem_ETC___d298;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d296;
  tUInt8 DEF_x__h32889;
  tUInt32 DEF_memRespQ_data_0_75_BITS_31_TO_0___d290;
  tUInt32 DEF_memRespQ_data_0_75_BITS_63_TO_32___d286;
  tUInt32 DEF_memRespQ_data_0_75_BITS_95_TO_64___d281;
  tUInt32 DEF_memRespQ_data_0_75_BITS_127_TO_96___d276;
  tUInt32 DEF_memRespQ_data_1_77_BITS_31_TO_0___d291;
  tUInt32 DEF_memRespQ_data_1_77_BITS_63_TO_32___d287;
  tUInt32 DEF_memRespQ_data_1_77_BITS_95_TO_64___d282;
  tUInt32 DEF_memRespQ_data_1_77_BITS_127_TO_96___d278;
  tUInt8 DEF_x__h36678;
  tUInt8 DEF_rfind__h32832;
  DEF_x__h33278 = INST_memRespQ_deqP.METH_read();
  DEF_memRespQ_data_1__h33811 = INST_memRespQ_data_1.METH_read();
  DEF_memRespQ_data_0__h33789 = INST_memRespQ_data_0.METH_read();
  DEF_missReq___d190 = INST_missReq.METH_read();
  DEF_offset__h31519 = DEF_missReq___d190.get_bits_in_word8(1u, 2u, 2u);
  DEF_idx__h32828 = DEF_missReq___d190.get_bits_in_word8(1u, 4u, 5u);
  DEF_x__h36644 = INST_lruArray_1.METH_sub(DEF_idx__h32828);
  DEF_def__h41666 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_memRespQ_deqReq_ehrReg___d122 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_hitQ_full_ehrReg__h5977 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_empty_ehrReg__h4861 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_x__h36678 = INST_lruArray_0.METH_sub(DEF_idx__h32828);
  DEF_memRespQ_data_1_77_BITS_95_TO_64___d282 = DEF_memRespQ_data_1__h33811.get_whole_word(2u);
  DEF_memRespQ_data_1_77_BITS_127_TO_96___d278 = DEF_memRespQ_data_1__h33811.get_whole_word(3u);
  DEF_memRespQ_data_1_77_BITS_63_TO_32___d287 = DEF_memRespQ_data_1__h33811.get_whole_word(1u);
  DEF_memRespQ_data_0_75_BITS_127_TO_96___d276 = DEF_memRespQ_data_0__h33789.get_whole_word(3u);
  DEF_memRespQ_data_1_77_BITS_31_TO_0___d291 = DEF_memRespQ_data_1__h33811.get_whole_word(0u);
  DEF_memRespQ_data_0_75_BITS_95_TO_64___d281 = DEF_memRespQ_data_0__h33789.get_whole_word(2u);
  DEF_memRespQ_data_0_75_BITS_63_TO_32___d286 = DEF_memRespQ_data_0__h33789.get_whole_word(1u);
  DEF_x__h32889 = (tUInt8)((tUInt8)1u & INST_targetLine.METH_read());
  DEF_rfind__h32832 = DEF_x__h32889;
  DEF_memRespQ_data_0_75_BITS_31_TO_0___d290 = DEF_memRespQ_data_0__h33789.get_whole_word(0u);
  switch (DEF_offset__h31519) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d296 = DEF_memRespQ_data_0_75_BITS_31_TO_0___d290;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d296 = DEF_memRespQ_data_0_75_BITS_63_TO_32___d286;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d296 = DEF_memRespQ_data_0_75_BITS_95_TO_64___d281;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d296 = DEF_memRespQ_data_0_75_BITS_127_TO_96___d276;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d296 = 2863311530u;
  }
  switch (DEF_offset__h31519) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_1_77_BITS_31_TO_0_91_mem_ETC___d298 = DEF_memRespQ_data_1_77_BITS_31_TO_0___d291;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_1_77_BITS_31_TO_0_91_mem_ETC___d298 = DEF_memRespQ_data_1_77_BITS_63_TO_32___d287;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memRespQ_data_1_77_BITS_31_TO_0_91_mem_ETC___d298 = DEF_memRespQ_data_1_77_BITS_95_TO_64___d282;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memRespQ_data_1_77_BITS_31_TO_0_91_mem_ETC___d298 = DEF_memRespQ_data_1_77_BITS_127_TO_96___d278;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_1_77_BITS_31_TO_0_91_mem_ETC___d298 = 2863311530u;
  }
  switch (DEF_x__h33278) {
  case (tUInt8)0u:
    DEF_x__h34510 = DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d296;
    break;
  case (tUInt8)1u:
    DEF_x__h34510 = DEF_SEL_ARR_memRespQ_data_1_77_BITS_31_TO_0_91_mem_ETC___d298;
    break;
  default:
    DEF_x__h34510 = 2863311530u;
  }
  switch (DEF_x__h33278) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d293 = DEF_memRespQ_data_0_75_BITS_31_TO_0___d290;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d293 = DEF_memRespQ_data_1_77_BITS_31_TO_0___d291;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d293 = 2863311530u;
  }
  switch (DEF_x__h33278) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_63_TO_32_86_me_ETC___d289 = DEF_memRespQ_data_0_75_BITS_63_TO_32___d286;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_63_TO_32_86_me_ETC___d289 = DEF_memRespQ_data_1_77_BITS_63_TO_32___d287;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_63_TO_32_86_me_ETC___d289 = 2863311530u;
  }
  switch (DEF_x__h33278) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d280 = DEF_memRespQ_data_0_75_BITS_127_TO_96___d276;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d280 = DEF_memRespQ_data_1_77_BITS_127_TO_96___d278;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d280 = 2863311530u;
  }
  switch (DEF_x__h33278) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_95_TO_64_81_me_ETC___d284 = DEF_memRespQ_data_0_75_BITS_95_TO_64___d281;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_95_TO_64_81_me_ETC___d284 = DEF_memRespQ_data_1_77_BITS_95_TO_64___d282;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_75_BITS_95_TO_64_81_me_ETC___d284 = 2863311530u;
  }
  DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d274 = DEF_rfind__h32832 == (tUInt8)1u;
  DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d271 = DEF_rfind__h32832 == (tUInt8)0u;
  DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d301 = DEF_rfind__h32832 == DEF_x__h36644;
  DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294.set_whole_word(DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d280,
									       3u).set_whole_word(DEF_SEL_ARR_memRespQ_data_0_75_BITS_95_TO_64_81_me_ETC___d284,
												  2u).set_whole_word(DEF_SEL_ARR_memRespQ_data_0_75_BITS_63_TO_32_86_me_ETC___d289,
														     1u).set_whole_word(DEF_SEL_ARR_memRespQ_data_0_75_BITS_31_TO_0_90_mem_ETC___d293,
																	0u);
  DEF__1_CONCAT_missReq_90_BITS_63_TO_41_72___d273 = 16777215u & ((((tUInt32)((tUInt8)1u)) << 23u) | DEF_missReq___d190.get_bits_in_word32(1u,
																	   9u,
																	   23u));
  if (DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d271)
    INST_tagArray_0.METH_upd(DEF_idx__h32828, DEF__1_CONCAT_missReq_90_BITS_63_TO_41_72___d273);
  if (DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d274)
    INST_tagArray_1.METH_upd(DEF_idx__h32828, DEF__1_CONCAT_missReq_90_BITS_63_TO_41_72___d273);
  if (DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d271)
    INST_dirtyArray_0.METH_upd(DEF_idx__h32828, (tUInt8)0u);
  if (DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d274)
    INST_dirtyArray_1.METH_upd(DEF_idx__h32828, (tUInt8)0u);
  if (DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d271)
    INST_dataArray_0.METH_upd(DEF_idx__h32828,
			      DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294);
  if (DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d274)
    INST_dataArray_1.METH_upd(DEF_idx__h32828,
			      DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294);
  INST_hitQ_data_0_wires_0.METH_wset(DEF_x__h34510);
  INST_hitQ_data_0_ignored_wires_0.METH_wset(DEF_def__h41666);
  INST_hitQ_empty_wires_0.METH_wset((tUInt8)0u);
  INST_hitQ_data_0_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_empty_ignored_wires_0.METH_wset(DEF_hitQ_empty_ehrReg__h4861);
  INST_hitQ_empty_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_enqP_wires_0.METH_wset();
  INST_hitQ_enqP_ignored_wires_0.METH_wset();
  INST_hitQ_enqP_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_full_ignored_wires_0.METH_wset(DEF_hitQ_full_ehrReg__h5977);
  INST_hitQ_full_wires_0.METH_wset((tUInt8)1u);
  INST_hitQ_full_virtual_reg_0.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_memRespQ_deqReq_ignored_wires_0.METH_wset(DEF_memRespQ_deqReq_ehrReg___d122);
  INST_memRespQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_targetLine_67_BIT_1_68_THEN_targetLine_67_B_ETC___d301)
    INST_lruArray_1.METH_upd(DEF_idx__h32828, DEF_x__h36678);
  INST_status.METH_write((tUInt8)0u);
  INST_lruArray_0.METH_upd(DEF_idx__h32828, DEF_rfind__h32832);
}


/* Methods */

void MOD_mkCacheSetAssociative::METH_req(tUWide ARG_req_r)
{
  tUInt32 DEF_x__h40795;
  tUInt32 DEF_x__h40740;
  tUInt8 DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d372;
  tUInt8 DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d377;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d326;
  tUInt8 DEF_NOT_req_r_BIT_64_29___d364;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365;
  tUInt8 DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_0_ETC___d331;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d330;
  tUInt8 DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_0_ETC___d363;
  tUInt8 DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03_10_BITS__ETC___d313;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BITS__ETC___d308;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d340;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d346;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d353;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d359;
  tUInt8 DEF_rfind__h37067;
  tUInt32 DEF_x__h37314;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d367;
  tUInt32 DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_03_ETC___d369;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_23___d305;
  tUInt8 DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03_10_BIT_23___d311;
  tUInt32 DEF_tag__h36835;
  tUInt32 DEF_x__h36946;
  tUInt32 DEF_x__h37021;
  tUInt32 DEF_req_r_BITS_31_TO_0___d334;
  tUInt32 DEF_x_addr__h39581;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d356;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d350;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d343;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d336;
  tUInt32 DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d357;
  tUInt32 DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d351;
  tUInt32 DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d344;
  tUInt32 DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d338;
  tUInt8 DEF_x__h37167;
  tUInt8 DEF_x__h37133;
  tUInt32 DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03___d310;
  tUInt32 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03___d304;
  tUInt8 DEF_idx__h36834;
  tUInt8 DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d322;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d309;
  tUInt8 DEF_offset__h36836;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d315;
  tUInt8 DEF_req_r_BIT_64___d329;
  PORT_req_r = ARG_req_r;
  DEF_req_r_BIT_64___d329 = ARG_req_r.get_bits_in_word8(2u, 0u, 1u);
  DEF_offset__h36836 = ARG_req_r.get_bits_in_word8(1u, 2u, 2u);
  DEF_memReqQ_enqReq_ehrReg___d34 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_idx__h36834 = ARG_req_r.get_bits_in_word8(1u, 4u, 5u);
  DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337 = INST_dataArray_1.METH_sub(DEF_idx__h36834);
  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335 = INST_dataArray_0.METH_sub(DEF_idx__h36834);
  DEF_def__h41666 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_x__h40799 = INST_reqCnt.METH_read();
  DEF_x__h40774 = INST_missCnt.METH_read();
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03___d304 = INST_tagArray_1.METH_sub(DEF_idx__h36834);
  DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03___d310 = INST_tagArray_0.METH_sub(DEF_idx__h36834);
  DEF_x__h37133 = INST_lruArray_1.METH_sub(DEF_idx__h36834);
  DEF_hitQ_full_ehrReg__h5977 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_empty_ehrReg__h4861 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_x__h37167 = INST_lruArray_0.METH_sub(DEF_idx__h36834);
  DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d338 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337.get_whole_word(3u);
  DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d344 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337.get_whole_word(2u);
  DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d351 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337.get_whole_word(1u);
  DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d357 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337.get_whole_word(0u);
  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d336 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335.get_whole_word(3u);
  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d343 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335.get_whole_word(2u);
  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d350 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335.get_whole_word(1u);
  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d356 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335.get_whole_word(0u);
  DEF_x_addr__h39581 = ARG_req_r.get_whole_word(1u);
  DEF_req_r_BITS_31_TO_0___d334 = ARG_req_r.get_whole_word(0u);
  DEF_x__h37021 = (tUInt32)(8388607u & DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03___d310);
  DEF_x__h36946 = (tUInt32)(8388607u & DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03___d304);
  DEF_tag__h36835 = ARG_req_r.get_bits_in_word32(1u, 9u, 23u);
  DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03_10_BIT_23___d311 = (tUInt8)(DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03___d310 >> 23u);
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_23___d305 = (tUInt8)(DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03___d304 >> 23u);
  switch (DEF_offset__h36836) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_03_ETC___d369 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d357;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_03_ETC___d369 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d351;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_03_ETC___d369 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d344;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_03_ETC___d369 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d338;
    break;
  default:
    DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_03_ETC___d369 = 2863311530u;
  }
  switch (DEF_offset__h36836) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d367 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d356;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d367 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d350;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d367 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d343;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d367 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d336;
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d367 = 2863311530u;
  }
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BITS__ETC___d308 = DEF_x__h36946 == DEF_tag__h36835;
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d309 = DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_23___d305 && DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BITS__ETC___d308;
  DEF_rfind__h37067 = DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d309;
  switch (DEF_rfind__h37067) {
  case (tUInt8)0u:
    DEF_x__h37314 = DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d367;
    break;
  case (tUInt8)1u:
    DEF_x__h37314 = DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_03_ETC___d369;
    break;
  default:
    DEF_x__h37314 = 2863311530u;
  }
  switch (DEF_rfind__h37067) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d359 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d356;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d359 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d357;
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d359 = 2863311530u;
  }
  switch (DEF_rfind__h37067) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d346 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d343;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d346 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d344;
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d346 = 2863311530u;
  }
  switch (DEF_rfind__h37067) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d353 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d350;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d353 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d351;
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d353 = 2863311530u;
  }
  DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03_10_BITS__ETC___d313 = DEF_x__h37021 == DEF_tag__h36835;
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d315 = DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d309 || (DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03_10_BIT_23___d311 && DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03_10_BITS__ETC___d313);
  DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d322 = (!DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_23___d305 || !DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BITS__ETC___d308) && (!DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03_10_BIT_23___d311 || !DEF_tagArray_0_sub_req_r_BITS_40_TO_36_03_10_BITS__ETC___d313);
  switch (DEF_rfind__h37067) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d340 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03_35_BITS_ETC___d336;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d340 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03_37_BITS_ETC___d338;
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d340 = 2863311530u;
  }
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d330 = DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d315 && DEF_req_r_BIT_64___d329;
  DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_0_ETC___d363 = DEF_rfind__h37067 == (tUInt8)1u && DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d330;
  DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_0_ETC___d331 = DEF_rfind__h37067 == (tUInt8)0u && DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d330;
  DEF_NOT_req_r_BIT_64_29___d364 = !DEF_req_r_BIT_64___d329;
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365 = DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d315 && DEF_NOT_req_r_BIT_64_29___d364;
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d326 = DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d315 && DEF_rfind__h37067 == DEF_x__h37133;
  DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d377 = DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d322 && DEF_NOT_req_r_BIT_64_29___d364;
  DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d372 = DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d322 && DEF_req_r_BIT_64___d329;
  DEF_x__h40740 = DEF_x__h40774 + 1u;
  DEF_x__h40795 = DEF_x__h40799 + 1u;
  DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374.set_whole_word(DEF_req_r_BITS_31_TO_0___d334,
									       2u).set_whole_word(DEF_req_r_BITS_31_TO_0___d334,
												  1u).set_whole_word(DEF_req_r_BITS_31_TO_0___d334,
														     0u);
  DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375.set_bits_in_word(DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374.get_bits_in_word8(2u,
																				 29u,
																				 3u),
										 4u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  96u,
														  DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374,
														  32u,
														  92u,
														  32u,
														  61u),
												    3u).set_whole_word(primExtract32(32u,
																     96u,
																     DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374,
																     32u,
																     60u,
																     32u,
																     29u),
														       2u).set_whole_word((DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374.get_bits_in_word32(0u,
																											    0u,
																											    29u) << 3u) | (tUInt32)((tUInt8)(DEF_req_r_BITS_31_TO_0___d334 >> 29u)),
																	  1u).set_whole_word((((tUInt32)(536870911u & DEF_req_r_BITS_31_TO_0___d334)) << 3u) | (tUInt32)((tUInt8)1u),
																			     0u);
  DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376.set_bits_in_word((tUInt8)31u & (((tUInt8)3u << 3u) | (tUInt8)(DEF_x_addr__h39581 >> 29u)),
										  5u,
										  0u,
										  5u).set_whole_word((((tUInt32)(536870911u & DEF_x_addr__h39581)) << 3u) | (tUInt32)(DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375.get_bits_in_word8(4u,
																														      0u,
																														      3u)),
												     4u).set_whole_word(DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375.get_whole_word(3u),
															3u).set_whole_word(DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375.get_whole_word(2u),
																	   2u).set_whole_word(DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375.get_whole_word(1u),
																			      1u).set_whole_word(DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375.get_whole_word(0u),
																						 0u);
  DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361.set_whole_word(DEF_offset__h36836 == (tUInt8)3u ? DEF_req_r_BITS_31_TO_0___d334 : DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d340,
									       3u).set_whole_word(DEF_offset__h36836 == (tUInt8)2u ? DEF_req_r_BITS_31_TO_0___d334 : DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d346,
												  2u).set_whole_word(DEF_offset__h36836 == (tUInt8)1u ? DEF_req_r_BITS_31_TO_0___d334 : DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d353,
														     1u).set_whole_word(DEF_offset__h36836 == (tUInt8)0u ? DEF_req_r_BITS_31_TO_0___d334 : DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_03_ETC___d359,
																	0u);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d326)
    INST_lruArray_1.METH_upd(DEF_idx__h36834, DEF_x__h37167);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d315)
    INST_lruArray_0.METH_upd(DEF_idx__h36834, DEF_rfind__h37067);
  if (DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_0_ETC___d331)
    INST_dataArray_0.METH_upd(DEF_idx__h36834,
			      DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361);
  if (DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_0_ETC___d363)
    INST_dataArray_1.METH_upd(DEF_idx__h36834,
			      DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361);
  if (DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_0_ETC___d331)
    INST_dirtyArray_0.METH_upd(DEF_idx__h36834, (tUInt8)1u);
  if (DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_0_ETC___d363)
    INST_dirtyArray_1.METH_upd(DEF_idx__h36834, (tUInt8)1u);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_data_0_wires_0.METH_wset(DEF_x__h37314);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_data_0_ignored_wires_0.METH_wset(DEF_def__h41666);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_data_0_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_empty_wires_0.METH_wset((tUInt8)0u);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_empty_ignored_wires_0.METH_wset(DEF_hitQ_empty_ehrReg__h4861);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_empty_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_enqP_wires_0.METH_wset();
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_enqP_ignored_wires_0.METH_wset();
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_enqP_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_full_wires_0.METH_wset((tUInt8)1u);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_full_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_BIT_2_ETC___d365)
    INST_hitQ_full_ignored_wires_0.METH_wset(DEF_hitQ_full_ehrReg__h5977);
  if (DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d372)
    INST_memReqQ_enqReq_wires_0.METH_wset(DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376);
  if (DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d372)
    INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg___d34);
  if (DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d372)
    INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d377)
    INST_missReq.METH_write(ARG_req_r);
  if (DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d377)
    INST_status.METH_write((tUInt8)1u);
  if (DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_03_04_B_ETC___d322)
    INST_missCnt.METH_write(DEF_x__h40740);
  INST_reqCnt.METH_write(DEF_x__h40795);
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_req()
{
  tUInt8 DEF_CAN_FIRE_req;
  tUInt8 PORT_RDY_req;
  DEF_memReqQ_full__h15798 = INST_memReqQ_full.METH_read();
  DEF_status__h29550 = INST_status.METH_read();
  DEF_x__h29519 = INST_init.METH_read();
  DEF_x_BIT_5___h28940 = (tUInt8)(DEF_x__h29519 >> 5u);
  DEF_hitQ_full_ehrReg__h5977 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263 = INST_hitQ_full_virtual_reg_2.METH_read() || (INST_hitQ_full_virtual_reg_1.METH_read() || (INST_hitQ_full_virtual_reg_0.METH_read() || !DEF_hitQ_full_ehrReg__h5977));
  DEF_NOT_memReqQ_full_4___d209 = !DEF_memReqQ_full__h15798;
  DEF_CAN_FIRE_req = (DEF_status__h29550 == (tUInt8)0u && DEF_x_BIT_5___h28940) && (DEF_hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263 && DEF_NOT_memReqQ_full_4___d209);
  PORT_RDY_req = DEF_CAN_FIRE_req;
  return PORT_RDY_req;
}

tUInt32 MOD_mkCacheSetAssociative::METH_resp()
{
  tUInt8 DEF_hitQ_data_0_virtual_reg_1_read____d385;
  tUInt32 PORT_resp;
  DEF_x_wget__h1982 = INST_hitQ_data_0_wires_0.METH_wget();
  DEF_def__h41666 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_hitQ_full_ehrReg__h5977 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4861 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_hitQ_data_0_virtual_reg_1_read____d385 = INST_hitQ_data_0_virtual_reg_1.METH_read();
  DEF_def__h2472 = INST_hitQ_data_0_wires_0.METH_whas() ? DEF_x_wget__h1982 : DEF_def__h41666;
  PORT_resp = DEF_hitQ_data_0_virtual_reg_1_read____d385 ? 0u : DEF_def__h2472;
  DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = INST_hitQ_full_wires_0.METH_whas() ? INST_hitQ_full_wires_0.METH_wget() : DEF_hitQ_full_ehrReg__h5977;
  DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_hitQ_empty_wires_0_whas____d12 ? DEF_hitQ_empty_wires_0_wget____d13 : DEF_hitQ_empty_ehrReg__h4861;
  INST_hitQ_full_wires_1.METH_wset((tUInt8)0u);
  INST_hitQ_full_ignored_wires_1.METH_wset(DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25);
  INST_hitQ_full_virtual_reg_1.METH_write((tUInt8)0u);
  INST_hitQ_deqP_wires_0.METH_wset();
  INST_hitQ_deqP_ignored_wires_0.METH_wset();
  INST_hitQ_deqP_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_empty_wires_1.METH_wset((tUInt8)1u);
  INST_hitQ_empty_ignored_wires_1.METH_wset(DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15);
  INST_hitQ_empty_virtual_reg_1.METH_write((tUInt8)0u);
  return PORT_resp;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_resp()
{
  tUInt8 DEF_CAN_FIRE_resp;
  tUInt8 PORT_RDY_resp;
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4861 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_CAN_FIRE_resp = INST_hitQ_empty_virtual_reg_2.METH_read() || (INST_hitQ_empty_virtual_reg_1.METH_read() || (DEF_hitQ_empty_wires_0_whas____d12 ? !DEF_hitQ_empty_wires_0_wget____d13 : !DEF_hitQ_empty_ehrReg__h4861));
  PORT_RDY_resp = DEF_CAN_FIRE_resp;
  return PORT_RDY_resp;
}

tUWide MOD_mkCacheSetAssociative::METH_memReq()
{
  tUInt8 DEF_SEL_ARR_memReqQ_data_0_92_BIT_163_93_memReqQ_d_ETC___d397;
  tUInt8 DEF_SEL_ARR_memReqQ_data_0_92_BITS_2_TO_0_19_memRe_ETC___d422;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_92_BITS_162_TO_131_98_m_ETC___d401;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d405;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_92_BITS_98_TO_67_06_mem_ETC___d409;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_92_BITS_66_TO_35_10_mem_ETC___d413;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_92_BITS_34_TO_3_15_memR_ETC___d418;
  tUInt8 DEF__read_burstLength__h41882;
  tUInt8 DEF__read_burstLength__h41874;
  tUInt32 DEF__read_addr__h41880;
  tUInt32 DEF__read_addr__h41872;
  DEF_memReqQ_data_1___d394 = INST_memReqQ_data_1.METH_read();
  DEF_memReqQ_data_0___d392 = INST_memReqQ_data_0.METH_read();
  DEF_memReqQ_deqReq_ehrReg___d44 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_x__h41856 = INST_memReqQ_deqP.METH_read();
  DEF__read_addr__h41872 = primExtract32(32u, 164u, DEF_memReqQ_data_0___d392, 32u, 162u, 32u, 131u);
  DEF__read_addr__h41880 = primExtract32(32u, 164u, DEF_memReqQ_data_1___d394, 32u, 162u, 32u, 131u);
  DEF__read_burstLength__h41874 = DEF_memReqQ_data_0___d392.get_bits_in_word8(0u, 0u, 3u);
  DEF__read_burstLength__h41882 = DEF_memReqQ_data_1___d394.get_bits_in_word8(0u, 0u, 3u);
  switch (DEF_x__h41856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_34_TO_3_15_memR_ETC___d418 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d392,
										  32u,
										  34u,
										  32u,
										  3u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_34_TO_3_15_memR_ETC___d418 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d394,
										  32u,
										  34u,
										  32u,
										  3u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_34_TO_3_15_memR_ETC___d418 = 2863311530u;
  }
  switch (DEF_x__h41856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_66_TO_35_10_mem_ETC___d413 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d392,
										  32u,
										  66u,
										  32u,
										  35u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_66_TO_35_10_mem_ETC___d413 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d394,
										  32u,
										  66u,
										  32u,
										  35u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_66_TO_35_10_mem_ETC___d413 = 2863311530u;
  }
  switch (DEF_x__h41856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_98_TO_67_06_mem_ETC___d409 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d392,
										  32u,
										  98u,
										  32u,
										  67u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_98_TO_67_06_mem_ETC___d409 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d394,
										  32u,
										  98u,
										  32u,
										  67u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_98_TO_67_06_mem_ETC___d409 = 2863311530u;
  }
  switch (DEF_x__h41856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_162_TO_131_98_m_ETC___d401 = DEF__read_addr__h41872;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_162_TO_131_98_m_ETC___d401 = DEF__read_addr__h41880;
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_162_TO_131_98_m_ETC___d401 = 2863311530u;
  }
  switch (DEF_x__h41856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d405 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d392,
										  32u,
										  130u,
										  32u,
										  99u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d405 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d394,
										  32u,
										  130u,
										  32u,
										  99u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d405 = 2863311530u;
  }
  switch (DEF_x__h41856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_2_TO_0_19_memRe_ETC___d422 = DEF__read_burstLength__h41874;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_2_TO_0_19_memRe_ETC___d422 = DEF__read_burstLength__h41882;
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_92_BITS_2_TO_0_19_memRe_ETC___d422 = (tUInt8)2u;
  }
  switch (DEF_x__h41856) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_92_BIT_163_93_memReqQ_d_ETC___d397 = DEF_memReqQ_data_0___d392.get_bits_in_word8(5u,
														3u,
														1u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_92_BIT_163_93_memReqQ_d_ETC___d397 = DEF_memReqQ_data_1___d394.get_bits_in_word8(5u,
														3u,
														1u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_92_BIT_163_93_memReqQ_d_ETC___d397 = (tUInt8)0u;
  }
  DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414.set_whole_word(DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d405,
									       2u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_92_BITS_98_TO_67_06_mem_ETC___d409,
												  1u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_92_BITS_66_TO_35_10_mem_ETC___d413,
														     0u);
  DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423.set_bits_in_word(DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414.get_bits_in_word8(2u,
																				 29u,
																				 3u),
										 4u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  96u,
														  DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414,
														  32u,
														  92u,
														  32u,
														  61u),
												    3u).set_whole_word(primExtract32(32u,
																     96u,
																     DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414,
																     32u,
																     60u,
																     32u,
																     29u),
														       2u).set_whole_word((DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414.get_bits_in_word32(0u,
																											    0u,
																											    29u) << 3u) | (tUInt32)((tUInt8)(DEF_SEL_ARR_memReqQ_data_0_92_BITS_34_TO_3_15_memR_ETC___d418 >> 29u)),
																	  1u).set_whole_word((((tUInt32)(536870911u & DEF_SEL_ARR_memReqQ_data_0_92_BITS_34_TO_3_15_memR_ETC___d418)) << 3u) | (tUInt32)(DEF_SEL_ARR_memReqQ_data_0_92_BITS_2_TO_0_19_memRe_ETC___d422),
																			     0u);
  PORT_memReq.set_bits_in_word((tUInt8)15u & ((DEF_SEL_ARR_memReqQ_data_0_92_BIT_163_93_memReqQ_d_ETC___d397 << 3u) | (tUInt8)(DEF_SEL_ARR_memReqQ_data_0_92_BITS_162_TO_131_98_m_ETC___d401 >> 29u)),
			       5u,
			       0u,
			       4u).set_whole_word((((tUInt32)(536870911u & DEF_SEL_ARR_memReqQ_data_0_92_BITS_162_TO_131_98_m_ETC___d401)) << 3u) | (tUInt32)(DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423.get_bits_in_word8(4u,
																													      0u,
																													      3u)),
						  4u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423.get_whole_word(3u),
								     3u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423.get_whole_word(2u),
											2u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423.get_whole_word(1u),
													   1u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423.get_whole_word(0u),
															      0u);
  INST_memReqQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_memReqQ_deqReq_ignored_wires_0.METH_wset(DEF_memReqQ_deqReq_ehrReg___d44);
  INST_memReqQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  return PORT_memReq;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_memReq()
{
  tUInt8 DEF_CAN_FIRE_memReq;
  tUInt8 PORT_RDY_memReq;
  DEF_memReqQ_empty__h15836 = INST_memReqQ_empty.METH_read();
  DEF_CAN_FIRE_memReq = !DEF_memReqQ_empty__h15836;
  PORT_RDY_memReq = DEF_CAN_FIRE_memReq;
  return PORT_RDY_memReq;
}

void MOD_mkCacheSetAssociative::METH_memResp(tUWide ARG_memResp_r)
{
  PORT_memResp_r = ARG_memResp_r;
  DEF_memRespQ_enqReq_ehrReg___d112 = INST_memRespQ_enqReq_ehrReg.METH_read();
  DEF__1_CONCAT_memResp_r___d424.build_concat(8589934591llu & ((((tUInt64)((tUInt8)1u)) << 32u) | (tUInt64)(ARG_memResp_r.get_whole_word(3u))),
					      96u,
					      33u).set_whole_word(ARG_memResp_r.get_whole_word(2u),
								  2u).set_whole_word(ARG_memResp_r.get_whole_word(1u),
										     1u).set_whole_word(ARG_memResp_r.get_whole_word(0u),
													0u);
  INST_memRespQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_memResp_r___d424);
  INST_memRespQ_enqReq_ignored_wires_0.METH_wset(DEF_memRespQ_enqReq_ehrReg___d112);
  INST_memRespQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_memResp()
{
  tUInt8 DEF_CAN_FIRE_memResp;
  tUInt8 PORT_RDY_memResp;
  DEF_memRespQ_full__h26980 = INST_memRespQ_full.METH_read();
  DEF_CAN_FIRE_memResp = !DEF_memRespQ_full__h26980;
  PORT_RDY_memResp = DEF_CAN_FIRE_memResp;
  return PORT_RDY_memResp;
}

tUInt32 MOD_mkCacheSetAssociative::METH_getMissCnt()
{
  tUInt32 PORT_getMissCnt;
  DEF_x__h40774 = INST_missCnt.METH_read();
  PORT_getMissCnt = DEF_x__h40774;
  return PORT_getMissCnt;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_getMissCnt()
{
  tUInt8 DEF_CAN_FIRE_getMissCnt;
  tUInt8 PORT_RDY_getMissCnt;
  DEF_CAN_FIRE_getMissCnt = (tUInt8)1u;
  PORT_RDY_getMissCnt = DEF_CAN_FIRE_getMissCnt;
  return PORT_RDY_getMissCnt;
}

tUInt32 MOD_mkCacheSetAssociative::METH_getTotalReq()
{
  tUInt32 PORT_getTotalReq;
  DEF_x__h40799 = INST_reqCnt.METH_read();
  PORT_getTotalReq = DEF_x__h40799;
  return PORT_getTotalReq;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_getTotalReq()
{
  tUInt8 DEF_CAN_FIRE_getTotalReq;
  tUInt8 PORT_RDY_getTotalReq;
  DEF_CAN_FIRE_getTotalReq = (tUInt8)1u;
  PORT_RDY_getTotalReq = DEF_CAN_FIRE_getTotalReq;
  return PORT_RDY_getTotalReq;
}


/* Reset routines */

void MOD_mkCacheSetAssociative::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_testflag.reset_RST(ARG_rst_in);
  INST_targetLine.reset_RST(ARG_rst_in);
  INST_status.reset_RST(ARG_rst_in);
  INST_reqCnt.reset_RST(ARG_rst_in);
  INST_missCnt.reset_RST(ARG_rst_in);
  INST_memRespQ_full.reset_RST(ARG_rst_in);
  INST_memRespQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memRespQ_enqP.reset_RST(ARG_rst_in);
  INST_memRespQ_empty.reset_RST(ARG_rst_in);
  INST_memRespQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memRespQ_deqP.reset_RST(ARG_rst_in);
  INST_memRespQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_full.reset_RST(ARG_rst_in);
  INST_memReqQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_enqP.reset_RST(ARG_rst_in);
  INST_memReqQ_empty.reset_RST(ARG_rst_in);
  INST_memReqQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_deqP.reset_RST(ARG_rst_in);
  INST_memReqQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_init.reset_RST(ARG_rst_in);
  INST_hitQ_full_ehrReg.reset_RST(ARG_rst_in);
  INST_hitQ_empty_ehrReg.reset_RST(ARG_rst_in);
  INST_hitQ_data_0_ehrReg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCacheSetAssociative::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCacheSetAssociative::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_dataArray_0.dump_state(indent + 2u);
  INST_dataArray_1.dump_state(indent + 2u);
  INST_dirtyArray_0.dump_state(indent + 2u);
  INST_dirtyArray_1.dump_state(indent + 2u);
  INST_hitQ_data_0_ehrReg.dump_state(indent + 2u);
  INST_hitQ_data_0_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_data_0_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_data_0_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_data_0_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_data_0_wires_0.dump_state(indent + 2u);
  INST_hitQ_data_0_wires_1.dump_state(indent + 2u);
  INST_hitQ_deqP_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_deqP_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_deqP_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_deqP_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_deqP_wires_0.dump_state(indent + 2u);
  INST_hitQ_deqP_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_ehrReg.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_2.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_2.dump_state(indent + 2u);
  INST_hitQ_empty_wires_0.dump_state(indent + 2u);
  INST_hitQ_empty_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_wires_2.dump_state(indent + 2u);
  INST_hitQ_enqP_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_enqP_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_enqP_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_enqP_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_enqP_wires_0.dump_state(indent + 2u);
  INST_hitQ_enqP_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_ehrReg.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_2.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_2.dump_state(indent + 2u);
  INST_hitQ_full_wires_0.dump_state(indent + 2u);
  INST_hitQ_full_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_wires_2.dump_state(indent + 2u);
  INST_init.dump_state(indent + 2u);
  INST_lruArray_0.dump_state(indent + 2u);
  INST_lruArray_1.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_data_0.dump_state(indent + 2u);
  INST_memReqQ_data_1.dump_state(indent + 2u);
  INST_memReqQ_deqP.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_memReqQ_empty.dump_state(indent + 2u);
  INST_memReqQ_enqP.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_memReqQ_full.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_data_0.dump_state(indent + 2u);
  INST_memRespQ_data_1.dump_state(indent + 2u);
  INST_memRespQ_deqP.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_memRespQ_empty.dump_state(indent + 2u);
  INST_memRespQ_enqP.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_memRespQ_full.dump_state(indent + 2u);
  INST_missCnt.dump_state(indent + 2u);
  INST_missReq.dump_state(indent + 2u);
  INST_reqCnt.dump_state(indent + 2u);
  INST_status.dump_state(indent + 2u);
  INST_tagArray_0.dump_state(indent + 2u);
  INST_tagArray_1.dump_state(indent + 2u);
  INST_targetLine.dump_state(indent + 2u);
  INST_testflag.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCacheSetAssociative::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 220u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "DONTCARE_CONCAT_4___d254", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_memReqQ_full_4___d209", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d105", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d183", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_memResp_r___d424", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_0_sub_req_r_BITS_40_TO_36_03___d335", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_1_sub_req_r_BITS_40_TO_36_03___d337", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h2472", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h41666", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_ehrReg__h4861", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_wires_0_wget____d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_wires_0_whas____d12", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_full_ehrReg__h5977", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "idx__h32828", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_ehrReg__h10871", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_wires_0_wget____d51", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_wires_0_whas____d50", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_data_0___d392", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_data_1___d394", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_deqReq_ehrReg___d44", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_empty__h15836", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg___d34", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_wget____d33", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_whas____d32", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_wget____d31", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_whas____d30", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_2_wget____d29", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_full__h15798", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_ehrReg__h22438", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_wires_0_wget____d129", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_wires_0_whas____d128", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_data_0__h33789", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_data_1__h33811", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_deqReq_ehrReg___d122", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_empty__h27018", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_ehrReg___d112", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_0_wget____d111", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_0_whas____d110", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_1_wget____d109", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_1_whas____d108", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_2_wget____d107", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_full__h26980", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "missReq___d190", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "offset__h31519", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "status__h29550", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195", 24u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192", 24u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_BIT_5___h28940", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h29519", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h33278", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h36644", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h40774", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h40799", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h41856", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h1982", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReq", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memResp_r", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "req_r", 65u);
  num = INST_dataArray_0.dump_VCD_defs(num);
  num = INST_dataArray_1.dump_VCD_defs(num);
  num = INST_dirtyArray_0.dump_VCD_defs(num);
  num = INST_dirtyArray_1.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_data_0_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_data_0_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_2.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_enqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_enqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_enqP_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_2.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_2.dump_VCD_defs(num);
  num = INST_init.dump_VCD_defs(num);
  num = INST_lruArray_0.dump_VCD_defs(num);
  num = INST_lruArray_1.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_data_0.dump_VCD_defs(num);
  num = INST_memReqQ_data_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqP.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_empty.dump_VCD_defs(num);
  num = INST_memReqQ_enqP.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_full.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_data_0.dump_VCD_defs(num);
  num = INST_memRespQ_data_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqP.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_empty.dump_VCD_defs(num);
  num = INST_memRespQ_enqP.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_full.dump_VCD_defs(num);
  num = INST_missCnt.dump_VCD_defs(num);
  num = INST_missReq.dump_VCD_defs(num);
  num = INST_reqCnt.dump_VCD_defs(num);
  num = INST_status.dump_VCD_defs(num);
  num = INST_tagArray_0.dump_VCD_defs(num);
  num = INST_tagArray_1.dump_VCD_defs(num);
  num = INST_targetLine.dump_VCD_defs(num);
  num = INST_testflag.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCacheSetAssociative::dump_VCD(tVCDDumpType dt,
					 unsigned int levels,
					 MOD_mkCacheSetAssociative &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkCacheSetAssociative::vcd_defs(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 24u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 24u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_DONTCARE_CONCAT_4___d254) != DEF_DONTCARE_CONCAT_4___d254)
      {
	vcd_write_val(sim_hdl, num, DEF_DONTCARE_CONCAT_4___d254, 131u);
	backing.DEF_DONTCARE_CONCAT_4___d254 = DEF_DONTCARE_CONCAT_4___d254;
      }
      ++num;
      if ((backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15) != DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15, 1u);
	backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15;
      }
      ++num;
      if ((backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25) != DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25, 1u);
	backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53) != DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53, 1u);
	backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53 = DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46) != DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46, 1u);
	backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46 = DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101) != DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101, 164u);
	backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101 = DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35) != DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35, 165u);
	backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35 = DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102) != DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102, 164u);
	backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102 = DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36) != DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36, 165u);
	backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36 = DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37) != DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37, 165u);
	backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131) != DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131, 1u);
	backing.DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131 = DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124) != DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124, 1u);
	backing.DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124 = DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113) != DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113, 129u);
	backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113 = DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179) != DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179, 128u);
	backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179 = DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114) != DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114, 129u);
	backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114 = DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180) != DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180, 128u);
	backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180 = DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115) != DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115, 129u);
	backing.DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115 = DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115;
      }
      ++num;
      if ((backing.DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361) != DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361, 128u);
	backing.DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361 = DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361;
      }
      ++num;
      if ((backing.DEF_NOT_memReqQ_full_4___d209) != DEF_NOT_memReqQ_full_4___d209)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_memReqQ_full_4___d209, 1u);
	backing.DEF_NOT_memReqQ_full_4___d209 = DEF_NOT_memReqQ_full_4___d209;
      }
      ++num;
      if ((backing.DEF_NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194) != DEF_NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194, 1u);
	backing.DEF_NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194 = DEF_NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239) != DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239, 96u);
	backing.DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239 = DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244) != DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244, 131u);
	backing.DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244 = DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206) != DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206, 1u);
	backing.DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206 = DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414) != DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414, 96u);
	backing.DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414 = DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423) != DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423, 131u);
	backing.DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423 = DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294) != DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294, 128u);
	backing.DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294 = DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201) != DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201, 1u);
	backing.DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201 = DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d105) != DEF__0_CONCAT_DONTCARE___d105)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d105, 165u);
	backing.DEF__0_CONCAT_DONTCARE___d105 = DEF__0_CONCAT_DONTCARE___d105;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d183) != DEF__0_CONCAT_DONTCARE___d183)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d183, 129u);
	backing.DEF__0_CONCAT_DONTCARE___d183 = DEF__0_CONCAT_DONTCARE___d183;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_memResp_r___d424) != DEF__1_CONCAT_memResp_r___d424)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_memResp_r___d424, 129u);
	backing.DEF__1_CONCAT_memResp_r___d424 = DEF__1_CONCAT_memResp_r___d424;
      }
      ++num;
      if ((backing.DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255) != DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255)
      {
	vcd_write_val(sim_hdl, num, DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255, 165u);
	backing.DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255 = DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255;
      }
      ++num;
      if ((backing.DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245) != DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245)
      {
	vcd_write_val(sim_hdl, num, DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245, 165u);
	backing.DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245 = DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245;
      }
      ++num;
      if ((backing.DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376) != DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376)
      {
	vcd_write_val(sim_hdl, num, DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376, 165u);
	backing.DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376 = DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376;
      }
      ++num;
      if ((backing.DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225) != DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225, 128u);
	backing.DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225 = DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225;
      }
      ++num;
      if ((backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335) != DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335, 128u);
	backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335;
      }
      ++num;
      if ((backing.DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227) != DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227, 128u);
	backing.DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227 = DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227;
      }
      ++num;
      if ((backing.DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337) != DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337, 128u);
	backing.DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337;
      }
      ++num;
      if ((backing.DEF_def__h2472) != DEF_def__h2472)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h2472, 32u);
	backing.DEF_def__h2472 = DEF_def__h2472;
      }
      ++num;
      if ((backing.DEF_def__h41666) != DEF_def__h41666)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h41666, 32u);
	backing.DEF_def__h41666 = DEF_def__h41666;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_ehrReg__h4861) != DEF_hitQ_empty_ehrReg__h4861)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_ehrReg__h4861, 1u);
	backing.DEF_hitQ_empty_ehrReg__h4861 = DEF_hitQ_empty_ehrReg__h4861;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_wires_0_wget____d13) != DEF_hitQ_empty_wires_0_wget____d13)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_wires_0_wget____d13, 1u);
	backing.DEF_hitQ_empty_wires_0_wget____d13 = DEF_hitQ_empty_wires_0_wget____d13;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_wires_0_whas____d12) != DEF_hitQ_empty_wires_0_whas____d12)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_wires_0_whas____d12, 1u);
	backing.DEF_hitQ_empty_wires_0_whas____d12 = DEF_hitQ_empty_wires_0_whas____d12;
      }
      ++num;
      if ((backing.DEF_hitQ_full_ehrReg__h5977) != DEF_hitQ_full_ehrReg__h5977)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_full_ehrReg__h5977, 1u);
	backing.DEF_hitQ_full_ehrReg__h5977 = DEF_hitQ_full_ehrReg__h5977;
      }
      ++num;
      if ((backing.DEF_hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263) != DEF_hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263, 1u);
	backing.DEF_hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263 = DEF_hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263;
      }
      ++num;
      if ((backing.DEF_idx__h32828) != DEF_idx__h32828)
      {
	vcd_write_val(sim_hdl, num, DEF_idx__h32828, 5u);
	backing.DEF_idx__h32828 = DEF_idx__h32828;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_ehrReg__h10871) != DEF_memReqQ_clearReq_ehrReg__h10871)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_ehrReg__h10871, 1u);
	backing.DEF_memReqQ_clearReq_ehrReg__h10871 = DEF_memReqQ_clearReq_ehrReg__h10871;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_wires_0_wget____d51) != DEF_memReqQ_clearReq_wires_0_wget____d51)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_wires_0_wget____d51, 1u);
	backing.DEF_memReqQ_clearReq_wires_0_wget____d51 = DEF_memReqQ_clearReq_wires_0_wget____d51;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_wires_0_whas____d50) != DEF_memReqQ_clearReq_wires_0_whas____d50)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_wires_0_whas____d50, 1u);
	backing.DEF_memReqQ_clearReq_wires_0_whas____d50 = DEF_memReqQ_clearReq_wires_0_whas____d50;
      }
      ++num;
      if ((backing.DEF_memReqQ_data_0___d392) != DEF_memReqQ_data_0___d392)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_data_0___d392, 164u);
	backing.DEF_memReqQ_data_0___d392 = DEF_memReqQ_data_0___d392;
      }
      ++num;
      if ((backing.DEF_memReqQ_data_1___d394) != DEF_memReqQ_data_1___d394)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_data_1___d394, 164u);
	backing.DEF_memReqQ_data_1___d394 = DEF_memReqQ_data_1___d394;
      }
      ++num;
      if ((backing.DEF_memReqQ_deqReq_ehrReg___d44) != DEF_memReqQ_deqReq_ehrReg___d44)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_deqReq_ehrReg___d44, 1u);
	backing.DEF_memReqQ_deqReq_ehrReg___d44 = DEF_memReqQ_deqReq_ehrReg___d44;
      }
      ++num;
      if ((backing.DEF_memReqQ_empty__h15836) != DEF_memReqQ_empty__h15836)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_empty__h15836, 1u);
	backing.DEF_memReqQ_empty__h15836 = DEF_memReqQ_empty__h15836;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100) != DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100, 164u);
	backing.DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100 = DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg___d34) != DEF_memReqQ_enqReq_ehrReg___d34)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg___d34, 165u);
	backing.DEF_memReqQ_enqReq_ehrReg___d34 = DEF_memReqQ_enqReq_ehrReg___d34;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99) != DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99, 164u);
	backing.DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99 = DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_wget____d33) != DEF_memReqQ_enqReq_wires_0_wget____d33)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_wget____d33, 165u);
	backing.DEF_memReqQ_enqReq_wires_0_wget____d33 = DEF_memReqQ_enqReq_wires_0_wget____d33;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_whas____d32) != DEF_memReqQ_enqReq_wires_0_whas____d32)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_whas____d32, 1u);
	backing.DEF_memReqQ_enqReq_wires_0_whas____d32 = DEF_memReqQ_enqReq_wires_0_whas____d32;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98) != DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98, 164u);
	backing.DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98 = DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_wget____d31) != DEF_memReqQ_enqReq_wires_1_wget____d31)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_wget____d31, 165u);
	backing.DEF_memReqQ_enqReq_wires_1_wget____d31 = DEF_memReqQ_enqReq_wires_1_wget____d31;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_whas____d30) != DEF_memReqQ_enqReq_wires_1_whas____d30)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_whas____d30, 1u);
	backing.DEF_memReqQ_enqReq_wires_1_whas____d30 = DEF_memReqQ_enqReq_wires_1_whas____d30;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_2_wget____d29) != DEF_memReqQ_enqReq_wires_2_wget____d29)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_2_wget____d29, 165u);
	backing.DEF_memReqQ_enqReq_wires_2_wget____d29 = DEF_memReqQ_enqReq_wires_2_wget____d29;
      }
      ++num;
      if ((backing.DEF_memReqQ_full__h15798) != DEF_memReqQ_full__h15798)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_full__h15798, 1u);
	backing.DEF_memReqQ_full__h15798 = DEF_memReqQ_full__h15798;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_ehrReg__h22438) != DEF_memRespQ_clearReq_ehrReg__h22438)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_ehrReg__h22438, 1u);
	backing.DEF_memRespQ_clearReq_ehrReg__h22438 = DEF_memRespQ_clearReq_ehrReg__h22438;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_wires_0_wget____d129) != DEF_memRespQ_clearReq_wires_0_wget____d129)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_wires_0_wget____d129, 1u);
	backing.DEF_memRespQ_clearReq_wires_0_wget____d129 = DEF_memRespQ_clearReq_wires_0_wget____d129;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_wires_0_whas____d128) != DEF_memRespQ_clearReq_wires_0_whas____d128)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_wires_0_whas____d128, 1u);
	backing.DEF_memRespQ_clearReq_wires_0_whas____d128 = DEF_memRespQ_clearReq_wires_0_whas____d128;
      }
      ++num;
      if ((backing.DEF_memRespQ_data_0__h33789) != DEF_memRespQ_data_0__h33789)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_data_0__h33789, 128u);
	backing.DEF_memRespQ_data_0__h33789 = DEF_memRespQ_data_0__h33789;
      }
      ++num;
      if ((backing.DEF_memRespQ_data_1__h33811) != DEF_memRespQ_data_1__h33811)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_data_1__h33811, 128u);
	backing.DEF_memRespQ_data_1__h33811 = DEF_memRespQ_data_1__h33811;
      }
      ++num;
      if ((backing.DEF_memRespQ_deqReq_ehrReg___d122) != DEF_memRespQ_deqReq_ehrReg___d122)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_deqReq_ehrReg___d122, 1u);
	backing.DEF_memRespQ_deqReq_ehrReg___d122 = DEF_memRespQ_deqReq_ehrReg___d122;
      }
      ++num;
      if ((backing.DEF_memRespQ_empty__h27018) != DEF_memRespQ_empty__h27018)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_empty__h27018, 1u);
	backing.DEF_memRespQ_empty__h27018 = DEF_memRespQ_empty__h27018;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178) != DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178, 128u);
	backing.DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178 = DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_ehrReg___d112) != DEF_memRespQ_enqReq_ehrReg___d112)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_ehrReg___d112, 129u);
	backing.DEF_memRespQ_enqReq_ehrReg___d112 = DEF_memRespQ_enqReq_ehrReg___d112;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177) != DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177, 128u);
	backing.DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177 = DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_0_wget____d111) != DEF_memRespQ_enqReq_wires_0_wget____d111)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_0_wget____d111, 129u);
	backing.DEF_memRespQ_enqReq_wires_0_wget____d111 = DEF_memRespQ_enqReq_wires_0_wget____d111;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_0_whas____d110) != DEF_memRespQ_enqReq_wires_0_whas____d110)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_0_whas____d110, 1u);
	backing.DEF_memRespQ_enqReq_wires_0_whas____d110 = DEF_memRespQ_enqReq_wires_0_whas____d110;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176) != DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176, 128u);
	backing.DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176 = DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_1_wget____d109) != DEF_memRespQ_enqReq_wires_1_wget____d109)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_1_wget____d109, 129u);
	backing.DEF_memRespQ_enqReq_wires_1_wget____d109 = DEF_memRespQ_enqReq_wires_1_wget____d109;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_1_whas____d108) != DEF_memRespQ_enqReq_wires_1_whas____d108)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_1_whas____d108, 1u);
	backing.DEF_memRespQ_enqReq_wires_1_whas____d108 = DEF_memRespQ_enqReq_wires_1_whas____d108;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_2_wget____d107) != DEF_memRespQ_enqReq_wires_2_wget____d107)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_2_wget____d107, 129u);
	backing.DEF_memRespQ_enqReq_wires_2_wget____d107 = DEF_memRespQ_enqReq_wires_2_wget____d107;
      }
      ++num;
      if ((backing.DEF_memRespQ_full__h26980) != DEF_memRespQ_full__h26980)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_full__h26980, 1u);
	backing.DEF_memRespQ_full__h26980 = DEF_memRespQ_full__h26980;
      }
      ++num;
      if ((backing.DEF_missReq___d190) != DEF_missReq___d190)
      {
	vcd_write_val(sim_hdl, num, DEF_missReq___d190, 65u);
	backing.DEF_missReq___d190 = DEF_missReq___d190;
      }
      ++num;
      if ((backing.DEF_offset__h31519) != DEF_offset__h31519)
      {
	vcd_write_val(sim_hdl, num, DEF_offset__h31519, 2u);
	backing.DEF_offset__h31519 = DEF_offset__h31519;
      }
      ++num;
      if ((backing.DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374) != DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374)
      {
	vcd_write_val(sim_hdl, num, DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374, 96u);
	backing.DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374 = DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374;
      }
      ++num;
      if ((backing.DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375) != DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375)
      {
	vcd_write_val(sim_hdl, num, DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375, 131u);
	backing.DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375 = DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375;
      }
      ++num;
      if ((backing.DEF_status__h29550) != DEF_status__h29550)
      {
	vcd_write_val(sim_hdl, num, DEF_status__h29550, 2u);
	backing.DEF_status__h29550 = DEF_status__h29550;
      }
      ++num;
      if ((backing.DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196) != DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196, 1u);
	backing.DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196 = DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196;
      }
      ++num;
      if ((backing.DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195) != DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195, 24u);
	backing.DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195 = DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195;
      }
      ++num;
      if ((backing.DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193) != DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193, 1u);
	backing.DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193 = DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193;
      }
      ++num;
      if ((backing.DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192) != DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192, 24u);
	backing.DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192 = DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192;
      }
      ++num;
      if ((backing.DEF_x_BIT_5___h28940) != DEF_x_BIT_5___h28940)
      {
	vcd_write_val(sim_hdl, num, DEF_x_BIT_5___h28940, 1u);
	backing.DEF_x_BIT_5___h28940 = DEF_x_BIT_5___h28940;
      }
      ++num;
      if ((backing.DEF_x__h29519) != DEF_x__h29519)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h29519, 6u);
	backing.DEF_x__h29519 = DEF_x__h29519;
      }
      ++num;
      if ((backing.DEF_x__h33278) != DEF_x__h33278)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h33278, 1u);
	backing.DEF_x__h33278 = DEF_x__h33278;
      }
      ++num;
      if ((backing.DEF_x__h36644) != DEF_x__h36644)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h36644, 1u);
	backing.DEF_x__h36644 = DEF_x__h36644;
      }
      ++num;
      if ((backing.DEF_x__h40774) != DEF_x__h40774)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h40774, 32u);
	backing.DEF_x__h40774 = DEF_x__h40774;
      }
      ++num;
      if ((backing.DEF_x__h40799) != DEF_x__h40799)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h40799, 32u);
	backing.DEF_x__h40799 = DEF_x__h40799;
      }
      ++num;
      if ((backing.DEF_x__h41856) != DEF_x__h41856)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h41856, 1u);
	backing.DEF_x__h41856 = DEF_x__h41856;
      }
      ++num;
      if ((backing.DEF_x_wget__h1982) != DEF_x_wget__h1982)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h1982, 32u);
	backing.DEF_x_wget__h1982 = DEF_x_wget__h1982;
      }
      ++num;
      if ((backing.PORT_memReq) != PORT_memReq)
      {
	vcd_write_val(sim_hdl, num, PORT_memReq, 164u);
	backing.PORT_memReq = PORT_memReq;
      }
      ++num;
      if ((backing.PORT_memResp_r) != PORT_memResp_r)
      {
	vcd_write_val(sim_hdl, num, PORT_memResp_r, 128u);
	backing.PORT_memResp_r = PORT_memResp_r;
      }
      ++num;
      if ((backing.PORT_req_r) != PORT_req_r)
      {
	vcd_write_val(sim_hdl, num, PORT_req_r, 65u);
	backing.PORT_req_r = PORT_req_r;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_DONTCARE_CONCAT_4___d254, 131u);
      backing.DEF_DONTCARE_CONCAT_4___d254 = DEF_DONTCARE_CONCAT_4___d254;
      vcd_write_val(sim_hdl, num++, DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15, 1u);
      backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15;
      vcd_write_val(sim_hdl, num++, DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25, 1u);
      backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53, 1u);
      backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53 = DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d53;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46, 1u);
      backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46 = DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d46;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101, 164u);
      backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101 = DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d101;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35, 165u);
      backing.DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35 = DEF_IF_memReqQ_enqReq_wires_0_whas__2_THEN_memReqQ_ETC___d35;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102, 164u);
      backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102 = DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d102;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36, 165u);
      backing.DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36 = DEF_IF_memReqQ_enqReq_wires_1_whas__0_THEN_memReqQ_ETC___d36;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37, 165u);
      backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d37;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131, 1u);
      backing.DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131 = DEF_IF_memRespQ_clearReq_wires_0_whas__28_THEN_mem_ETC___d131;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124, 1u);
      backing.DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124 = DEF_IF_memRespQ_deqReq_wires_1_whas__18_THEN_memRe_ETC___d124;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113, 129u);
      backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113 = DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d113;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179, 128u);
      backing.DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179 = DEF_IF_memRespQ_enqReq_wires_0_whas__10_THEN_memRe_ETC___d179;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114, 129u);
      backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114 = DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d114;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180, 128u);
      backing.DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180 = DEF_IF_memRespQ_enqReq_wires_1_whas__08_THEN_memRe_ETC___d180;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115, 129u);
      backing.DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115 = DEF_IF_memRespQ_enqReq_wires_2_whas__06_THEN_memRe_ETC___d115;
      vcd_write_val(sim_hdl, num++, DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361, 128u);
      backing.DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361 = DEF_IF_req_r_BITS_35_TO_34_32_EQ_3_33_THEN_req_r_B_ETC___d361;
      vcd_write_val(sim_hdl, num++, DEF_NOT_memReqQ_full_4___d209, 1u);
      backing.DEF_NOT_memReqQ_full_4___d209 = DEF_NOT_memReqQ_full_4___d209;
      vcd_write_val(sim_hdl, num++, DEF_NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194, 1u);
      backing.DEF_NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194 = DEF_NOT_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_ETC___d194;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239, 96u);
      backing.DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239 = DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d239;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244, 131u);
      backing.DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244 = DEF_SEL_ARR_dataArray_0_sub_missReq_90_BITS_40_TO__ETC___d244;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206, 1u);
      backing.DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206 = DEF_SEL_ARR_dirtyArray_0_sub_missReq_90_BITS_40_TO_ETC___d206;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414, 96u);
      backing.DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414 = DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d414;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423, 131u);
      backing.DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423 = DEF_SEL_ARR_memReqQ_data_0_92_BITS_130_TO_99_02_me_ETC___d423;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294, 128u);
      backing.DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294 = DEF_SEL_ARR_memRespQ_data_0_75_BITS_127_TO_96_76_m_ETC___d294;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201, 1u);
      backing.DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201 = DEF_SEL_ARR_tagArray_0_sub_missReq_90_BITS_40_TO_3_ETC___d201;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d105, 165u);
      backing.DEF__0_CONCAT_DONTCARE___d105 = DEF__0_CONCAT_DONTCARE___d105;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d183, 129u);
      backing.DEF__0_CONCAT_DONTCARE___d183 = DEF__0_CONCAT_DONTCARE___d183;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_memResp_r___d424, 129u);
      backing.DEF__1_CONCAT_memResp_r___d424 = DEF__1_CONCAT_memResp_r___d424;
      vcd_write_val(sim_hdl, num++, DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255, 165u);
      backing.DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255 = DEF__2_CONCAT_missReq_90_BITS_63_TO_32_50_MINUS_0_C_ETC___d255;
      vcd_write_val(sim_hdl, num++, DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245, 165u);
      backing.DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245 = DEF__3_CONCAT_SEL_ARR_IF_tagArray_0_sub_missReq_90__ETC___d245;
      vcd_write_val(sim_hdl, num++, DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376, 165u);
      backing.DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376 = DEF__3_CONCAT_req_r_BITS_63_TO_32_73_CONCAT_req_r_B_ETC___d376;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225, 128u);
      backing.DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225 = DEF_dataArray_0_sub_missReq_90_BITS_40_TO_36_91___d225;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335, 128u);
      backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_03___d335;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227, 128u);
      backing.DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227 = DEF_dataArray_1_sub_missReq_90_BITS_40_TO_36_91___d227;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337, 128u);
      backing.DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_03___d337;
      vcd_write_val(sim_hdl, num++, DEF_def__h2472, 32u);
      backing.DEF_def__h2472 = DEF_def__h2472;
      vcd_write_val(sim_hdl, num++, DEF_def__h41666, 32u);
      backing.DEF_def__h41666 = DEF_def__h41666;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_ehrReg__h4861, 1u);
      backing.DEF_hitQ_empty_ehrReg__h4861 = DEF_hitQ_empty_ehrReg__h4861;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_wires_0_wget____d13, 1u);
      backing.DEF_hitQ_empty_wires_0_wget____d13 = DEF_hitQ_empty_wires_0_wget____d13;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_wires_0_whas____d12, 1u);
      backing.DEF_hitQ_empty_wires_0_whas____d12 = DEF_hitQ_empty_wires_0_whas____d12;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_full_ehrReg__h5977, 1u);
      backing.DEF_hitQ_full_ehrReg__h5977 = DEF_hitQ_full_ehrReg__h5977;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263, 1u);
      backing.DEF_hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263 = DEF_hitQ_full_virtual_reg_2_read__57_OR_hitQ_full__ETC___d263;
      vcd_write_val(sim_hdl, num++, DEF_idx__h32828, 5u);
      backing.DEF_idx__h32828 = DEF_idx__h32828;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_ehrReg__h10871, 1u);
      backing.DEF_memReqQ_clearReq_ehrReg__h10871 = DEF_memReqQ_clearReq_ehrReg__h10871;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_wires_0_wget____d51, 1u);
      backing.DEF_memReqQ_clearReq_wires_0_wget____d51 = DEF_memReqQ_clearReq_wires_0_wget____d51;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_wires_0_whas____d50, 1u);
      backing.DEF_memReqQ_clearReq_wires_0_whas____d50 = DEF_memReqQ_clearReq_wires_0_whas____d50;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_data_0___d392, 164u);
      backing.DEF_memReqQ_data_0___d392 = DEF_memReqQ_data_0___d392;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_data_1___d394, 164u);
      backing.DEF_memReqQ_data_1___d394 = DEF_memReqQ_data_1___d394;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_deqReq_ehrReg___d44, 1u);
      backing.DEF_memReqQ_deqReq_ehrReg___d44 = DEF_memReqQ_deqReq_ehrReg___d44;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_empty__h15836, 1u);
      backing.DEF_memReqQ_empty__h15836 = DEF_memReqQ_empty__h15836;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100, 164u);
      backing.DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100 = DEF_memReqQ_enqReq_ehrReg_4_BITS_163_TO_0___d100;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg___d34, 165u);
      backing.DEF_memReqQ_enqReq_ehrReg___d34 = DEF_memReqQ_enqReq_ehrReg___d34;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99, 164u);
      backing.DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99 = DEF_memReqQ_enqReq_wires_0_wget__3_BITS_163_TO_0___d99;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_wget____d33, 165u);
      backing.DEF_memReqQ_enqReq_wires_0_wget____d33 = DEF_memReqQ_enqReq_wires_0_wget____d33;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_whas____d32, 1u);
      backing.DEF_memReqQ_enqReq_wires_0_whas____d32 = DEF_memReqQ_enqReq_wires_0_whas____d32;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98, 164u);
      backing.DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98 = DEF_memReqQ_enqReq_wires_1_wget__1_BITS_163_TO_0___d98;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_wget____d31, 165u);
      backing.DEF_memReqQ_enqReq_wires_1_wget____d31 = DEF_memReqQ_enqReq_wires_1_wget____d31;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_whas____d30, 1u);
      backing.DEF_memReqQ_enqReq_wires_1_whas____d30 = DEF_memReqQ_enqReq_wires_1_whas____d30;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_2_wget____d29, 165u);
      backing.DEF_memReqQ_enqReq_wires_2_wget____d29 = DEF_memReqQ_enqReq_wires_2_wget____d29;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_full__h15798, 1u);
      backing.DEF_memReqQ_full__h15798 = DEF_memReqQ_full__h15798;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_ehrReg__h22438, 1u);
      backing.DEF_memRespQ_clearReq_ehrReg__h22438 = DEF_memRespQ_clearReq_ehrReg__h22438;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_wires_0_wget____d129, 1u);
      backing.DEF_memRespQ_clearReq_wires_0_wget____d129 = DEF_memRespQ_clearReq_wires_0_wget____d129;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_wires_0_whas____d128, 1u);
      backing.DEF_memRespQ_clearReq_wires_0_whas____d128 = DEF_memRespQ_clearReq_wires_0_whas____d128;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_data_0__h33789, 128u);
      backing.DEF_memRespQ_data_0__h33789 = DEF_memRespQ_data_0__h33789;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_data_1__h33811, 128u);
      backing.DEF_memRespQ_data_1__h33811 = DEF_memRespQ_data_1__h33811;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_deqReq_ehrReg___d122, 1u);
      backing.DEF_memRespQ_deqReq_ehrReg___d122 = DEF_memRespQ_deqReq_ehrReg___d122;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_empty__h27018, 1u);
      backing.DEF_memRespQ_empty__h27018 = DEF_memRespQ_empty__h27018;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178, 128u);
      backing.DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178 = DEF_memRespQ_enqReq_ehrReg_12_BITS_127_TO_0___d178;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_ehrReg___d112, 129u);
      backing.DEF_memRespQ_enqReq_ehrReg___d112 = DEF_memRespQ_enqReq_ehrReg___d112;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177, 128u);
      backing.DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177 = DEF_memRespQ_enqReq_wires_0_wget__11_BITS_127_TO_0___d177;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_0_wget____d111, 129u);
      backing.DEF_memRespQ_enqReq_wires_0_wget____d111 = DEF_memRespQ_enqReq_wires_0_wget____d111;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_0_whas____d110, 1u);
      backing.DEF_memRespQ_enqReq_wires_0_whas____d110 = DEF_memRespQ_enqReq_wires_0_whas____d110;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176, 128u);
      backing.DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176 = DEF_memRespQ_enqReq_wires_1_wget__09_BITS_127_TO_0___d176;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_1_wget____d109, 129u);
      backing.DEF_memRespQ_enqReq_wires_1_wget____d109 = DEF_memRespQ_enqReq_wires_1_wget____d109;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_1_whas____d108, 1u);
      backing.DEF_memRespQ_enqReq_wires_1_whas____d108 = DEF_memRespQ_enqReq_wires_1_whas____d108;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_2_wget____d107, 129u);
      backing.DEF_memRespQ_enqReq_wires_2_wget____d107 = DEF_memRespQ_enqReq_wires_2_wget____d107;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_full__h26980, 1u);
      backing.DEF_memRespQ_full__h26980 = DEF_memRespQ_full__h26980;
      vcd_write_val(sim_hdl, num++, DEF_missReq___d190, 65u);
      backing.DEF_missReq___d190 = DEF_missReq___d190;
      vcd_write_val(sim_hdl, num++, DEF_offset__h31519, 2u);
      backing.DEF_offset__h31519 = DEF_offset__h31519;
      vcd_write_val(sim_hdl, num++, DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374, 96u);
      backing.DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374 = DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d374;
      vcd_write_val(sim_hdl, num++, DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375, 131u);
      backing.DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375 = DEF_req_r_BITS_31_TO_0_34_CONCAT_req_r_BITS_31_TO__ETC___d375;
      vcd_write_val(sim_hdl, num++, DEF_status__h29550, 2u);
      backing.DEF_status__h29550 = DEF_status__h29550;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196, 1u);
      backing.DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196 = DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91_95__ETC___d196;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195, 24u);
      backing.DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195 = DEF_tagArray_0_sub_missReq_90_BITS_40_TO_36_91___d195;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193, 1u);
      backing.DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193 = DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91_92__ETC___d193;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192, 24u);
      backing.DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192 = DEF_tagArray_1_sub_missReq_90_BITS_40_TO_36_91___d192;
      vcd_write_val(sim_hdl, num++, DEF_x_BIT_5___h28940, 1u);
      backing.DEF_x_BIT_5___h28940 = DEF_x_BIT_5___h28940;
      vcd_write_val(sim_hdl, num++, DEF_x__h29519, 6u);
      backing.DEF_x__h29519 = DEF_x__h29519;
      vcd_write_val(sim_hdl, num++, DEF_x__h33278, 1u);
      backing.DEF_x__h33278 = DEF_x__h33278;
      vcd_write_val(sim_hdl, num++, DEF_x__h36644, 1u);
      backing.DEF_x__h36644 = DEF_x__h36644;
      vcd_write_val(sim_hdl, num++, DEF_x__h40774, 32u);
      backing.DEF_x__h40774 = DEF_x__h40774;
      vcd_write_val(sim_hdl, num++, DEF_x__h40799, 32u);
      backing.DEF_x__h40799 = DEF_x__h40799;
      vcd_write_val(sim_hdl, num++, DEF_x__h41856, 1u);
      backing.DEF_x__h41856 = DEF_x__h41856;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h1982, 32u);
      backing.DEF_x_wget__h1982 = DEF_x_wget__h1982;
      vcd_write_val(sim_hdl, num++, PORT_memReq, 164u);
      backing.PORT_memReq = PORT_memReq;
      vcd_write_val(sim_hdl, num++, PORT_memResp_r, 128u);
      backing.PORT_memResp_r = PORT_memResp_r;
      vcd_write_val(sim_hdl, num++, PORT_req_r, 65u);
      backing.PORT_req_r = PORT_req_r;
    }
}

void MOD_mkCacheSetAssociative::vcd_prims(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing)
{
  INST_dataArray_0.dump_VCD(dt, backing.INST_dataArray_0);
  INST_dataArray_1.dump_VCD(dt, backing.INST_dataArray_1);
  INST_dirtyArray_0.dump_VCD(dt, backing.INST_dirtyArray_0);
  INST_dirtyArray_1.dump_VCD(dt, backing.INST_dirtyArray_1);
  INST_hitQ_data_0_ehrReg.dump_VCD(dt, backing.INST_hitQ_data_0_ehrReg);
  INST_hitQ_data_0_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_data_0_ignored_wires_0);
  INST_hitQ_data_0_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_data_0_ignored_wires_1);
  INST_hitQ_data_0_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_data_0_virtual_reg_0);
  INST_hitQ_data_0_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_data_0_virtual_reg_1);
  INST_hitQ_data_0_wires_0.dump_VCD(dt, backing.INST_hitQ_data_0_wires_0);
  INST_hitQ_data_0_wires_1.dump_VCD(dt, backing.INST_hitQ_data_0_wires_1);
  INST_hitQ_deqP_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_deqP_ignored_wires_0);
  INST_hitQ_deqP_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_deqP_ignored_wires_1);
  INST_hitQ_deqP_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_deqP_virtual_reg_0);
  INST_hitQ_deqP_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_deqP_virtual_reg_1);
  INST_hitQ_deqP_wires_0.dump_VCD(dt, backing.INST_hitQ_deqP_wires_0);
  INST_hitQ_deqP_wires_1.dump_VCD(dt, backing.INST_hitQ_deqP_wires_1);
  INST_hitQ_empty_ehrReg.dump_VCD(dt, backing.INST_hitQ_empty_ehrReg);
  INST_hitQ_empty_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_0);
  INST_hitQ_empty_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_1);
  INST_hitQ_empty_ignored_wires_2.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_2);
  INST_hitQ_empty_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_0);
  INST_hitQ_empty_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_1);
  INST_hitQ_empty_virtual_reg_2.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_2);
  INST_hitQ_empty_wires_0.dump_VCD(dt, backing.INST_hitQ_empty_wires_0);
  INST_hitQ_empty_wires_1.dump_VCD(dt, backing.INST_hitQ_empty_wires_1);
  INST_hitQ_empty_wires_2.dump_VCD(dt, backing.INST_hitQ_empty_wires_2);
  INST_hitQ_enqP_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_enqP_ignored_wires_0);
  INST_hitQ_enqP_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_enqP_ignored_wires_1);
  INST_hitQ_enqP_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_enqP_virtual_reg_0);
  INST_hitQ_enqP_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_enqP_virtual_reg_1);
  INST_hitQ_enqP_wires_0.dump_VCD(dt, backing.INST_hitQ_enqP_wires_0);
  INST_hitQ_enqP_wires_1.dump_VCD(dt, backing.INST_hitQ_enqP_wires_1);
  INST_hitQ_full_ehrReg.dump_VCD(dt, backing.INST_hitQ_full_ehrReg);
  INST_hitQ_full_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_0);
  INST_hitQ_full_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_1);
  INST_hitQ_full_ignored_wires_2.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_2);
  INST_hitQ_full_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_0);
  INST_hitQ_full_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_1);
  INST_hitQ_full_virtual_reg_2.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_2);
  INST_hitQ_full_wires_0.dump_VCD(dt, backing.INST_hitQ_full_wires_0);
  INST_hitQ_full_wires_1.dump_VCD(dt, backing.INST_hitQ_full_wires_1);
  INST_hitQ_full_wires_2.dump_VCD(dt, backing.INST_hitQ_full_wires_2);
  INST_init.dump_VCD(dt, backing.INST_init);
  INST_lruArray_0.dump_VCD(dt, backing.INST_lruArray_0);
  INST_lruArray_1.dump_VCD(dt, backing.INST_lruArray_1);
  INST_memReqQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_clearReq_ehrReg);
  INST_memReqQ_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_ignored_wires_0);
  INST_memReqQ_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_ignored_wires_1);
  INST_memReqQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_virtual_reg_0);
  INST_memReqQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_virtual_reg_1);
  INST_memReqQ_clearReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_wires_0);
  INST_memReqQ_clearReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_wires_1);
  INST_memReqQ_data_0.dump_VCD(dt, backing.INST_memReqQ_data_0);
  INST_memReqQ_data_1.dump_VCD(dt, backing.INST_memReqQ_data_1);
  INST_memReqQ_deqP.dump_VCD(dt, backing.INST_memReqQ_deqP);
  INST_memReqQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_deqReq_ehrReg);
  INST_memReqQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_0);
  INST_memReqQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_1);
  INST_memReqQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_2);
  INST_memReqQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_0);
  INST_memReqQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_1);
  INST_memReqQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_2);
  INST_memReqQ_deqReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_0);
  INST_memReqQ_deqReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_1);
  INST_memReqQ_deqReq_wires_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_2);
  INST_memReqQ_empty.dump_VCD(dt, backing.INST_memReqQ_empty);
  INST_memReqQ_enqP.dump_VCD(dt, backing.INST_memReqQ_enqP);
  INST_memReqQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_enqReq_ehrReg);
  INST_memReqQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_0);
  INST_memReqQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_1);
  INST_memReqQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_2);
  INST_memReqQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_0);
  INST_memReqQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_1);
  INST_memReqQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_2);
  INST_memReqQ_enqReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_0);
  INST_memReqQ_enqReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_1);
  INST_memReqQ_enqReq_wires_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_2);
  INST_memReqQ_full.dump_VCD(dt, backing.INST_memReqQ_full);
  INST_memRespQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_clearReq_ehrReg);
  INST_memRespQ_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_ignored_wires_0);
  INST_memRespQ_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_ignored_wires_1);
  INST_memRespQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_virtual_reg_0);
  INST_memRespQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_virtual_reg_1);
  INST_memRespQ_clearReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_wires_0);
  INST_memRespQ_clearReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_wires_1);
  INST_memRespQ_data_0.dump_VCD(dt, backing.INST_memRespQ_data_0);
  INST_memRespQ_data_1.dump_VCD(dt, backing.INST_memRespQ_data_1);
  INST_memRespQ_deqP.dump_VCD(dt, backing.INST_memRespQ_deqP);
  INST_memRespQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_deqReq_ehrReg);
  INST_memRespQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_0);
  INST_memRespQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_1);
  INST_memRespQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_2);
  INST_memRespQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_0);
  INST_memRespQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_1);
  INST_memRespQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_2);
  INST_memRespQ_deqReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_0);
  INST_memRespQ_deqReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_1);
  INST_memRespQ_deqReq_wires_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_2);
  INST_memRespQ_empty.dump_VCD(dt, backing.INST_memRespQ_empty);
  INST_memRespQ_enqP.dump_VCD(dt, backing.INST_memRespQ_enqP);
  INST_memRespQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_enqReq_ehrReg);
  INST_memRespQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_0);
  INST_memRespQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_1);
  INST_memRespQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_2);
  INST_memRespQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_0);
  INST_memRespQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_1);
  INST_memRespQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_2);
  INST_memRespQ_enqReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_0);
  INST_memRespQ_enqReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_1);
  INST_memRespQ_enqReq_wires_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_2);
  INST_memRespQ_full.dump_VCD(dt, backing.INST_memRespQ_full);
  INST_missCnt.dump_VCD(dt, backing.INST_missCnt);
  INST_missReq.dump_VCD(dt, backing.INST_missReq);
  INST_reqCnt.dump_VCD(dt, backing.INST_reqCnt);
  INST_status.dump_VCD(dt, backing.INST_status);
  INST_tagArray_0.dump_VCD(dt, backing.INST_tagArray_0);
  INST_tagArray_1.dump_VCD(dt, backing.INST_tagArray_1);
  INST_targetLine.dump_VCD(dt, backing.INST_targetLine);
  INST_testflag.dump_VCD(dt, backing.INST_testflag);
}
