

================================================================
== Vitis HLS Report for 'compute_rows_Pipeline_rms_loop_0'
================================================================
* Date:           Wed Oct  1 10:14:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2311|     2311|  23.110 us|  23.110 us|  2311|  2311|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rms_loop_0  |     2309|     2309|         9|          3|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_sq = alloca i32 1"   --->   Operation 12 'alloca' 'sum_sq' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_32, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_33, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_34, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_35, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_36, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_37, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_38, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_39, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_40, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_41, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_42, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_43, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_44, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_45, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_46, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_47, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_48, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_49, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_50, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_51, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_52, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_53, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_54, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_55, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_56, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_57, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_58, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_59, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_60, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_61, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_62, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum_sq"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i467"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_6 = load i10 %i" [activation_accelerator.cpp:288]   --->   Operation 49 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.91ns)   --->   "%icmp_ln286 = icmp_eq  i10 %i_6, i10 768" [activation_accelerator.cpp:286]   --->   Operation 50 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.78ns)   --->   "%add_ln286 = add i10 %i_6, i10 1" [activation_accelerator.cpp:286]   --->   Operation 52 'add' 'add_ln286' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %for.inc.i467.split, void %for.end.i472.exitStub" [activation_accelerator.cpp:286]   --->   Operation 53 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i_6, i32 5, i32 9" [activation_accelerator.cpp:288]   --->   Operation 54 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i5 %lshr_ln4" [activation_accelerator.cpp:288]   --->   Operation 55 'zext' 'zext_ln288' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 56 'getelementptr' 'xt_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%xt_32_addr = getelementptr i32 %xt_32, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 57 'getelementptr' 'xt_32_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%xt_33_addr = getelementptr i32 %xt_33, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 58 'getelementptr' 'xt_33_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%xt_34_addr = getelementptr i32 %xt_34, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 59 'getelementptr' 'xt_34_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%xt_35_addr = getelementptr i32 %xt_35, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 60 'getelementptr' 'xt_35_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%xt_36_addr = getelementptr i32 %xt_36, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 61 'getelementptr' 'xt_36_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%xt_37_addr = getelementptr i32 %xt_37, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 62 'getelementptr' 'xt_37_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%xt_38_addr = getelementptr i32 %xt_38, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 63 'getelementptr' 'xt_38_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%xt_39_addr = getelementptr i32 %xt_39, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 64 'getelementptr' 'xt_39_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%xt_40_addr = getelementptr i32 %xt_40, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 65 'getelementptr' 'xt_40_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%xt_41_addr = getelementptr i32 %xt_41, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 66 'getelementptr' 'xt_41_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%xt_42_addr = getelementptr i32 %xt_42, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 67 'getelementptr' 'xt_42_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%xt_43_addr = getelementptr i32 %xt_43, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 68 'getelementptr' 'xt_43_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%xt_44_addr = getelementptr i32 %xt_44, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 69 'getelementptr' 'xt_44_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%xt_45_addr = getelementptr i32 %xt_45, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 70 'getelementptr' 'xt_45_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%xt_46_addr = getelementptr i32 %xt_46, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 71 'getelementptr' 'xt_46_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%xt_47_addr = getelementptr i32 %xt_47, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 72 'getelementptr' 'xt_47_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%xt_48_addr = getelementptr i32 %xt_48, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 73 'getelementptr' 'xt_48_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%xt_49_addr = getelementptr i32 %xt_49, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 74 'getelementptr' 'xt_49_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%xt_50_addr = getelementptr i32 %xt_50, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 75 'getelementptr' 'xt_50_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%xt_51_addr = getelementptr i32 %xt_51, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 76 'getelementptr' 'xt_51_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%xt_52_addr = getelementptr i32 %xt_52, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 77 'getelementptr' 'xt_52_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%xt_53_addr = getelementptr i32 %xt_53, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 78 'getelementptr' 'xt_53_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%xt_54_addr = getelementptr i32 %xt_54, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 79 'getelementptr' 'xt_54_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%xt_55_addr = getelementptr i32 %xt_55, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 80 'getelementptr' 'xt_55_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%xt_56_addr = getelementptr i32 %xt_56, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 81 'getelementptr' 'xt_56_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%xt_57_addr = getelementptr i32 %xt_57, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 82 'getelementptr' 'xt_57_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%xt_58_addr = getelementptr i32 %xt_58, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 83 'getelementptr' 'xt_58_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%xt_59_addr = getelementptr i32 %xt_59, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 84 'getelementptr' 'xt_59_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%xt_60_addr = getelementptr i32 %xt_60, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 85 'getelementptr' 'xt_60_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%xt_61_addr = getelementptr i32 %xt_61, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 86 'getelementptr' 'xt_61_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%xt_62_addr = getelementptr i32 %xt_62, i64 0, i64 %zext_ln288" [activation_accelerator.cpp:288]   --->   Operation 87 'getelementptr' 'xt_62_addr' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln288 = trunc i10 %i_6" [activation_accelerator.cpp:288]   --->   Operation 88 'trunc' 'trunc_ln288' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%xt_load = load i5 %xt_addr" [activation_accelerator.cpp:288]   --->   Operation 89 'load' 'xt_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%xt_32_load = load i5 %xt_32_addr" [activation_accelerator.cpp:288]   --->   Operation 90 'load' 'xt_32_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%xt_33_load = load i5 %xt_33_addr" [activation_accelerator.cpp:288]   --->   Operation 91 'load' 'xt_33_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%xt_34_load = load i5 %xt_34_addr" [activation_accelerator.cpp:288]   --->   Operation 92 'load' 'xt_34_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%xt_35_load = load i5 %xt_35_addr" [activation_accelerator.cpp:288]   --->   Operation 93 'load' 'xt_35_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%xt_36_load = load i5 %xt_36_addr" [activation_accelerator.cpp:288]   --->   Operation 94 'load' 'xt_36_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 95 [2/2] (1.23ns)   --->   "%xt_37_load = load i5 %xt_37_addr" [activation_accelerator.cpp:288]   --->   Operation 95 'load' 'xt_37_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%xt_38_load = load i5 %xt_38_addr" [activation_accelerator.cpp:288]   --->   Operation 96 'load' 'xt_38_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 97 [2/2] (1.23ns)   --->   "%xt_39_load = load i5 %xt_39_addr" [activation_accelerator.cpp:288]   --->   Operation 97 'load' 'xt_39_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%xt_40_load = load i5 %xt_40_addr" [activation_accelerator.cpp:288]   --->   Operation 98 'load' 'xt_40_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%xt_41_load = load i5 %xt_41_addr" [activation_accelerator.cpp:288]   --->   Operation 99 'load' 'xt_41_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%xt_42_load = load i5 %xt_42_addr" [activation_accelerator.cpp:288]   --->   Operation 100 'load' 'xt_42_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%xt_43_load = load i5 %xt_43_addr" [activation_accelerator.cpp:288]   --->   Operation 101 'load' 'xt_43_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%xt_44_load = load i5 %xt_44_addr" [activation_accelerator.cpp:288]   --->   Operation 102 'load' 'xt_44_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%xt_45_load = load i5 %xt_45_addr" [activation_accelerator.cpp:288]   --->   Operation 103 'load' 'xt_45_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%xt_46_load = load i5 %xt_46_addr" [activation_accelerator.cpp:288]   --->   Operation 104 'load' 'xt_46_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%xt_47_load = load i5 %xt_47_addr" [activation_accelerator.cpp:288]   --->   Operation 105 'load' 'xt_47_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%xt_48_load = load i5 %xt_48_addr" [activation_accelerator.cpp:288]   --->   Operation 106 'load' 'xt_48_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%xt_49_load = load i5 %xt_49_addr" [activation_accelerator.cpp:288]   --->   Operation 107 'load' 'xt_49_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%xt_50_load = load i5 %xt_50_addr" [activation_accelerator.cpp:288]   --->   Operation 108 'load' 'xt_50_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%xt_51_load = load i5 %xt_51_addr" [activation_accelerator.cpp:288]   --->   Operation 109 'load' 'xt_51_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%xt_52_load = load i5 %xt_52_addr" [activation_accelerator.cpp:288]   --->   Operation 110 'load' 'xt_52_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 111 [2/2] (1.23ns)   --->   "%xt_53_load = load i5 %xt_53_addr" [activation_accelerator.cpp:288]   --->   Operation 111 'load' 'xt_53_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 112 [2/2] (1.23ns)   --->   "%xt_54_load = load i5 %xt_54_addr" [activation_accelerator.cpp:288]   --->   Operation 112 'load' 'xt_54_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 113 [2/2] (1.23ns)   --->   "%xt_55_load = load i5 %xt_55_addr" [activation_accelerator.cpp:288]   --->   Operation 113 'load' 'xt_55_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 114 [2/2] (1.23ns)   --->   "%xt_56_load = load i5 %xt_56_addr" [activation_accelerator.cpp:288]   --->   Operation 114 'load' 'xt_56_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 115 [2/2] (1.23ns)   --->   "%xt_57_load = load i5 %xt_57_addr" [activation_accelerator.cpp:288]   --->   Operation 115 'load' 'xt_57_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 116 [2/2] (1.23ns)   --->   "%xt_58_load = load i5 %xt_58_addr" [activation_accelerator.cpp:288]   --->   Operation 116 'load' 'xt_58_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%xt_59_load = load i5 %xt_59_addr" [activation_accelerator.cpp:288]   --->   Operation 117 'load' 'xt_59_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 118 [2/2] (1.23ns)   --->   "%xt_60_load = load i5 %xt_60_addr" [activation_accelerator.cpp:288]   --->   Operation 118 'load' 'xt_60_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 119 [2/2] (1.23ns)   --->   "%xt_61_load = load i5 %xt_61_addr" [activation_accelerator.cpp:288]   --->   Operation 119 'load' 'xt_61_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 120 [2/2] (1.23ns)   --->   "%xt_62_load = load i5 %xt_62_addr" [activation_accelerator.cpp:288]   --->   Operation 120 'load' 'xt_62_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln286 = store i10 %add_ln286, i10 %i" [activation_accelerator.cpp:286]   --->   Operation 121 'store' 'store_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 122 [1/2] (1.23ns)   --->   "%xt_load = load i5 %xt_addr" [activation_accelerator.cpp:288]   --->   Operation 122 'load' 'xt_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 123 [1/2] (1.23ns)   --->   "%xt_32_load = load i5 %xt_32_addr" [activation_accelerator.cpp:288]   --->   Operation 123 'load' 'xt_32_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 124 [1/2] (1.23ns)   --->   "%xt_33_load = load i5 %xt_33_addr" [activation_accelerator.cpp:288]   --->   Operation 124 'load' 'xt_33_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 125 [1/2] (1.23ns)   --->   "%xt_34_load = load i5 %xt_34_addr" [activation_accelerator.cpp:288]   --->   Operation 125 'load' 'xt_34_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 126 [1/2] (1.23ns)   --->   "%xt_35_load = load i5 %xt_35_addr" [activation_accelerator.cpp:288]   --->   Operation 126 'load' 'xt_35_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 127 [1/2] (1.23ns)   --->   "%xt_36_load = load i5 %xt_36_addr" [activation_accelerator.cpp:288]   --->   Operation 127 'load' 'xt_36_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 128 [1/2] (1.23ns)   --->   "%xt_37_load = load i5 %xt_37_addr" [activation_accelerator.cpp:288]   --->   Operation 128 'load' 'xt_37_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%xt_38_load = load i5 %xt_38_addr" [activation_accelerator.cpp:288]   --->   Operation 129 'load' 'xt_38_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 130 [1/2] (1.23ns)   --->   "%xt_39_load = load i5 %xt_39_addr" [activation_accelerator.cpp:288]   --->   Operation 130 'load' 'xt_39_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%xt_40_load = load i5 %xt_40_addr" [activation_accelerator.cpp:288]   --->   Operation 131 'load' 'xt_40_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 132 [1/2] (1.23ns)   --->   "%xt_41_load = load i5 %xt_41_addr" [activation_accelerator.cpp:288]   --->   Operation 132 'load' 'xt_41_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%xt_42_load = load i5 %xt_42_addr" [activation_accelerator.cpp:288]   --->   Operation 133 'load' 'xt_42_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%xt_43_load = load i5 %xt_43_addr" [activation_accelerator.cpp:288]   --->   Operation 134 'load' 'xt_43_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%xt_44_load = load i5 %xt_44_addr" [activation_accelerator.cpp:288]   --->   Operation 135 'load' 'xt_44_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%xt_45_load = load i5 %xt_45_addr" [activation_accelerator.cpp:288]   --->   Operation 136 'load' 'xt_45_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%xt_46_load = load i5 %xt_46_addr" [activation_accelerator.cpp:288]   --->   Operation 137 'load' 'xt_46_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%xt_47_load = load i5 %xt_47_addr" [activation_accelerator.cpp:288]   --->   Operation 138 'load' 'xt_47_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%xt_48_load = load i5 %xt_48_addr" [activation_accelerator.cpp:288]   --->   Operation 139 'load' 'xt_48_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 140 [1/2] (1.23ns)   --->   "%xt_49_load = load i5 %xt_49_addr" [activation_accelerator.cpp:288]   --->   Operation 140 'load' 'xt_49_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%xt_50_load = load i5 %xt_50_addr" [activation_accelerator.cpp:288]   --->   Operation 141 'load' 'xt_50_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%xt_51_load = load i5 %xt_51_addr" [activation_accelerator.cpp:288]   --->   Operation 142 'load' 'xt_51_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 143 [1/2] (1.23ns)   --->   "%xt_52_load = load i5 %xt_52_addr" [activation_accelerator.cpp:288]   --->   Operation 143 'load' 'xt_52_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%xt_53_load = load i5 %xt_53_addr" [activation_accelerator.cpp:288]   --->   Operation 144 'load' 'xt_53_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 145 [1/2] (1.23ns)   --->   "%xt_54_load = load i5 %xt_54_addr" [activation_accelerator.cpp:288]   --->   Operation 145 'load' 'xt_54_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 146 [1/2] (1.23ns)   --->   "%xt_55_load = load i5 %xt_55_addr" [activation_accelerator.cpp:288]   --->   Operation 146 'load' 'xt_55_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 147 [1/2] (1.23ns)   --->   "%xt_56_load = load i5 %xt_56_addr" [activation_accelerator.cpp:288]   --->   Operation 147 'load' 'xt_56_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 148 [1/2] (1.23ns)   --->   "%xt_57_load = load i5 %xt_57_addr" [activation_accelerator.cpp:288]   --->   Operation 148 'load' 'xt_57_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 149 [1/2] (1.23ns)   --->   "%xt_58_load = load i5 %xt_58_addr" [activation_accelerator.cpp:288]   --->   Operation 149 'load' 'xt_58_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 150 [1/2] (1.23ns)   --->   "%xt_59_load = load i5 %xt_59_addr" [activation_accelerator.cpp:288]   --->   Operation 150 'load' 'xt_59_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 151 [1/2] (1.23ns)   --->   "%xt_60_load = load i5 %xt_60_addr" [activation_accelerator.cpp:288]   --->   Operation 151 'load' 'xt_60_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 152 [1/2] (1.23ns)   --->   "%xt_61_load = load i5 %xt_61_addr" [activation_accelerator.cpp:288]   --->   Operation 152 'load' 'xt_61_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 153 [1/2] (1.23ns)   --->   "%xt_62_load = load i5 %xt_62_addr" [activation_accelerator.cpp:288]   --->   Operation 153 'load' 'xt_62_load' <Predicate = (!icmp_ln286)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 154 [1/1] (0.78ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %xt_load, i32 %xt_32_load, i32 %xt_33_load, i32 %xt_34_load, i32 %xt_35_load, i32 %xt_36_load, i32 %xt_37_load, i32 %xt_38_load, i32 %xt_39_load, i32 %xt_40_load, i32 %xt_41_load, i32 %xt_42_load, i32 %xt_43_load, i32 %xt_44_load, i32 %xt_45_load, i32 %xt_46_load, i32 %xt_47_load, i32 %xt_48_load, i32 %xt_49_load, i32 %xt_50_load, i32 %xt_51_load, i32 %xt_52_load, i32 %xt_53_load, i32 %xt_54_load, i32 %xt_55_load, i32 %xt_56_load, i32 %xt_57_load, i32 %xt_58_load, i32 %xt_59_load, i32 %xt_60_load, i32 %xt_61_load, i32 %xt_62_load, i5 %trunc_ln288" [activation_accelerator.cpp:288]   --->   Operation 154 'mux' 'tmp_s' <Predicate = (!icmp_ln286)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 155 [3/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %tmp_s, i32 %tmp_s" [activation_accelerator.cpp:288]   --->   Operation 155 'fmul' 'mul_i1' <Predicate = (!icmp_ln286)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 156 [2/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %tmp_s, i32 %tmp_s" [activation_accelerator.cpp:288]   --->   Operation 156 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 157 [1/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %tmp_s, i32 %tmp_s" [activation_accelerator.cpp:288]   --->   Operation 157 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%sum_sq_load = load i32 %sum_sq" [activation_accelerator.cpp:288]   --->   Operation 158 'load' 'sum_sq_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [4/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i1" [activation_accelerator.cpp:288]   --->   Operation 159 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%sum_sq_load_1 = load i32 %sum_sq"   --->   Operation 167 'load' 'sum_sq_load_1' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_sq_out, i32 %sum_sq_load_1"   --->   Operation 168 'write' 'write_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 169 'ret' 'ret_ln0' <Predicate = (icmp_ln286)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 160 [3/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i1" [activation_accelerator.cpp:288]   --->   Operation 160 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.89>
ST_8 : Operation 161 [2/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i1" [activation_accelerator.cpp:288]   --->   Operation 161 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.32>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln287 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:287]   --->   Operation 162 'specpipeline' 'specpipeline_ln287' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [activation_accelerator.cpp:284]   --->   Operation 163 'specloopname' 'specloopname_ln284' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/4] (4.89ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i1" [activation_accelerator.cpp:288]   --->   Operation 164 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.42ns)   --->   "%store_ln286 = store i32 %sum_sq_1, i32 %sum_sq" [activation_accelerator.cpp:286]   --->   Operation 165 'store' 'store_ln286' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln286 = br void %for.inc.i467" [activation_accelerator.cpp:286]   --->   Operation 166 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:288) on local variable 'i' [72]  (0 ns)
	'getelementptr' operation ('xt_addr', activation_accelerator.cpp:288) [83]  (0 ns)
	'load' operation ('xt_load', activation_accelerator.cpp:288) on array 'xt' [116]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 2.03ns
The critical path consists of the following:
	'load' operation ('xt_load', activation_accelerator.cpp:288) on array 'xt' [116]  (1.24 ns)
	'mux' operation ('tmp_s', activation_accelerator.cpp:288) [148]  (0.789 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', activation_accelerator.cpp:288) [149]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', activation_accelerator.cpp:288) [149]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', activation_accelerator.cpp:288) [149]  (7.02 ns)

 <State 6>: 4.89ns
The critical path consists of the following:
	'load' operation ('sum_sq_load', activation_accelerator.cpp:288) on local variable 'sum_sq' [78]  (0 ns)
	'fadd' operation ('sum_sq', activation_accelerator.cpp:288) [150]  (4.89 ns)

 <State 7>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:288) [150]  (4.89 ns)

 <State 8>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:288) [150]  (4.89 ns)

 <State 9>: 5.32ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:288) [150]  (4.89 ns)
	'store' operation ('store_ln286', activation_accelerator.cpp:286) of variable 'sum_sq', activation_accelerator.cpp:288 on local variable 'sum_sq' [152]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
