
\newpage
\begin{appendix}
\section{IES Servers and Tools}
\subsection{Login Procedure}
\lstinputlisting[language=bash]{../scripts/tools.txt}



\newpage
\section{Verilog and SystemVerilog Templates}
\lstinputlisting[language=SystemVerilog]{../rtl/top.v}
\newpage
\lstinputlisting[language=SystemVerilog]{../testbench/memory.sv}
\newpage
\lstinputlisting[language=SystemVerilog]{../testbench/testbench.sv}

\newpage
\section{Software Templates}
\subsection{Test Programs}
\lstinputlisting[language=C]{../software/count32.c}\label{c:count32}
\lstinputlisting[language=C]{../../stimulus/count32.dasm}\label{c:count32.dasm}\newpage
\lstinputlisting[language=C]{../../stimulus/count32.bintxt}\label{c:count32.bin}\newpage
\lstinputlisting[language=C]{../../stimulus/count32.goldtxt}\label{c:count32.gold}\newpage
\newpage
\lstinputlisting[language=C]{../software/memcpy46.c}\label{c:memcpy46}
\lstinputlisting[language=C]{../../stimulus/memcpy46.dasm}\label{c:memcpy46.dasm}

\newpage
\subsection{Makefile and Linker Script}
\lstinputlisting[language=make]{../software/makefile}\label{makefile}
\lstinputlisting[language=make]{../software/default.ld}\label{linkerscript}


\newpage
\section{Gate-Level-Simulation Script for Modelsim}
\lstinputlisting[language=tcl]{../scripts/simulation/modelsim_gl_sim.tcl}\label{tut:gls}

\end{appendix}

