--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_30GM.twx cnc2_30GM.ncd -o cnc2_30GM.twr cnc2_30GM.pcf -ucf cnc2_30GM.ucf

Design file:              cnc2_30GM.ncd
Physical constraint file: cnc2_30GM.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314032632 paths analyzed, 11983 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.110ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14 (SLICE_X11Y6.D2), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_13 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.097ns (Levels of Logic = 8)
  Clock Path Skew:      0.022ns (0.686 - 0.664)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_13 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.455   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_13
    SLICE_X10Y29.B5      net (fanout=14)       3.622   DDA_Partition_1/m_DDATimeBase<13>
    SLICE_X10Y29.B       Tilo                  0.205   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X11Y28.B4      net (fanout=1)        0.488   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X11Y28.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X2Y35.D1       net (fanout=478)      1.848   DDA_Partition_1/m_DistributorEnable
    SLICE_X2Y35.COUT     Topcyd                0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase311
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.DMUX     Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y35.D2       net (fanout=1)        1.052   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X4Y35.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X22Y5.A3       net (fanout=284)      3.896   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y5.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X11Y6.D2       net (fanout=9)        1.665   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<14>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    -------------------------------------------------  ---------------------------
    Total                                     15.097ns (2.520ns logic, 12.577ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_13 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.089ns (Levels of Logic = 9)
  Clock Path Skew:      0.022ns (0.686 - 0.664)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_13 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.455   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_13
    SLICE_X10Y29.B5      net (fanout=14)       3.622   DDA_Partition_1/m_DDATimeBase<13>
    SLICE_X10Y29.B       Tilo                  0.205   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X11Y28.B4      net (fanout=1)        0.488   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X11Y28.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X2Y34.A2       net (fanout=478)      1.626   DDA_Partition_1/m_DistributorEnable
    SLICE_X2Y34.COUT     Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X2Y35.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.DMUX     Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y35.D2       net (fanout=1)        1.052   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X4Y35.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X22Y5.A3       net (fanout=284)      3.896   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y5.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X11Y6.D2       net (fanout=9)        1.665   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<14>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    -------------------------------------------------  ---------------------------
    Total                                     15.089ns (2.731ns logic, 12.358ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_13 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.084ns (Levels of Logic = 8)
  Clock Path Skew:      0.022ns (0.686 - 0.664)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_13 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.455   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_13
    SLICE_X10Y29.B5      net (fanout=14)       3.622   DDA_Partition_1/m_DDATimeBase<13>
    SLICE_X10Y29.B       Tilo                  0.205   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X11Y28.B4      net (fanout=1)        0.488   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X11Y28.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X2Y35.D1       net (fanout=478)      1.848   DDA_Partition_1/m_DistributorEnable
    SLICE_X2Y35.COUT     Topcyd                0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase311
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.DMUX     Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y35.D2       net (fanout=1)        1.052   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X4Y35.COUT     Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X22Y5.A3       net (fanout=284)      3.896   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y5.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X11Y6.D2       net (fanout=9)        1.665   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<14>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    -------------------------------------------------  ---------------------------
    Total                                     15.084ns (2.507ns logic, 12.577ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (SLICE_X11Y4.C6), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_13 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.569ns (Levels of Logic = 8)
  Clock Path Skew:      0.027ns (0.691 - 0.664)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_13 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.455   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_13
    SLICE_X10Y29.B5      net (fanout=14)       3.622   DDA_Partition_1/m_DDATimeBase<13>
    SLICE_X10Y29.B       Tilo                  0.205   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X11Y28.B4      net (fanout=1)        0.488   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X11Y28.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X2Y35.D1       net (fanout=478)      1.848   DDA_Partition_1/m_DistributorEnable
    SLICE_X2Y35.COUT     Topcyd                0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase311
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.DMUX     Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y35.D2       net (fanout=1)        1.052   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X4Y35.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X22Y5.A3       net (fanout=284)      3.896   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y5.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X11Y4.C6       net (fanout=9)        1.137   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X11Y4.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<87>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    -------------------------------------------------  ---------------------------
    Total                                     14.569ns (2.520ns logic, 12.049ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_13 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.561ns (Levels of Logic = 9)
  Clock Path Skew:      0.027ns (0.691 - 0.664)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_13 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.455   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_13
    SLICE_X10Y29.B5      net (fanout=14)       3.622   DDA_Partition_1/m_DDATimeBase<13>
    SLICE_X10Y29.B       Tilo                  0.205   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X11Y28.B4      net (fanout=1)        0.488   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X11Y28.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X2Y34.A2       net (fanout=478)      1.626   DDA_Partition_1/m_DistributorEnable
    SLICE_X2Y34.COUT     Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X2Y35.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.DMUX     Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y35.D2       net (fanout=1)        1.052   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X4Y35.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X22Y5.A3       net (fanout=284)      3.896   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y5.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X11Y4.C6       net (fanout=9)        1.137   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X11Y4.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<87>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    -------------------------------------------------  ---------------------------
    Total                                     14.561ns (2.731ns logic, 11.830ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_13 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.556ns (Levels of Logic = 8)
  Clock Path Skew:      0.027ns (0.691 - 0.664)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_13 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.455   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_13
    SLICE_X10Y29.B5      net (fanout=14)       3.622   DDA_Partition_1/m_DDATimeBase<13>
    SLICE_X10Y29.B       Tilo                  0.205   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X11Y28.B4      net (fanout=1)        0.488   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X11Y28.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X2Y35.D1       net (fanout=478)      1.848   DDA_Partition_1/m_DistributorEnable
    SLICE_X2Y35.COUT     Topcyd                0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase311
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.DMUX     Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y35.D2       net (fanout=1)        1.052   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X4Y35.COUT     Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X22Y5.A3       net (fanout=284)      3.896   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y5.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X11Y4.C6       net (fanout=9)        1.137   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X11Y4.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<87>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    -------------------------------------------------  ---------------------------
    Total                                     14.556ns (2.507ns logic, 12.049ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (SLICE_X17Y6.A5), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_13 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.495ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.658 - 0.664)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_13 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.455   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_13
    SLICE_X10Y29.B5      net (fanout=14)       3.622   DDA_Partition_1/m_DDATimeBase<13>
    SLICE_X10Y29.B       Tilo                  0.205   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X11Y28.B4      net (fanout=1)        0.488   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X11Y28.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X2Y35.D1       net (fanout=478)      1.848   DDA_Partition_1/m_DistributorEnable
    SLICE_X2Y35.COUT     Topcyd                0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase311
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.DMUX     Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y35.D2       net (fanout=1)        1.052   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X4Y35.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X22Y5.A3       net (fanout=284)      3.896   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y5.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X17Y6.A5       net (fanout=9)        1.063   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X17Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<65>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    -------------------------------------------------  ---------------------------
    Total                                     14.495ns (2.520ns logic, 11.975ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_13 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.487ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.658 - 0.664)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_13 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.455   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_13
    SLICE_X10Y29.B5      net (fanout=14)       3.622   DDA_Partition_1/m_DDATimeBase<13>
    SLICE_X10Y29.B       Tilo                  0.205   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X11Y28.B4      net (fanout=1)        0.488   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X11Y28.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X2Y34.A2       net (fanout=478)      1.626   DDA_Partition_1/m_DistributorEnable
    SLICE_X2Y34.COUT     Topcya                0.395   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X2Y35.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.DMUX     Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y35.D2       net (fanout=1)        1.052   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X4Y35.COUT     Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X22Y5.A3       net (fanout=284)      3.896   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y5.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X17Y6.A5       net (fanout=9)        1.063   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X17Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<65>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    -------------------------------------------------  ---------------------------
    Total                                     14.487ns (2.731ns logic, 11.756ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_13 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.482ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.658 - 0.664)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_13 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BMUX     Tshcko                0.455   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_13
    SLICE_X10Y29.B5      net (fanout=14)       3.622   DDA_Partition_1/m_DDATimeBase<13>
    SLICE_X10Y29.B       Tilo                  0.205   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X11Y28.B4      net (fanout=1)        0.488   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X11Y28.B       Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X2Y35.D1       net (fanout=478)      1.848   DDA_Partition_1/m_DistributorEnable
    SLICE_X2Y35.COUT     Topcyd                0.260   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase311
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X2Y36.DMUX     Tcind                 0.272   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y35.D2       net (fanout=1)        1.052   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X4Y35.COUT     Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y36.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X22Y5.A3       net (fanout=284)      3.896   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X22Y5.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X17Y6.A5       net (fanout=9)        1.063   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X17Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<65>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    -------------------------------------------------  ---------------------------
    Total                                     14.482ns (2.507ns logic, 11.975ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point startup_reset_timer_2 (SLICE_X10Y14.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset_timer_1 (FF)
  Destination:          startup_reset_timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset_timer_1 to startup_reset_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.198   startup_reset_timer<3>
                                                       startup_reset_timer_1
    SLICE_X10Y14.A5      net (fanout=3)        0.059   startup_reset_timer<1>
    SLICE_X10Y14.CLK     Tah         (-Th)    -0.121   n0002
                                                       Mcount_startup_reset_timer_xor<2>11
                                                       startup_reset_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.319ns logic, 0.059ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_3 (SLICE_X22Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_2 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_2 to Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.CQ      Tcko                  0.200   Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack<3>
                                                       Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_2
    SLICE_X22Y23.DX      net (fanout=3)        0.131   Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack<2>
    SLICE_X22Y23.CLK     Tckdi       (-Th)    -0.048   Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack<3>
                                                       Encoder_Partition_1/G1.Channel[4].Receiver/FilterQB/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_CountUp (SLICE_X22Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_State_FSM_FFd3 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_CountUp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_State_FSM_FFd3 to Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_CountUp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y59.BQ      Tcko                  0.198   Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_State_FSM_FFd3
                                                       Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X22Y59.A5      net (fanout=4)        0.067   Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X22Y59.CLK     Tah         (-Th)    -0.121   Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_CountDown
                                                       Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_NextCountUp1
                                                       Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_CountUp
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.319ns logic, 0.067ns route)
                                                       (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMA/CLK
  Location pin: SLICE_X0Y13.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMB/CLK
  Location pin: SLICE_X0Y13.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.110|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 314032632 paths, 0 nets, and 15372 connections

Design statistics:
   Minimum period:  15.110ns{1}   (Maximum frequency:  66.181MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 15 14:02:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



