INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sources_1/new/full_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eictguest/Desktop/Vinay_Subrat_Sachin/4_bit_adder/project_4.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
