
---------- Begin Simulation Statistics ----------
final_tick                               1351526547000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 424806                       # Simulator instruction rate (inst/s)
host_mem_usage                                4573528                       # Number of bytes of host memory used
host_op_rate                                   829417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3060.22                       # Real time elapsed on the host
host_tick_rate                               30081591                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092056                       # Number of seconds simulated
sim_ticks                                 92056283750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        171782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          237                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3544792                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62143250                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22586632                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29693043                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7106411                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72027620                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4838862                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2942365                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286886784                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155764879                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3545815                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30232298                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99550092                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    169081658                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.871247                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.949107                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     53267832     31.50%     31.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23186824     13.71%     45.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17049236     10.08%     55.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21293599     12.59%     67.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8322660      4.92%     72.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7475823      4.42%     77.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5992759      3.54%     80.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2260627      1.34%     82.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30232298     17.88%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    169081658                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.736450                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.736450                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     29979804                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634665338                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51003840                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94774663                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3551189                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4424473                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66511459                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              345958                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45927821                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26586                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72027620                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        49005873                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           125070090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       914752                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          206                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337648609                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1309                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7685                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7102378                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.391215                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55103497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27425494                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.833925                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    183733976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.563148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       77963958     42.43%     42.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6594848      3.59%     46.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8114950      4.42%     50.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6736032      3.67%     54.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6464839      3.52%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7470875      4.07%     61.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5496639      2.99%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3689802      2.01%     66.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61202033     33.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    183733976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14803590                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7891013                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                378591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4667953                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57662151                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.944706                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112362705                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45902900                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11674125                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72376353                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        52618                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        60365                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     51005517                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    585101735                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66459805                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9270068                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    542157441                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14843                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       565629                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3551189                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       597728                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8145281                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       137772                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6421                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        66229                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13604691                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8337601                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6421                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4503515                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164438                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611454915                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538605822                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633337                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387256983                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.925416                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            540219555                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802850003                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426969936                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.357865                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.357865                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3677098      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423526025     76.81%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415756      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721564      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288545      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            1      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146720      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           43      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2477063      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4358476      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65133970     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47064214      8.53%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2995685      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       622352      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551427512                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11417702                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22730829                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10468590                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16947075                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7295334                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013230                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6519947     89.37%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          166      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45530      0.62%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       338938      4.65%     94.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       196177      2.69%     97.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8940      0.12%     97.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       185636      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543628046                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1271984445                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    528137232                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667785466                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584940049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551427512                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       161686                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99626455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       830943                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       161522                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143715920                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    183733976                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.001228                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.526515                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     49647580     27.02%     27.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15856054      8.63%     35.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20772903     11.31%     46.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18581767     10.11%     57.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21097853     11.48%     68.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18589173     10.12%     78.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19862097     10.81%     89.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12841900      6.99%     96.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6484649      3.53%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    183733976                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.995056                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          49007044                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1211                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1838680                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       697239                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72376353                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     51005517                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230603673                       # number of misc regfile reads
system.switch_cpus_1.numCycles              184112567                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      13473732                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       638291                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54002223                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      8886030                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        36116                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1554046118                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    617931132                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672774040                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95928482                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6695498                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3551189                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     16775723                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139661294                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17910059                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    935850792                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2620                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9930065                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          723854880                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184886785                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 92551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       344798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       682689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11500                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        35652                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       235142                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          35652                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              57813                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49496                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37068                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              292                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27113                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27113                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         57813                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       256708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       256708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 256708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      8603008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      8603008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8603008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             85218                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   85218    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               85218                       # Request fanout histogram
system.membus.reqLayer2.occupancy           396656500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          454686250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1351526547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1351526547000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            308765                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69219                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       208647                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          129046                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6907                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6907                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29126                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        308765                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       625941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1027487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     26706816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10578816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37285632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69021                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2122816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           413819                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027790                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.164371                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 402319     97.22%     97.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11500      2.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             413819                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          586041500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197320498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         312970500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       208431                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14824                       # number of demand (read+write) hits
system.l2.demand_hits::total                   223255                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       208431                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14824                       # number of overall hits
system.l2.overall_hits::total                  223255                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          216                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114420                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114636                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          216                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114420                       # number of overall misses
system.l2.overall_misses::total                114636                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     20824500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   9285803000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9306627500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     20824500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   9285803000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9306627500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       208647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129244                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               337891                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       208647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129244                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              337891                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.339269                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.339269                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 96409.722222                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 81155.418633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81184.161171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 96409.722222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 81155.418633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81184.161171                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33165                       # number of writebacks
system.l2.writebacks::total                     33165                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114636                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114636                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     18664500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   8141603000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8160267500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     18664500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   8141603000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8160267500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.339269                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.339269                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86409.722222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71155.418633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71184.161171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86409.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71155.418633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71184.161171                       # average overall mshr miss latency
system.l2.replacements                          33385                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36050                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36050                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36050                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36050                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       208647                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           208647                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       208647                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       208647                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1091                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1091                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5816                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5816                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6907                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6907                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.842044                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842044                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5816                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5816                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    101854000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    101854000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.842044                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842044                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17512.723521                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17512.723521                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1797                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1797                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2779605000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2779605000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.938303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 101708.990450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101708.990450                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2506315000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2506315000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.938303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 91708.990450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91708.990450                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       208431                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        13027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             221458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87091                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     20824500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   6506198000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6527022500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       208647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         308765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.869884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.282762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 96409.722222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 74705.744566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74759.440824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87091                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     18664500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5635288000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5653952500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.869884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.282762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86409.722222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 64705.744566                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64759.440824                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.651923                       # Cycle average of tags in use
system.l2.tags.total_refs                      500343                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    248787                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.011130                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.651923                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995276                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1480                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5706209                       # Number of tag accesses
system.l2.tags.data_accesses                  5706209                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           22                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        29688                       # number of demand (read+write) hits
system.l3.demand_hits::total                    29710                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           22                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        29688                       # number of overall hits
system.l3.overall_hits::total                   29710                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          194                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        84732                       # number of demand (read+write) misses
system.l3.demand_misses::total                  84926                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          194                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        84732                       # number of overall misses
system.l3.overall_misses::total                 84926                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     17089500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   7083773500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7100863000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     17089500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   7083773500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7100863000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          216                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114420                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114636                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          216                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114420                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114636                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.898148                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.740535                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.740832                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.898148                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.740535                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.740832                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88090.206186                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83602.104282                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83612.356640                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88090.206186                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83602.104282                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83612.356640                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               49496                       # number of writebacks
system.l3.writebacks::total                     49496                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          194                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        84732                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             84926                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          194                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        84732                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            84926                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     14761500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   6066989500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6081751000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     14761500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   6066989500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6081751000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.898148                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.740535                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.740832                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.898148                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.740535                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.740832                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76090.206186                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71602.104282                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71612.356640                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76090.206186                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71602.104282                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71612.356640                       # average overall mshr miss latency
system.l3.replacements                         113444                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33165                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33165                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33165                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33165                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         8768                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          8768                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5524                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5524                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          292                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                292                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5816                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5816                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.050206                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.050206                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          292                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           292                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      5443000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      5443000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.050206                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.050206                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18640.410959                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18640.410959                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data          216                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   216                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        27113                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               27113                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2339638000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2339638000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27329                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27329                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.992096                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.992096                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86292.110796                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86292.110796                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        27113                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          27113                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2014282000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2014282000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992096                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.992096                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74292.110796                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74292.110796                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           22                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        29472                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              29494                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          194                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        57619                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            57813                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     17089500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   4744135500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   4761225000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          216                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87091                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87307                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.898148                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.661595                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.662181                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88090.206186                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 82336.303997                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 82355.612060                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          194                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        57619                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        57813                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     14761500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   4052707500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   4067469000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.898148                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.661595                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.662181                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76090.206186                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 70336.303997                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 70355.612060                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      408655                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    146212                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.794948                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2939.899986                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst       206.734692                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     26493.562665                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   253.347529                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     3.944625                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  2870.510503                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.089719                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.006309                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.808519                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.007732                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000120                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.087601                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1995                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        21045                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         9322                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   7637988                       # Number of tag accesses
system.l3.tags.data_accesses                  7637988                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87307                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        82661                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          145473                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5816                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5816                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27329                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27329                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87307                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355594                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9459264                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          113444                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3167744                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           233896                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.152427                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.359435                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 198244     84.76%     84.76% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  35652     15.24%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             233896                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150736000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174862000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      5422848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5435264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3167744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3167744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        84732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49496                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49496                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       134874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     58907961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              59042835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       134874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           134874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34410948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34410948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34410948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       134874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     58907961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             93453783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     84717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001099196500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2842                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2842                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              241296                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46661                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       84926                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49496                       # Number of write requests accepted
system.mem_ctrls.readBursts                     84926                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    49496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3101                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    992821000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  424555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2584902250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11692.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30442.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    52122                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28186                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 84926                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                49496                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        54066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.043539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.459371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.732092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33302     61.60%     61.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12283     22.72%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2914      5.39%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1482      2.74%     92.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          972      1.80%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          766      1.42%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          582      1.08%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          447      0.83%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1318      2.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        54066                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.869810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.282347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.758019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            120      4.22%      4.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          1689     59.43%     63.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           281      9.89%     73.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           193      6.79%     80.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           157      5.52%     85.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           118      4.15%     90.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            74      2.60%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            51      1.79%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            40      1.41%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            26      0.91%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            15      0.53%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           17      0.60%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           10      0.35%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           14      0.49%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            9      0.32%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            6      0.21%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.18%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.11%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            5      0.18%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            4      0.14%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2842                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.406052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.379119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.957274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              838     29.49%     29.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              129      4.54%     34.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1762     62.00%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              109      3.84%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2842                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5434304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3165952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5435264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3167744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        59.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     59.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   92067767500                       # Total gap between requests
system.mem_ctrls.avgGap                     684915.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      5421888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3165952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 134874.008532850421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 58897532.891121082008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34391481.722180642188                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        84732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        49496                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      6753250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   2578149000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2170037628750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34810.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30427.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43842686.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            193344060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            102757215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           303564240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          129502980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7266274080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20072578500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18446388960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46514410035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.282292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47758648000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3073720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41223915750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192722880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102423255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           302700300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          128719980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7266274080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19567408590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18871795200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46432044285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.387559                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48866874000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3073720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40115689750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48776921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501747394                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48776921                       # number of overall hits
system.cpu.icache.overall_hits::total      1501747394                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       228949                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         563292                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       228949                       # number of overall misses
system.cpu.icache.overall_misses::total        563292                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   2946635500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3153590500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   2946635500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3153590500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     49005870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502310686                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     49005870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502310686                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004672                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004672                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12870.270235                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5598.500423                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12870.270235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5598.500423                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          866                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.640000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       542478                       # number of writebacks
system.cpu.icache.writebacks::total            542478                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        20302                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20302                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        20302                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20302                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       208647                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       224564                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       208647                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       224564                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2522426500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2713464500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2522426500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2713464500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004258                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004258                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12089.445331                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12083.256889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12089.445331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12083.256889                       # average overall mshr miss latency
system.cpu.icache.replacements                 542478                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48776921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501747394                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       228949                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        563292                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   2946635500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3153590500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     49005870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502310686                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12870.270235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5598.500423                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        20302                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20302                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       208647                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       224564                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2522426500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2713464500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12089.445331                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12083.256889                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988368                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502290384                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            542990                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2766.699910                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.674502                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327409                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.986457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979833                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019505                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009785734                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009785734                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100236815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518402956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100236815                       # number of overall hits
system.cpu.dcache.overall_hits::total       518402956                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       413776                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         652541                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       413776                       # number of overall misses
system.cpu.dcache.overall_misses::total        652541                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    622677000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  30406389000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31029066000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    622677000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  30406389000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31029066000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100650591                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519055497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100650591                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519055497                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001257                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004111                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001257                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65794.273035                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 73485.144136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47551.136250                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65794.273035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 73485.144136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47551.136250                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.526316                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166052                       # number of writebacks
system.cpu.dcache.writebacks::total            166052                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       277708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       277708                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277708                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       136068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       136068                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145532                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    613213000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   9819560000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10432773000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    613213000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   9819560000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10432773000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001352                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001352                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64794.273035                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72166.563777                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71687.140972                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64794.273035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72166.563777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71687.140972                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365329                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57583926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291264389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       377743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        486218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    127000500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  27344811500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27471812000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57961669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291750607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006517                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 27359.004739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 72389.988696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56501.018062                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       277625                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277625                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    122358500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   6794015500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6916374000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 26359.004739                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 67860.080105                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66021.134021                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        36033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    495676500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3061577500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3557254000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 102794.794691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 84965.934005                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21387.625283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           83                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           83                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    490854500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3025544500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3516399000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 101794.794691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 84159.791377                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86245.438046                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994460                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518777895                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365841                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.041977                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.948718                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.358739                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    29.687004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.888572                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.057982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076587829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076587829                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351526547000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 181987745000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
