<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
		<TREAT_DEFAULT_PORT_VALUE_AS_UNUSED VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="ADDRESS_ACLR_A" TYPE="STRING" VALUE="UNUSED|CLEAR0|NONE" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ADDRESS_ACLR_B" TYPE="STRING" VALUE="NONE|CLEAR0|CLEAR1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ADDRESS_REG_B" TYPE="STRING" VALUE="CLOCK0|CLOCK1" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="BYTE_SIZE" TYPE="INTEGER" DEFAULT_VALUE="8" />
		<PARAMETER NAME="BYTEENA_ACLR_A" TYPE="STRING" VALUE="UNUSED|CLEAR0|NONE" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="BYTEENA_ACLR_B" TYPE="STRING" VALUE="NONE|CLEAR0|CLEAR1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="BYTEENA_REG_B" TYPE="STRING" VALUE="CLOCK0|CLOCK1" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="CLOCK_DUTY_CYCLE_DEPENDENCE" TYPE="STRING" VALUE="ON|OFF|AUTO" DEFAULT_VALUE_INDEX="2" LPM_HINT="ON" />
		<PARAMETER NAME="CLOCK_ENABLE_CORE_A" TYPE="STRING" VALUE="USE_INPUT_CLKEN|NORMAL|BYPASS|ALTERNATE" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="CLOCK_ENABLE_CORE_B" TYPE="STRING" VALUE="USE_INPUT_CLKEN|NORMAL|BYPASS|ALTERNATE" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="CLOCK_ENABLE_INPUT_A" TYPE="STRING" VALUE="NORMAL|BYPASS|ALTERNATE" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="CLOCK_ENABLE_INPUT_B" TYPE="STRING" VALUE="NORMAL|BYPASS|ALTERNATE" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="CLOCK_ENABLE_OUTPUT_A" TYPE="STRING" VALUE="NORMAL|BYPASS" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="CLOCK_ENABLE_OUTPUT_B" TYPE="STRING" VALUE="NORMAL|BYPASS" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="CYCLONEII_M4K_COMPATIBILITY" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" LPM_HINT="ON" />
		<PARAMETER NAME="CYCLONEII_SAFE_WRITE" TYPE="STRING" VALUE="NO_CHANGE(NONE)|PORT_SWAP(SDP_ONLY)|RESTRUCTURE(ALL_DP)|VERIFIED_SAFE(DONT_TOUCH)" DEFAULT_VALUE_INDEX="1" LPM_HINT="ON" />
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="ENABLE_ECC" TYPE="STRING" VALUE="TRUE|FALSE" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="ENABLE_RUNTIME_MOD" TYPE="STRING" VALUE="NO|YES" DEFAULT_VALUE_INDEX="0" LPM_HINT="ON" />
		<PARAMETER NAME="IMPLEMENT_IN_LES" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="INDATA_ACLR_A" TYPE="STRING" VALUE="UNUSED|CLEAR0|NONE" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INDATA_ACLR_B" TYPE="STRING" VALUE="NONE|CLEAR0|CLEAR1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INDATA_REG_B" TYPE="STRING" VALUE="CLOCK0|CLOCK1" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="INIT_FILE" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INIT_FILE_LAYOUT" TYPE="STRING" VALUE="PORT_A|PORT_B" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INIT_FILE_RESTRUCTURED" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" LPM_HINT="ON" />
		<PARAMETER NAME="INSTANCE_NAME" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" LPM_HINT="ON" />
		<PARAMETER NAME="LOW_POWER_MODE" TYPE="STRING" VALUE="NONE|AUTO|ALL|BALANCER" DEFAULT_VALUE_INDEX="1" LPM_HINT="ON" />
		<PARAMETER NAME="MAXIMUM_DEPTH" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="MRAM_BYTEENA_LATCH" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" LPM_HINT="ON" />
		<PARAMETER NAME="MRAM_WREN_LATCH" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" LPM_HINT="ON" />
		<PARAMETER NAME="NUMWORDS_A" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="NUMWORDS_B" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="OPERATION_MODE" TYPE="STRING" VALUE="BIDIR_DUAL_PORT|DUAL_PORT|SINGLE_PORT|ROM" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTDATA_ACLR_A" TYPE="STRING" VALUE="NONE|CLEAR0|CLEAR1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTDATA_ACLR_B" TYPE="STRING" VALUE="NONE|CLEAR0|CLEAR1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTDATA_REG_A" TYPE="STRING" VALUE="UNREGISTERED|CLOCK0|CLOCK1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTDATA_REG_B" TYPE="STRING" VALUE="UNREGISTERED|CLOCK0|CLOCK1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="POWER_UP_UNINITIALIZED" TYPE="STRING" VALUE="TRUE|FALSE" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="RAM_BLOCK_TYPE" TYPE="STRING" VALUE="AUTO|M-RAM(MEGARAM)|M4K|M512|M9K|M144K|MLAB(LUTRAM)" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDCONTROL_ACLR_B" TYPE="STRING" VALUE="NONE|CLEAR0|CLEAR1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDCONTROL_REG_B" TYPE="STRING" VALUE="CLOCK0|CLOCK1" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="RDEN_POWER_OPTIMIZATION" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="1" LPM_HINT="ON" />
		<PARAMETER NAME="READ_DURING_WRITE_MODE_MIXED_PORTS" TYPE="STRING" VALUE="DONT_CARE|OLD_DATA|NEW_DATA" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="READ_DURING_WRITE_MODE_PORT_A" TYPE="STRING" VALUE="NEW_DATA_NO_NBE_READ|NEW_DATA_WITH_NBE_READ|OLD_DATA|DONT_CARE" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="READ_DURING_WRITE_MODE_PORT_B" TYPE="STRING" VALUE="NEW_DATA_NO_NBE_READ|NEW_DATA_WITH_NBE_READ|OLD_DATA|DONT_CARE" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="STRATIXIV_M144K_ALLOW_DUAL_CLOCKS" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="WIDTH_A" TYPE="INTEGER" />
		<PARAMETER NAME="WIDTH_B" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTH_BYTEENA_A" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTH_BYTEENA_B" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTHAD_A" TYPE="INTEGER" />
		<PARAMETER NAME="WIDTHAD_B" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WRCONTROL_ACLR_A" TYPE="STRING" VALUE="UNUSED|CLEAR0|NONE" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WRCONTROL_ACLR_B" TYPE="STRING" VALUE="NONE|CLEAR0|CLEAR1" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WRCONTROL_WRADDRESS_REG_B" TYPE="STRING" VALUE="CLOCK0|CLOCK1" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="altsyncram" />
		<PARAMETER NAME="sim_show_memory_data_in_port_b_layout" TYPE="STRING" VALUE="OFF" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr0" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="aclr1" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="address_a" TYPE="INPUT" WIDTH="WIDTHAD_A" />
		<PORT NAME="address_b" TYPE="INPUT" WIDTH="WIDTHAD_B" DEFAULT_VALUE="1" />
		<PORT NAME="addressstall_a" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="addressstall_b" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="byteena_a" TYPE="INPUT" WIDTH="WIDTH_BYTEENA_A" DEFAULT_VALUE="1" />
		<PORT NAME="byteena_b" TYPE="INPUT" WIDTH="WIDTH_BYTEENA_B" DEFAULT_VALUE="1" />
		<PORT NAME="clock0" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="clock1" TYPE="INPUT" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="Z" />
		<PORT NAME="clocken0" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="clocken1" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="clocken2" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="clocken3" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="data_a" TYPE="INPUT" WIDTH="WIDTH_A" DEFAULT_VALUE="1" />
		<PORT NAME="data_b" TYPE="INPUT" WIDTH="WIDTH_B" DEFAULT_VALUE="1" />
		<PORT NAME="eccstatus" TYPE="OUTPUT" WIDTH="3" />
		<PORT NAME="q_a" TYPE="OUTPUT" WIDTH="WIDTH_A" />
		<PORT NAME="q_b" TYPE="OUTPUT" WIDTH="WIDTH_B" />
		<PORT NAME="rden_a" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="rden_b" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="wren_a" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="wren_b" TYPE="INPUT" DEFAULT_VALUE="0" />
	</PORTS>
</ROOT>
