
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2540.488 ; gain = 0.000 ; free physical = 6373 ; free virtual = 11799
INFO: [Netlist 29-17] Analyzing 948 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/axi_cdma_0/U0'
Finished Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/axi_cdma_0/U0'
Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.srcs/constrs_1/imports/constraints/sampleConst.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.srcs/constrs_1/imports/constraints/sampleConst.xdc:34]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2804.434 ; gain = 263.945 ; free physical = 5839 ; free virtual = 11265
WARNING: [Vivado 12-508] No pins matched 'design_1_i/samplePointDetector_0/inst/axi_slave/sampleDetector/su/timingOut1_reg/D'. [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.srcs/constrs_1/imports/constraints/sampleConst.xdc:36]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins design_1_i/samplePointDetector_0/inst/axi_slave/sampleDetector/su/timingOut1_reg/D]'. [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.srcs/constrs_1/imports/constraints/sampleConst.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/samplePointDetector_0/inst/axi_slave/delayUnit/su/timingOut1_reg/D'. [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.srcs/constrs_1/imports/constraints/sampleConst.xdc:37]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins design_1_i/samplePointDetector_0/inst/axi_slave/delayUnit/su/timingOut1_reg/D]'. [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.srcs/constrs_1/imports/constraints/sampleConst.xdc:37]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'design_1_i/samplePointDetector_0/inst/axi_slave/delayUnit/rm/rU/runningTotal_reg[31]/D'. [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.srcs/constrs_1/imports/constraints/sampleConst.xdc:38]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {design_1_i/samplePointDetector_0/inst/axi_slave/delayUnit/rm/rU/runningTotal_reg[31]/D}]'. [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.srcs/constrs_1/imports/constraints/sampleConst.xdc:38]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.srcs/constrs_1/imports/constraints/sampleConst.xdc]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.516 ; gain = 0.000 ; free physical = 5858 ; free virtual = 11285
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 520 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 160 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 156 instances
  RAM64M => RAM64M (RAMD64E(x4)): 170 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 34 instances

12 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2972.516 ; gain = 432.027 ; free physical = 5858 ; free virtual = 11285
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2972.516 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11273

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c96ea51d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2972.516 ; gain = 0.000 ; free physical = 5829 ; free virtual = 11256

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 23 inverter(s) to 124 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 235191e3b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3016.293 ; gain = 0.000 ; free physical = 5681 ; free virtual = 11109
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Retarget, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a2d1556a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3016.293 ; gain = 0.000 ; free physical = 5681 ; free virtual = 11109
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 200f484e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3016.293 ; gain = 0.000 ; free physical = 5680 ; free virtual = 11108
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 109 cells
INFO: [Opt 31-1021] In phase Sweep, 118 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 200f484e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3016.293 ; gain = 0.000 ; free physical = 5680 ; free virtual = 11108
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 200f484e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3016.293 ; gain = 0.000 ; free physical = 5680 ; free virtual = 11108
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 200f484e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.293 ; gain = 0.000 ; free physical = 5680 ; free virtual = 11108
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              67  |                                             47  |
|  Constant propagation         |               0  |               0  |                                             62  |
|  Sweep                        |               0  |             109  |                                            118  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             48  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3016.293 ; gain = 0.000 ; free physical = 5680 ; free virtual = 11108
Ending Logic Optimization Task | Checksum: 1725ce872

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.293 ; gain = 0.000 ; free physical = 5680 ; free virtual = 11108

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 22 BRAM(s) out of a total of 38 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 44 newly gated: 0 Total Ports: 76
Ending PowerOpt Patch Enables Task | Checksum: 1d11d8562

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5626 ; free virtual = 11058
Ending Power Optimization Task | Checksum: 1d11d8562

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3358.215 ; gain = 341.922 ; free physical = 5642 ; free virtual = 11074

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 120794355

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5655 ; free virtual = 11087
Ending Final Cleanup Task | Checksum: 120794355

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5655 ; free virtual = 11087

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5655 ; free virtual = 11087
Ending Netlist Obfuscation Task | Checksum: 120794355

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5655 ; free virtual = 11087
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3358.215 ; gain = 385.699 ; free physical = 5655 ; free virtual = 11087
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5648 ; free virtual = 11083
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5553 ; free virtual = 10993
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7bb591a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5553 ; free virtual = 10993
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5553 ; free virtual = 10992

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 188683ef4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5585 ; free virtual = 11028

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1db7fe722

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5568 ; free virtual = 11012

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1db7fe722

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5568 ; free virtual = 11012
Phase 1 Placer Initialization | Checksum: 1db7fe722

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5567 ; free virtual = 11011

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2009daa26

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5545 ; free virtual = 10990

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c67bdec4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5544 ; free virtual = 10989

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 36 LUTNM shape to break, 477 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 31, two critical 5, total 36, new lutff created 4
INFO: [Physopt 32-775] End 1 Pass. Optimized 237 nets or cells. Created 36 new cells, deleted 201 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/ena could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/ena_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ENB_I_11 could not be optimized because driver design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ENB_I_9 could not be optimized because driver design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ENB_I_10 could not be optimized because driver design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ENB_I could not be optimized because driver design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[2] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[2]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[4] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[4]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[22] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[22]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[14] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[14]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[12] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[12]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ENA_I_8 could not be optimized because driver design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[6] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[6]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[13] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[13]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ENA_I_5 could not be optimized because driver design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[0] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[0]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[15] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[15]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[21] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[21]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[17] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[17]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ENA_I_7 could not be optimized because driver design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[1] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[1]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[8] could not be optimized because driver design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/dina[8]_INST_0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 18 candidate cells for BRAM register optimization
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 56 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5511 ; free virtual = 10957
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5512 ; free virtual = 10959

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           36  |            201  |                   237  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           56  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           92  |            201  |                   242  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 17216508b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5514 ; free virtual = 10961
Phase 2.3 Global Placement Core | Checksum: d443559c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:15 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5510 ; free virtual = 10957
Phase 2 Global Placement | Checksum: d443559c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:15 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5514 ; free virtual = 10961

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c960f9d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5518 ; free virtual = 10965

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b01f46d8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:18 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5514 ; free virtual = 10961

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13a24d003

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5514 ; free virtual = 10961

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 129b89bc2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5514 ; free virtual = 10962

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 161a19cab

Time (s): cpu = 00:01:04 ; elapsed = 00:00:20 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5509 ; free virtual = 10956

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13ed02660

Time (s): cpu = 00:01:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5499 ; free virtual = 10947

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d5a55004

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5500 ; free virtual = 10948

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19247a509

Time (s): cpu = 00:01:08 ; elapsed = 00:00:23 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5500 ; free virtual = 10948

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1614fbcec

Time (s): cpu = 00:01:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5495 ; free virtual = 10942
Phase 3 Detail Placement | Checksum: 1614fbcec

Time (s): cpu = 00:01:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5495 ; free virtual = 10942

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ccb390ef

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.607 | TNS=-375.389 |
Phase 1 Physical Synthesis Initialization | Checksum: d824dfee

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5496 ; free virtual = 10943
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: ab8b3bdc

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5496 ; free virtual = 10943
Phase 4.1.1.1 BUFG Insertion | Checksum: ccb390ef

Time (s): cpu = 00:01:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5496 ; free virtual = 10943
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.462. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:58 ; elapsed = 00:00:59 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5492 ; free virtual = 10940
Phase 4.1 Post Commit Optimization | Checksum: cb7c7efd

Time (s): cpu = 00:01:58 ; elapsed = 00:00:59 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5492 ; free virtual = 10940

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cb7c7efd

Time (s): cpu = 00:01:58 ; elapsed = 00:00:59 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5494 ; free virtual = 10942

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: cb7c7efd

Time (s): cpu = 00:01:59 ; elapsed = 00:00:59 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5494 ; free virtual = 10942
Phase 4.3 Placer Reporting | Checksum: cb7c7efd

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5494 ; free virtual = 10942

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5494 ; free virtual = 10942

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5494 ; free virtual = 10942
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fbca84ca

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5494 ; free virtual = 10942
Ending Placer Task | Checksum: bc7fa636

Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5494 ; free virtual = 10942
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:01 ; elapsed = 00:01:01 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5526 ; free virtual = 10974
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5482 ; free virtual = 10957
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5509 ; free virtual = 10964
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5516 ; free virtual = 10971
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5486 ; free virtual = 10942

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.462 | TNS=-176.618 |
Phase 1 Physical Synthesis Initialization | Checksum: e05cf85b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5481 ; free virtual = 10937
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.462 | TNS=-176.618 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: e05cf85b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5480 ; free virtual = 10936

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.462 | TNS=-176.618 |
INFO: [Physopt 32-662] Processed net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/rm/rU/runningTotal_reg[31]_0[1].  Did not re-place instance design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/rm/rU/runningTotal_reg[31]
INFO: [Physopt 32-702] Processed net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/rm/rU/runningTotal_reg[31]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net canIn_0_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net canIn_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/rm/rU/runningTotal_reg[31]_0[1].  Did not re-place instance design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/rm/rU/runningTotal_reg[31]
INFO: [Physopt 32-702] Processed net design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/rm/rU/runningTotal_reg[31]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net canIn_0_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net canIn_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.462 | TNS=-176.618 |
Phase 3 Critical Path Optimization | Checksum: e05cf85b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5480 ; free virtual = 10936
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5480 ; free virtual = 10936
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.462 | TNS=-176.618 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5480 ; free virtual = 10936
Ending Physical Synthesis Task | Checksum: 1676b0520

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5480 ; free virtual = 10936
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5448 ; free virtual = 10931
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 45655738 ConstDB: 0 ShapeSum: e9ed8d13 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d9c40a7a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5339 ; free virtual = 10804
Post Restoration Checksum: NetGraph: e529eac7 NumContArr: f49a1fb3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d9c40a7a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5345 ; free virtual = 10810

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d9c40a7a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5309 ; free virtual = 10774

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d9c40a7a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5309 ; free virtual = 10775
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2222ecd2b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5293 ; free virtual = 10759
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.480 | TNS=-119.444| WHS=-0.237 | THS=-539.056|

Phase 2 Router Initialization | Checksum: 1e75a07cf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5288 ; free virtual = 10754

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13133
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13133
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e75a07cf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3358.215 ; gain = 0.000 ; free physical = 5286 ; free virtual = 10752
Phase 3 Initial Routing | Checksum: 188828cc8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 3407.324 ; gain = 49.109 ; free physical = 5281 ; free virtual = 10747
INFO: [Route 35-580] Design has 49 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                  design_1_i/sampleIP_tl_0/inst/axi_slave/sampleDetector/currMeta_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                           design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/owPlayback/currState_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                design_1_i/sampleIP_tl_0/inst/axi_slave/slv_reg5_reg[22]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1259
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.545 | TNS=-1051.031| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10f9e900a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3407.324 ; gain = 49.109 ; free physical = 5276 ; free virtual = 10742

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.545 | TNS=-1035.469| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c1ad20e2

Time (s): cpu = 00:01:03 ; elapsed = 00:00:27 . Memory (MB): peak = 3407.324 ; gain = 49.109 ; free physical = 5277 ; free virtual = 10743

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.545 | TNS=-1035.469| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 236786263

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3407.324 ; gain = 49.109 ; free physical = 5277 ; free virtual = 10743
Phase 4 Rip-up And Reroute | Checksum: 236786263

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3407.324 ; gain = 49.109 ; free physical = 5277 ; free virtual = 10743

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24cdfe22d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:28 . Memory (MB): peak = 3407.324 ; gain = 49.109 ; free physical = 5278 ; free virtual = 10744
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.545 | TNS=-869.791| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 22f1a2112

Time (s): cpu = 00:02:00 ; elapsed = 00:00:36 . Memory (MB): peak = 3572.324 ; gain = 214.109 ; free physical = 5226 ; free virtual = 10692

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22f1a2112

Time (s): cpu = 00:02:00 ; elapsed = 00:00:36 . Memory (MB): peak = 3572.324 ; gain = 214.109 ; free physical = 5226 ; free virtual = 10692
Phase 5 Delay and Skew Optimization | Checksum: 22f1a2112

Time (s): cpu = 00:02:00 ; elapsed = 00:00:36 . Memory (MB): peak = 3572.324 ; gain = 214.109 ; free physical = 5226 ; free virtual = 10692

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f3d3b265

Time (s): cpu = 00:02:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3572.324 ; gain = 214.109 ; free physical = 5228 ; free virtual = 10694
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.965 | TNS=-680.155| WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18e7e6e58

Time (s): cpu = 00:02:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3572.324 ; gain = 214.109 ; free physical = 5228 ; free virtual = 10694
Phase 6 Post Hold Fix | Checksum: 18e7e6e58

Time (s): cpu = 00:02:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3572.324 ; gain = 214.109 ; free physical = 5228 ; free virtual = 10694

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.01662 %
  Global Horizontal Routing Utilization  = 5.1654 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 160499ac2

Time (s): cpu = 00:02:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3572.324 ; gain = 214.109 ; free physical = 5228 ; free virtual = 10694

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 160499ac2

Time (s): cpu = 00:02:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3572.324 ; gain = 214.109 ; free physical = 5227 ; free virtual = 10693

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 813c0ad7

Time (s): cpu = 00:02:05 ; elapsed = 00:00:38 . Memory (MB): peak = 3604.340 ; gain = 246.125 ; free physical = 5229 ; free virtual = 10695

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.965 | TNS=-680.155| WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 813c0ad7

Time (s): cpu = 00:02:06 ; elapsed = 00:00:38 . Memory (MB): peak = 3604.340 ; gain = 246.125 ; free physical = 5231 ; free virtual = 10697
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:06 ; elapsed = 00:00:38 . Memory (MB): peak = 3604.340 ; gain = 246.125 ; free physical = 5314 ; free virtual = 10780

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
164 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:17 ; elapsed = 00:00:41 . Memory (MB): peak = 3604.340 ; gain = 246.125 ; free physical = 5311 ; free virtual = 10778
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3604.340 ; gain = 0.000 ; free physical = 5322 ; free virtual = 10821
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
176 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/sampleIP_tl_0/inst/axi_slave/sampleDetector/br/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/sampleIP_tl_0/inst/axi_slave/sampleDetector/br/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/validStorage/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/validStorage/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/rm/sStore/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/rm/sStore/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/owStorage/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/owStorage/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/invalidStorage/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/invalidStorage/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/crcStorage/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/crcStorage/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/fifo_writeCache/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/fifo_writeCache/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/fifo_readCache/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/bC/fifo_readCache/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 2 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/sampleIP_tl_0/inst/axi_slave/sampleDetector/idUnit/idMatch, and design_1_i/sampleIP_tl_0/inst/axi_slave/delayUnit/nextState[5].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/tools/Xilinx/Vivado/2020.2/bin/BCA/BCA.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Sep 28 13:00:46 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3733.969 ; gain = 73.602 ; free physical = 5263 ; free virtual = 10760
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 13:00:46 2021...
