/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  reg [12:0] celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire [5:0] celloutsig_0_7z;
  reg [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [24:0] celloutsig_1_19z;
  reg [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_3z & celloutsig_1_1z[7]);
  assign celloutsig_1_0z = ~(in_data[114] | in_data[98]);
  assign celloutsig_1_9z = celloutsig_1_4z[4] | ~(celloutsig_1_4z[2]);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(in_data[45]);
  assign celloutsig_0_12z = { in_data[47:43], celloutsig_0_3z, celloutsig_0_6z } & { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[88:84] == in_data[32:28];
  assign celloutsig_0_73z = celloutsig_0_11z[16:12] == { in_data[45:42], celloutsig_0_0z };
  assign celloutsig_1_18z = { in_data[139:134], celloutsig_1_8z, celloutsig_1_9z } > { in_data[170:165], celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_1z = in_data[88:67] > in_data[40:19];
  assign celloutsig_0_6z = in_data[68:62] && { celloutsig_0_4z[4:0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_4z[13:6], celloutsig_1_5z } && celloutsig_1_4z[9:1];
  assign celloutsig_1_8z = { in_data[142:139], celloutsig_1_2z, celloutsig_1_0z } && { in_data[141:137], celloutsig_1_6z };
  assign celloutsig_1_2z = in_data[160:153] || in_data[121:114];
  assign celloutsig_1_10z = celloutsig_1_1z || celloutsig_1_4z[8:0];
  assign celloutsig_1_3z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_29z = celloutsig_0_11z[22:12] != celloutsig_0_4z;
  assign celloutsig_1_4z = - in_data[170:157];
  assign celloutsig_0_10z = - celloutsig_0_7z[4:0];
  assign celloutsig_0_5z = celloutsig_0_3z[8:1] !== celloutsig_0_3z[7:0];
  assign celloutsig_1_16z = & celloutsig_1_11z[4:2];
  assign celloutsig_0_4z = { in_data[33:24], celloutsig_0_0z } >>> { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_3z[3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } - { celloutsig_0_3z[5:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_9z } - { celloutsig_1_1z[6:3], celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_10z[1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } - in_data[31:8];
  assign celloutsig_0_3z = in_data[58:49] ~^ in_data[24:15];
  assign celloutsig_0_21z = { celloutsig_0_4z[8:3], celloutsig_0_2z } ~^ celloutsig_0_11z[7:1];
  assign celloutsig_0_72z = { in_data[49:47], celloutsig_0_21z } ^ { celloutsig_0_23z[12:4], celloutsig_0_29z };
  always_latch
    if (clkin_data[96]) celloutsig_1_1z = 9'h000;
    else if (clkin_data[64]) celloutsig_1_1z = in_data[142:134];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_8z = 4'h0;
    else if (clkin_data[32]) celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z };
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 25'h0000000;
    else if (!clkin_data[64]) celloutsig_1_19z = { celloutsig_1_1z[7:0], celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_23z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_0_23z = celloutsig_0_12z[13:1];
  assign { out_data[128], out_data[120:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
