13:10:37 DEBUG : Logs will be stored at '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/IDE.log'.
13:10:38 INFO  : Launching XSCT server: xsct -n  -interactive /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/temp_xsdb_launch_script.tcl
13:10:38 INFO  : Registering command handlers for Vitis TCF services
13:10:38 INFO  : Platform repository initialization has completed.
13:10:40 INFO  : XSCT server has started successfully.
13:10:40 INFO  : Successfully done setting XSCT server connection channel  
13:10:40 INFO  : plnx-install-location is set to ''
13:10:40 INFO  : Successfully done query RDI_DATADIR 
13:10:40 INFO  : Successfully done setting workspace for the tool. 
13:11:59 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4
13:11:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:12:00 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:12:00 INFO  : Platform 'BCP_accelerator_V2_4' is added to custom repositories.
13:12:04 INFO  : Platform 'BCP_accelerator_V2_4' is added to custom repositories.
13:13:06 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4
13:13:06 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:24:26 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:24:26 INFO  : Updating application flags with new BSP settings...
13:24:26 INFO  : Successfully updated application flags for project HW_accelerated_DPLL.
13:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:30 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:24:30 INFO  : 'jtag frequency' command is executed.
13:24:30 INFO  : Context for 'APU' is selected.
13:24:30 INFO  : System reset is completed.
13:24:33 INFO  : 'after 3000' command is executed.
13:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:24:35 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit"
13:24:35 INFO  : Context for 'APU' is selected.
13:24:35 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa'.
13:24:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:35 INFO  : Context for 'APU' is selected.
13:24:35 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
13:24:35 INFO  : 'ps7_init' command is executed.
13:24:35 INFO  : 'ps7_post_config' command is executed.
13:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:35 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:35 INFO  : 'con' command is executed.
13:24:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:24:35 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default_1.tcl'
13:25:43 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:25:54 INFO  : Disconnected from the channel tcfchan#2.
13:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:26:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:26:31 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:34 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:26:34 INFO  : 'jtag frequency' command is executed.
13:26:34 INFO  : Context for 'APU' is selected.
13:26:34 INFO  : System reset is completed.
13:26:37 INFO  : 'after 3000' command is executed.
13:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:26:39 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit"
13:26:39 INFO  : Context for 'APU' is selected.
13:26:39 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa'.
13:26:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:39 INFO  : Context for 'APU' is selected.
13:26:39 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
13:26:39 INFO  : 'ps7_init' command is executed.
13:26:39 INFO  : 'ps7_post_config' command is executed.
13:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:39 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:39 INFO  : 'con' command is executed.
13:26:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:26:39 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default.tcl'
13:28:33 INFO  : Disconnected from the channel tcfchan#3.
13:28:41 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:45 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:28:45 INFO  : 'jtag frequency' command is executed.
13:28:45 INFO  : Context for 'APU' is selected.
13:28:45 INFO  : System reset is completed.
13:28:48 INFO  : 'after 3000' command is executed.
13:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:28:50 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit"
13:28:50 INFO  : Context for 'APU' is selected.
13:28:50 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa'.
13:28:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:50 INFO  : Context for 'APU' is selected.
13:28:50 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
13:28:50 INFO  : 'ps7_init' command is executed.
13:28:50 INFO  : 'ps7_post_config' command is executed.
13:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:50 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:50 INFO  : 'con' command is executed.
13:28:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:50 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default_3.tcl'
13:38:21 INFO  : Disconnected from the channel tcfchan#4.
13:38:28 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:38:45 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:38:52 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:39:03 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
13:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:16 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:39:16 INFO  : 'jtag frequency' command is executed.
13:39:16 INFO  : Context for 'APU' is selected.
13:39:16 INFO  : System reset is completed.
13:39:19 INFO  : 'after 3000' command is executed.
13:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:39:21 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit"
13:39:21 INFO  : Context for 'APU' is selected.
13:39:21 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa'.
13:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:21 INFO  : Context for 'APU' is selected.
13:39:21 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
13:39:21 INFO  : 'ps7_init' command is executed.
13:39:21 INFO  : 'ps7_post_config' command is executed.
13:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:21 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:21 INFO  : 'con' command is executed.
13:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:21 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default.tcl'
13:41:55 INFO  : Disconnected from the channel tcfchan#5.
13:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:29 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
13:42:29 INFO  : 'jtag frequency' command is executed.
13:42:29 INFO  : Context for 'APU' is selected.
13:42:30 INFO  : System reset is completed.
13:42:33 INFO  : 'after 3000' command is executed.
13:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
13:42:34 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit"
13:42:34 INFO  : Context for 'APU' is selected.
13:42:34 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa'.
13:42:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:34 INFO  : Context for 'APU' is selected.
13:42:34 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
13:42:34 INFO  : 'ps7_init' command is executed.
13:42:34 INFO  : 'ps7_post_config' command is executed.
13:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:34 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/hw/BCP_accelerator_V2_4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:34 INFO  : 'con' command is executed.
13:42:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:34 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default_4.tcl'
16:31:48 INFO  : Disconnected from the channel tcfchan#6.
16:32:30 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5
16:32:30 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:33:02 INFO  : Result from executing command 'getProjects': BCP_accelerator_V2_4;BCP_accelerator_V2_5
16:33:02 INFO  : Result from executing command 'getPlatforms': BCP_accelerator_V2_4|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_4/export/BCP_accelerator_V2_4/BCP_accelerator_V2_4.xpfm;BCP_accelerator_V2_5|/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/BCP_accelerator_V2_5.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:33:12 INFO  : The hardware specification used by project 'HW_accelerated_DPLL' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:33:13 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_4.bit' stored in project is removed.
16:33:13 INFO  : The updated bitstream files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream' in project 'HW_accelerated_DPLL'.
16:33:13 INFO  : The file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:33:15 INFO  : The updated ps init files are copied from platform to folder '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit' in project 'HW_accelerated_DPLL'.
16:35:33 INFO  : Checking for BSP changes to sync application flags for project 'HW_accelerated_DPLL'...
16:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:36 INFO  : Jtag cable 'RealDigital Bla 887100000291A' is selected.
16:35:36 INFO  : 'jtag frequency' command is executed.
16:35:36 INFO  : Context for 'APU' is selected.
16:35:36 INFO  : System reset is completed.
16:35:39 INFO  : 'after 3000' command is executed.
16:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}' command is executed.
16:35:41 INFO  : Device configured successfully with "/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_5.bit"
16:35:41 INFO  : Context for 'APU' is selected.
16:35:41 INFO  : Hardware design and registers information is loaded from '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa'.
16:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:41 INFO  : Context for 'APU' is selected.
16:35:41 INFO  : Sourcing of '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl' is done.
16:35:41 INFO  : 'ps7_init' command is executed.
16:35:41 INFO  : 'ps7_post_config' command is executed.
16:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:41 INFO  : The application '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "RealDigital Bla 887100000291A" && level==0 && jtag_device_ctx=="jsn1-13723093-0"}
fpga -file /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/bitstream/BCP_accelerator_V2_5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/BCP_accelerator_V2_5/export/BCP_accelerator_V2_5/hw/BCP_accelerator_V2_5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL/Debug/HW_accelerated_DPLL.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:41 INFO  : 'con' command is executed.
16:35:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:41 INFO  : Launch script is exported to file '/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SoC_proj/HW_accelerated_DPLL_system/_ide/scripts/debugger_hw_accelerated_dpll-default_5.tcl'
16:37:11 INFO  : Disconnected from the channel tcfchan#8.
