/*
 * fortius_syspld_struct.h -- register and field definitions for fortius_syspld
 *
 * Generated by JSPEC 1.12.9.  Do not edit!
 *
 * Copyright (c) 2012-2013, Juniper Networks, Inc.
 * All rights reserved.
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see
 * <http://www.gnu.org/licenses/gpl-2.0.html>.
 *
 * $Id: fortius_syspld_struct.h 535180 2012-08-21 09:23:52Z prashhp $
 */

#ifndef __FORTIUS_GPLUS_SYSPLD_STRUCT_H__
#define __FORTIUS_GPLUS_SYSPLD_STRUCT_H__

typedef struct fortius_gplus_re_regs {
    volatile u_int8_t version;		/* 0x0 */
        #define   FORTIUS_GPLUS_RE_REGS_VERSION_VERSION_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_RE_REGS_VERSION_VERSION_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_RE_REGS_VERSION_RESET_VALUE 0x4
        #define   FORTIUS_GPLUS_RE_REGS_VERSION_VERSION_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_VERSION_VERSION_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_VERSION_VERSION_FWIDTH 8
    volatile u_int8_t revision;		/* 0x1 */
        #define   FORTIUS_GPLUS_RE_REGS_REVISION_CPLD_REVISION_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_RE_REGS_REVISION_CPLD_REVISION_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_RE_REGS_REVISION_RESET_VALUE 0x2
        #define   FORTIUS_GPLUS_RE_REGS_REVISION_CPLD_REVISION_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_REVISION_CPLD_REVISION_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_REVISION_CPLD_REVISION_FWIDTH 8
    volatile u_int8_t compile_month;		/* 0x2 */
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_MONTH_MONTH_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_MONTH_MONTH_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_MONTH_RESET_VALUE 0x10
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_MONTH_MONTH_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_MONTH_MONTH_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_MONTH_MONTH_FWIDTH 8
    volatile u_int8_t compile_day;		/* 0x3 */
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_DAY_DAY_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_DAY_DAY_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_DAY_RESET_VALUE 0x19
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_DAY_DAY_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_DAY_DAY_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_COMPILE_DAY_DAY_FWIDTH 8
    volatile u_int8_t flash_swizzle_ctrl;		/* 0x4 */
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_CTRL_ADDR_BIT_A23_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_CTRL_ADDR_BIT_A23_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_CTRL_ADDR_BIT_A23_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_CTRL_ADDR_BIT_A23_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_CTRL_ADDR_BIT_A23_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_CTRL_FLASH_AUTO_SWIZZLE_ENA_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_CTRL_FLASH_AUTO_SWIZZLE_ENA_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_CTRL_FLASH_AUTO_SWIZZLE_ENA_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_CTRL_FLASH_AUTO_SWIZZLE_ENA_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_CTRL_FLASH_AUTO_SWIZZLE_ENA_FWIDTH 1
    volatile u_int8_t flash_swizzle_timer_count;		/* 0x5 */
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_TIMER_COUNT_TIMER_COUNT_LOAD_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_TIMER_COUNT_TIMER_COUNT_LOAD_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_TIMER_COUNT_TIMER_COUNT_LOAD_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_TIMER_COUNT_TIMER_COUNT_LOAD_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_FLASH_SWIZZLE_TIMER_COUNT_TIMER_COUNT_LOAD_FWIDTH 8
    volatile u_int8_t core_watchdog_timer_cntrl;		/* 0x6 */
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_RESTART_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_RESTART_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_RESTART_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_RESTART_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_RESTART_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_FWIDTH 1
    volatile u_int8_t core_watchdog_timer_count;		/* 0x7 */
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_FWIDTH 8
    volatile u_int8_t pfe_core_watchdog_timer_cntrl;		/* 0x8 */
        #define   FORTIUS_GPLUS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_CNTRL_TIMER_EN_FWIDTH 1
    volatile u_int8_t pfe_core_watchdog_timer_count;		/* 0x9 */
        #define   FORTIUS_GPLUS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LOAD_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LOAD_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LOAD_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LOAD_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_PFE_CORE_WATCHDOG_TIMER_COUNT_TIMER_COUNT_LOAD_FWIDTH 8
    volatile u_int8_t sys_led_cntrl;		/* 0xa */
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_UART_MUX_SEL_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_UART_MUX_SEL_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_UART_MUX_SEL_MSB 4
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_UART_MUX_SEL_LSB 4
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_UART_MUX_SEL_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_RED_LED_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_RED_LED_EN_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_RED_LED_EN_MSB 3
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_RED_LED_EN_LSB 3
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_RED_LED_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_RED_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_RED_MODE_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_RED_MODE_MSB 2
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_RED_MODE_LSB 2
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_RED_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_LED_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_LED_EN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_LED_EN_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_LED_EN_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_LED_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_MODE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_MODE_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_MODE_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_MODE_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_SYS_LED_CNTRL_SYS_GREEN_MODE_FWIDTH 1
    volatile u_int8_t main_voltage_margin_ctrl1;		/* 0xb */
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_HIGH_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_HIGH_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_HIGH_LSB 7
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_LOW_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_LOW_MSB 6
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_LOW_LSB 6
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V33_LOW_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_HIGH_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_HIGH_MSB 5
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_HIGH_LSB 5
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_LOW_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_LOW_MSB 4
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_LOW_LSB 4
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V25_LOW_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_HIGH_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_HIGH_MSB 3
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_HIGH_LSB 3
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_LOW_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_LOW_MSB 2
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_LOW_LSB 2
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V18_LOW_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_HIGH_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_HIGH_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_HIGH_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_LOW_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_LOW_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_LOW_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_LOW_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL1_V12_LOW_FWIDTH 1
    volatile u_int8_t main_voltage_margin_ctrl2;		/* 0xc */
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_RSVD_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x000000c0) | ((CUR) & ~0x000000c0))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_RSVD_GET(CUR) (((CUR) >> 6) & 0x00000003)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_RSVD_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_RSVD_LSB 6
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_RSVD_FWIDTH 2
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_HIGH_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_HIGH_MSB 5
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_HIGH_LSB 5
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_LOW_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_LOW_MSB 4
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_LOW_LSB 4
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V105_LOW_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_HIGH_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_HIGH_MSB 3
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_HIGH_LSB 3
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_LOW_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_LOW_MSB 2
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_LOW_LSB 2
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V10_LOW_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_HIGH_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_HIGH_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_HIGH_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_LOW_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_LOW_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_LOW_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_LOW_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL2_V15_LOW_FWIDTH 1
    volatile u_int8_t main_voltage_margin_ctrl3;		/* 0xd */
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_RSVD_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x000000f0) | ((CUR) & ~0x000000f0))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_RSVD_GET(CUR) (((CUR) >> 4) & 0x0000000f)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_RSVD_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_RSVD_LSB 4
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_RSVD_FWIDTH 4
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_HIGH_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_HIGH_MSB 3
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_HIGH_LSB 3
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_LOW_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_LOW_MSB 2
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_LOW_LSB 2
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V5_USB_LOW_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V12_F_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V12_F_HIGH_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V12_F_HIGH_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V12_F_HIGH_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V12_F_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V12_F_LOW_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V12_F_LOW_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V12_F_LOW_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V12_F_LOW_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_VOLTAGE_MARGIN_CTRL3_V12_F_LOW_FWIDTH 1
    volatile u_int8_t int_enable1;		/* 0xe */
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_BCM54610_MANAGE_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_BCM54610_MANAGE_INT_EN_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_BCM54610_MANAGE_INT_EN_MSB 2
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_BCM54610_MANAGE_INT_EN_LSB 2
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_BCM54610_MANAGE_INT_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_MAX6581_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_MAX6581_INT_EN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_MAX6581_INT_EN_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_MAX6581_INT_EN_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_MAX6581_INT_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_PFE_WATCHDOG_ROLLOVER_INT_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_PFE_WATCHDOG_ROLLOVER_INT_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_PFE_WATCHDOG_ROLLOVER_INT_EN_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_PFE_WATCHDOG_ROLLOVER_INT_EN_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_INT_ENABLE1_PFE_WATCHDOG_ROLLOVER_INT_EN_FWIDTH 1
    volatile u_int8_t int_status1;		/* 0xf */
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_RSVD0_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x000000f0) | ((CUR) & ~0x000000f0))
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_RSVD0_GET(CUR) (((CUR) >> 4) & 0x0000000f)
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_RSVD0_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_RSVD0_LSB 4
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_RSVD0_FWIDTH 4
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_BCM54610_MANAGE_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_BCM54610_MANAGE_INT_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_BCM54610_MANAGE_INT_MSB 3
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_BCM54610_MANAGE_INT_LSB 3
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_BCM54610_MANAGE_INT_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_BCM54610_DEBUG_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_BCM54610_DEBUG_INT_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_BCM54610_DEBUG_INT_MSB 2
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_BCM54610_DEBUG_INT_LSB 2
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_BCM54610_DEBUG_INT_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_MAX6581_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_MAX6581_INT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_MAX6581_INT_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_MAX6581_INT_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_MAX6581_INT_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_PFE_WATCHDOG_ROLLOVER_INT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_PFE_WATCHDOG_ROLLOVER_INT_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_PFE_WATCHDOG_ROLLOVER_INT_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_PFE_WATCHDOG_ROLLOVER_INT_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_INT_STATUS1_PFE_WATCHDOG_ROLLOVER_INT_FWIDTH 1
    volatile u_int8_t board_device_control;		/* 0x10 */
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_ALARM_OUT_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x000000f0) | ((CUR) & ~0x000000f0))
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_ALARM_OUT_GET(CUR) (((CUR) >> 4) & 0x0000000f)
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_ALARM_OUT_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_ALARM_OUT_LSB 4
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_ALARM_OUT_FWIDTH 4
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_NOR_FLASH_WP_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_NOR_FLASH_WP_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_NOR_FLASH_WP_MSB 2
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_NOR_FLASH_WP_LSB 2
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_NOR_FLASH_WP_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_NVRAM_HSB_OUT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_NVRAM_HSB_OUT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_NVRAM_HSB_OUT_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_NVRAM_HSB_OUT_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_NVRAM_HSB_OUT_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_HEATER_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_HEATER_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_HEATER_EN_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_HEATER_EN_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_CONTROL_HEATER_EN_FWIDTH 1
    volatile u_int8_t board_device_status;		/* 0x11 */
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x000000f0) | ((CUR) & ~0x000000f0))
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_GET(CUR) (((CUR) >> 4) & 0x0000000f)
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_RESET_VALUE 0xf
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_LSB 4
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_ALARM_IN_FWIDTH 4
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_RESET_VALUE 0x00000002
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_NVRAM_HSB_IN_STAT_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_HEATER_ON_STATUS_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_HEATER_ON_STATUS_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_HEATER_ON_STATUS_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_HEATER_ON_STATUS_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_BOARD_DEVICE_STATUS_HEATER_ON_STATUS_FWIDTH 1
    volatile u_int8_t main_reset_cntrl;		/* 0x12 */
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_SELF_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_SELF_RESET_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_SELF_RESET_MSB 2
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_SELF_RESET_LSB 2
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_SELF_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_SRESET_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_SRESET_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_SRESET_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_SRESET_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_SRESET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_HRESET_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_HRESET_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_HRESET_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_HRESET_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_CNTRL_CPLD_CPU_HRESET_FWIDTH 1
    volatile u_int8_t main_reset_reason;		/* 0x13 */
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_CPLD_DRIVEN_HRESET_ON_SWIZZLE_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_CPLD_DRIVEN_HRESET_ON_SWIZZLE_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_CPLD_DRIVEN_HRESET_ON_SWIZZLE_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_CPLD_DRIVEN_HRESET_ON_SWIZZLE_LSB 7
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_CPLD_DRIVEN_HRESET_ON_SWIZZLE_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_CPLD_SELF_RESET_DRIVEN_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_CPLD_SELF_RESET_DRIVEN_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_CPLD_SELF_RESET_DRIVEN_MSB 6
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_CPLD_SELF_RESET_DRIVEN_LSB 6
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_CPLD_SELF_RESET_DRIVEN_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_HRESET_CPLDBIT_SET_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_HRESET_CPLDBIT_SET_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_HRESET_CPLDBIT_SET_MSB 5
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_HRESET_CPLDBIT_SET_LSB 5
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_HRESET_CPLDBIT_SET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_SRESET_CPLDBIT_SET_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_SRESET_CPLDBIT_SET_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_SRESET_CPLDBIT_SET_MSB 4
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_SRESET_CPLDBIT_SET_LSB 4
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_SRESET_CPLDBIT_SET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_HRESET_REQ_STATUS_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_HRESET_REQ_STATUS_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_HRESET_REQ_STATUS_MSB 3
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_HRESET_REQ_STATUS_LSB 3
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_HRESET_REQ_STATUS_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_COP_SRESET_STATUS_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_COP_SRESET_STATUS_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_COP_SRESET_STATUS_MSB 2
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_COP_SRESET_STATUS_LSB 2
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_COP_SRESET_STATUS_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_HRESET_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_HRESET_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_HRESET_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_HRESET_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_HRESET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_SRESET_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_SRESET_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_SRESET_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_SRESET_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_MAIN_RESET_REASON_WATCHDOG_SRESET_FWIDTH 1
    volatile u_int8_t ext_device_reset_cntrl;		/* 0x14 */
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_R5H30211_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_R5H30211_RESET_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_R5H30211_RESET_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_R5H30211_RESET_LSB 7
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_R5H30211_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_I2C_SW_1_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_I2C_SW_1_RESET_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_I2C_SW_1_RESET_MSB 6
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_I2C_SW_1_RESET_LSB 6
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_I2C_SW_1_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_FLASH_CTRL_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_FLASH_CTRL_RESET_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_FLASH_CTRL_RESET_MSB 5
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_FLASH_CTRL_RESET_LSB 5
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_FLASH_CTRL_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_SW_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_SW_RESET_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_SW_RESET_MSB 4
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_SW_RESET_LSB 4
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_SW_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_PHY_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_PHY_RESET_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_PHY_RESET_MSB 3
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_PHY_RESET_LSB 3
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_USB_PHY_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_PHY_CPU_MGMT_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_PHY_CPU_MGMT_RESET_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_PHY_CPU_MGMT_RESET_MSB 2
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_PHY_CPU_MGMT_RESET_LSB 2
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_PHY_CPU_MGMT_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_NOR_FLASH_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_NOR_FLASH_RESET_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_NOR_FLASH_RESET_MSB 1
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_NOR_FLASH_RESET_LSB 1
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_NOR_FLASH_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_CPU_DDR_RESET_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_CPU_DDR_RESET_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_CPU_DDR_RESET_MSB 0
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_CPU_DDR_RESET_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_EXT_DEVICE_RESET_CNTRL_CPU_DDR_RESET_FWIDTH 1
    volatile u_int8_t scratch_1;		/* 0x15 */
        #define   FORTIUS_GPLUS_RE_REGS_SCRATCH_1_SCRATCH_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_RE_REGS_SCRATCH_1_SCRATCH_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_RE_REGS_SCRATCH_1_SCRATCH_MSB 7
        #define   FORTIUS_GPLUS_RE_REGS_SCRATCH_1_SCRATCH_LSB 0
        #define   FORTIUS_GPLUS_RE_REGS_SCRATCH_1_SCRATCH_FWIDTH 8
    unsigned char    FILLER_0x16[0x6a];
} fortius_gplus_re_regs;

typedef struct fortius_gplus_pfe_regs {
    volatile u_int8_t version;		/* 0x0 */
        #define   FORTIUS_GPLUS_PFE_REGS_VERSION_VERSION_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_PFE_REGS_VERSION_VERSION_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_PFE_REGS_VERSION_RESET_VALUE 0x4
        #define   FORTIUS_GPLUS_PFE_REGS_VERSION_VERSION_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_VERSION_VERSION_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_VERSION_VERSION_FWIDTH 8
    volatile u_int8_t revision;		/* 0x1 */
        #define   FORTIUS_GPLUS_PFE_REGS_REVISION_CPLD_REVISION_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_PFE_REGS_REVISION_CPLD_REVISION_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_PFE_REGS_REVISION_RESET_VALUE 0x2
        #define   FORTIUS_GPLUS_PFE_REGS_REVISION_CPLD_REVISION_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_REVISION_CPLD_REVISION_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_REVISION_CPLD_REVISION_FWIDTH 8
    volatile u_int8_t compile_month;		/* 0x2 */
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_MONTH_MONTH_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_MONTH_MONTH_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_MONTH_RESET_VALUE 0x10
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_MONTH_MONTH_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_MONTH_MONTH_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_MONTH_MONTH_FWIDTH 8
    volatile u_int8_t compile_day;		/* 0x3 */
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_DAY_DAY_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_DAY_DAY_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_DAY_RESET_VALUE 0x19
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_DAY_DAY_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_DAY_DAY_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_COMPILE_DAY_DAY_FWIDTH 8
    volatile u_int8_t core_watchdog_timer_reset;		/* 0x4 */
        #define   FORTIUS_GPLUS_PFE_REGS_CORE_WATCHDOG_TIMER_RESET_TIMER_RESTART_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_CORE_WATCHDOG_TIMER_RESET_TIMER_RESTART_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_CORE_WATCHDOG_TIMER_RESET_TIMER_RESTART_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_CORE_WATCHDOG_TIMER_RESET_TIMER_RESTART_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_CORE_WATCHDOG_TIMER_RESET_TIMER_RESTART_FWIDTH 1
    volatile u_int8_t port_led_rj48_t1e1_cntrl1;		/* 0x5 */
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT4_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT4_L_A_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT4_L_A_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT4_L_A_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT4_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT4_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT4_MODE_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT4_MODE_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT4_MODE_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT4_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT3_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT3_L_A_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT3_L_A_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT3_L_A_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT3_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT3_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT3_MODE_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT3_MODE_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT3_MODE_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT3_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT2_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT2_L_A_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT2_L_A_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT2_L_A_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT2_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT2_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT2_MODE_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT2_MODE_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT2_MODE_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT2_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT1_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT1_L_A_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT1_L_A_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT1_L_A_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT1_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT1_MODE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT1_MODE_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT1_MODE_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT1_MODE_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL1_PORT1_MODE_FWIDTH 1
    volatile u_int8_t port_led_rj48_t1e1_cntrl2;		/* 0x6 */
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT8_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT8_L_A_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT8_L_A_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT8_L_A_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT8_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT8_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT8_MODE_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT8_MODE_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT8_MODE_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT8_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT7_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT7_L_A_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT7_L_A_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT7_L_A_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT7_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT7_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT7_MODE_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT7_MODE_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT7_MODE_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT7_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT6_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT6_L_A_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT6_L_A_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT6_L_A_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT6_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT6_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT6_MODE_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT6_MODE_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT6_MODE_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT6_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT5_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT5_L_A_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT5_L_A_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT5_L_A_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT5_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT5_MODE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT5_MODE_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT5_MODE_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT5_MODE_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL2_PORT5_MODE_FWIDTH 1
    volatile u_int8_t port_led_rj48_t1e1_cntrl3;		/* 0x7 */
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT12_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT12_L_A_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT12_L_A_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT12_L_A_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT12_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT12_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT12_MODE_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT12_MODE_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT12_MODE_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT12_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT11_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT11_L_A_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT11_L_A_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT11_L_A_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT11_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT11_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT11_MODE_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT11_MODE_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT11_MODE_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT11_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT10_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT10_L_A_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT10_L_A_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT10_L_A_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT10_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT10_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT10_MODE_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT10_MODE_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT10_MODE_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT10_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT9_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT9_L_A_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT9_L_A_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT9_L_A_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT9_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT9_MODE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT9_MODE_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT9_MODE_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT9_MODE_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL3_PORT9_MODE_FWIDTH 1
    volatile u_int8_t port_led_rj48_t1e1_cntrl4;		/* 0x8 */
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT16_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT16_L_A_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT16_L_A_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT16_L_A_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT16_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT16_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT16_MODE_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT16_MODE_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT16_MODE_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT16_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT15_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT15_L_A_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT15_L_A_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT15_L_A_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT15_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT15_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT15_MODE_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT15_MODE_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT15_MODE_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT15_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT14_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT14_L_A_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT14_L_A_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT14_L_A_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT14_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT14_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT14_MODE_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT14_MODE_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT14_MODE_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT14_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT13_L_A_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT13_L_A_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT13_L_A_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT13_L_A_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT13_L_A_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT13_MODE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT13_MODE_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT13_MODE_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT13_MODE_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ48_T1E1_CNTRL4_PORT13_MODE_FWIDTH 1
    volatile u_int8_t fpga_config_control;		/* 0x9 */
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_RSVD_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x000000c0) | ((CUR) & ~0x000000c0))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_RSVD_GET(CUR) (((CUR) >> 6) & 0x00000003)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_RSVD_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_RSVD_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_RSVD_FWIDTH 2
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_WR_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_WR_EN_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_WR_EN_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_WR_EN_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_WR_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_CS1N_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_CS1N_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_CS1N_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_CS1N_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_CS1N_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_CSN_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_CSN_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_CSN_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_CSN_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_CSN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_DONE_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_DONE_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_DONE_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_DONE_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_DONE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_INITN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_INITN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_INITN_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_INITN_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_INITN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_PROGRAMN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_PROGRAMN_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_PROGRAMN_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_PROGRAMN_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_CONTROL_PROGRAMN_FWIDTH 1
    volatile u_int8_t fpga_config_status;		/* 0xa */
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_RSVD_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x000000f8) | ((CUR) & ~0x000000f8))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_RSVD_GET(CUR) (((CUR) >> 3) & 0x0000001f)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_RSVD_RESET_VALUE 0x1f
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_RSVD_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_RSVD_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_RSVD_FWIDTH 5
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_BUSY_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_BUSY_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_BUSY_RESET_VALUE 0x00000004
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_BUSY_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_BUSY_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_BUSY_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_INITN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_INITN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_INITN_RESET_VALUE 0x00000002
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_INITN_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_INITN_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_INITN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_DONE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_DONE_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_DONE_RESET_VALUE 0x00000001
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_DONE_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_DONE_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_STATUS_DONE_FWIDTH 1
    volatile u_int8_t fpga_config_data;		/* 0xb */
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_DATA_CONFIG_DATA_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_DATA_CONFIG_DATA_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_DATA_CONFIG_DATA_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_DATA_CONFIG_DATA_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_CONFIG_DATA_CONFIG_DATA_FWIDTH 8
    volatile u_int8_t cpld_to_cpu_uart0_tx_data;		/* 0xc */
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_TX_DATA_DATA_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_TX_DATA_DATA_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_TX_DATA_DATA_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_TX_DATA_DATA_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_TX_DATA_DATA_FWIDTH 8
    volatile u_int8_t cpld_to_cpu_uart0_rx_data;		/* 0xd */
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_RX_DATA_DATA_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_RX_DATA_DATA_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_RX_DATA_DATA_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_RX_DATA_DATA_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_RX_DATA_DATA_FWIDTH 8
    volatile u_int8_t cpld_to_cpu_uart0_control;		/* 0xe */
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_TX_BRK_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_TX_BRK_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_TX_BRK_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_TX_BRK_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_TX_BRK_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_GO_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_GO_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_GO_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_GO_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_CPU_UART0_CONTROL_UART0_GO_FWIDTH 1
    volatile u_int8_t cpld_to_poe_board_uart1_tx_data;		/* 0xf */
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_TX_DATA_DATA_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_TX_DATA_DATA_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_TX_DATA_DATA_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_TX_DATA_DATA_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_TX_DATA_DATA_FWIDTH 8
    volatile u_int8_t cpld_to_poe_board_uart1_rx_data;		/* 0x10 */
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_RX_DATA_DATA_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_RX_DATA_DATA_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_RX_DATA_DATA_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_RX_DATA_DATA_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_RX_DATA_DATA_FWIDTH 8
    volatile u_int8_t cpld_to_poe_board_uart1_control;		/* 0x11 */
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_CONTROL_UART1_TX_BRK_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_CONTROL_UART1_TX_BRK_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_CONTROL_UART1_TX_BRK_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_CONTROL_UART1_TX_BRK_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_CONTROL_UART1_TX_BRK_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_CONTROL_UART1_GO_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_CONTROL_UART1_GO_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_CONTROL_UART1_GO_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_CONTROL_UART1_GO_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_CPLD_TO_POE_BOARD_UART1_CONTROL_UART1_GO_FWIDTH 1
    volatile u_int8_t sfp_control;		/* 0x12 */
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_DS31400_SRCSW_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_DS31400_SRCSW_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_DS31400_SRCSW_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_DS31400_SRCSW_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_DS31400_SRCSW_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_DS26503_THZE_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_DS26503_THZE_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_DS26503_THZE_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_DS26503_THZE_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_DS26503_THZE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_TX_DISABLE_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000030) | ((CUR) & ~0x00000030))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_TX_DISABLE_GET(CUR) (((CUR) >> 4) & 0x00000003)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_TX_DISABLE_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_TX_DISABLE_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_TX_DISABLE_FWIDTH 2
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_PLUS_RS1_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x0000000c) | ((CUR) & ~0x0000000c))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_PLUS_RS1_GET(CUR) (((CUR) >> 2) & 0x00000003)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_PLUS_RS1_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_PLUS_RS1_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_PLUS_RS1_FWIDTH 2
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_PLUS_RS0_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000003) | ((CUR) & ~0x00000003))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_PLUS_RS0_GET(CUR) ((CUR) & 0x00000003)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_PLUS_RS0_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_PLUS_RS0_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_CONTROL_SFP_PLUS_RS0_FWIDTH 2
    volatile u_int8_t sfp_status;		/* 0x13 */
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_WP3_SL_NOR_RESET_STAT_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_WP3_SL_NOR_RESET_STAT_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_WP3_SL_NOR_RESET_STAT_RESET_VALUE 0x00000080
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_WP3_SL_NOR_RESET_STAT_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_WP3_SL_NOR_RESET_STAT_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_WP3_SL_NOR_RESET_STAT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_RX_LOS_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_RX_LOS_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_RX_LOS_RESET_VALUE 0x00000040
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_RX_LOS_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_RX_LOS_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_RX_LOS_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_TX_FAULT_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_TX_FAULT_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_TX_FAULT_RESET_VALUE 0x00000020
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_TX_FAULT_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_TX_FAULT_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_TX_FAULT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_PRESENT_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_PRESENT_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_PRESENT_RESET_VALUE 0x00000010
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_PRESENT_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_PRESENT_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP2_PRESENT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_RSVD1_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_RSVD1_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_RSVD1_RESET_VALUE 0x00000008
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_RSVD1_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_RSVD1_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_RSVD1_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_RX_LOS_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_RX_LOS_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_RX_LOS_RESET_VALUE 0x00000004
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_RX_LOS_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_RX_LOS_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_RX_LOS_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_TX_FAULT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_TX_FAULT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_TX_FAULT_RESET_VALUE 0x00000002
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_TX_FAULT_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_TX_FAULT_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_TX_FAULT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_PRESENT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_PRESENT_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_PRESENT_RESET_VALUE 0x00000001
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_PRESENT_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_PRESENT_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_SFP_STATUS_SFP1_PRESENT_FWIDTH 1
    volatile u_int8_t wp3_voltage_margin_ctrl;		/* 0x14 */
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V33_W_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V33_W_HIGH_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V33_W_HIGH_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V33_W_HIGH_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V33_W_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V33_W_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V33_W_LOW_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V33_W_LOW_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V33_W_LOW_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V33_W_LOW_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V18_W_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V18_W_HIGH_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V18_W_HIGH_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V18_W_HIGH_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V18_W_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V18_W_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V18_W_LOW_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V18_W_LOW_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V18_W_LOW_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V18_W_LOW_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V15_W_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V15_W_HIGH_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V15_W_HIGH_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V15_W_HIGH_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V15_W_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V15_W_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V15_W_LOW_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V15_W_LOW_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V15_W_LOW_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V15_W_LOW_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V1_W_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V1_W_HIGH_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V1_W_HIGH_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V1_W_HIGH_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V1_W_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V1_W_LOW_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V1_W_LOW_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V1_W_LOW_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V1_W_LOW_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_WP3_VOLTAGE_MARGIN_CTRL_V1_W_LOW_FWIDTH 1
    volatile u_int8_t int_enable1;		/* 0x15 */
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE1_UART_0_TXDONE_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE1_UART_0_TXDONE_INT_EN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE1_UART_0_TXDONE_INT_EN_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE1_UART_0_TXDONE_INT_EN_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE1_UART_0_TXDONE_INT_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE1_UART_0_RXDATA_INT_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE1_UART_0_RXDATA_INT_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE1_UART_0_RXDATA_INT_EN_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE1_UART_0_RXDATA_INT_EN_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE1_UART_0_RXDATA_INT_EN_FWIDTH 1
    volatile u_int8_t int_enable2;		/* 0x16 */
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE2_UART_1_TXDONE_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE2_UART_1_TXDONE_INT_EN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE2_UART_1_TXDONE_INT_EN_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE2_UART_1_TXDONE_INT_EN_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE2_UART_1_TXDONE_INT_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE2_UART_1_RXDATA_INT_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE2_UART_1_RXDATA_INT_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE2_UART_1_RXDATA_INT_EN_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE2_UART_1_RXDATA_INT_EN_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE2_UART_1_RXDATA_INT_EN_FWIDTH 1
    volatile u_int8_t int_enable3;		/* 0x17 */
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_WP3_SL_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_WP3_SL_INT_EN_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_WP3_SL_INT_EN_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_WP3_SL_INT_EN_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_WP3_SL_INT_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_IDT82P2288_1_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_IDT82P2288_1_INT_EN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_IDT82P2288_1_INT_EN_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_IDT82P2288_1_INT_EN_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_IDT82P2288_1_INT_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_IDT82P2288_0_INT_EN_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_IDT82P2288_0_INT_EN_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_IDT82P2288_0_INT_EN_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_IDT82P2288_0_INT_EN_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE3_IDT82P2288_0_INT_EN_FWIDTH 1
    volatile u_int8_t int_enable4;		/* 0x18 */
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM54640E_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM54640E_INT_EN_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM54640E_INT_EN_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM54640E_INT_EN_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM54640E_INT_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM54880E_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM54880E_INT_EN_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM54880E_INT_EN_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM54880E_INT_EN_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM54880E_INT_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM84728_2_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM84728_2_INT_EN_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM84728_2_INT_EN_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM84728_2_INT_EN_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM84728_2_INT_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM84728_1_INT_EN_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM84728_1_INT_EN_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM84728_1_INT_EN_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM84728_1_INT_EN_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_BCM84728_1_INT_EN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_COP_DEBUG_INT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_COP_DEBUG_INT_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_COP_DEBUG_INT_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_COP_DEBUG_INT_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_ENABLE4_COP_DEBUG_INT_FWIDTH 1
    volatile u_int8_t int_status1;		/* 0x19 */
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_RSVD_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_RSVD_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_RSVD_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_RSVD_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_RSVD_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_BREAK_DET_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_BREAK_DET_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_BREAK_DET_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_BREAK_DET_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_BREAK_DET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_FRAMING_ERR_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_FRAMING_ERR_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_FRAMING_ERR_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_FRAMING_ERR_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_FRAMING_ERR_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_EMPTY_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_EMPTY_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_EMPTY_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_EMPTY_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_EMPTY_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_OVERRUN_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_OVERRUN_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_OVERRUN_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_OVERRUN_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_OVERRUN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_OVERRUN_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_OVERRUN_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_OVERRUN_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_OVERRUN_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_OVERRUN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_DONE_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_DONE_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_DONE_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_DONE_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_TX_DONE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_AVAILABLE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_AVAILABLE_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_AVAILABLE_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_AVAILABLE_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS1_UART_0_RX_AVAILABLE_FWIDTH 1
    volatile u_int8_t int_status2;		/* 0x1a */
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_RSVD_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_RSVD_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_RSVD_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_RSVD_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_RSVD_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_BREAK_DET_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_BREAK_DET_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_BREAK_DET_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_BREAK_DET_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_BREAK_DET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_FRAMING_ERR_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_FRAMING_ERR_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_FRAMING_ERR_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_FRAMING_ERR_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_FRAMING_ERR_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_EMPTY_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_EMPTY_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_EMPTY_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_EMPTY_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_EMPTY_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_OVERRUN_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_OVERRUN_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_OVERRUN_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_OVERRUN_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_OVERRUN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_OVERRUN_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_OVERRUN_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_OVERRUN_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_OVERRUN_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_OVERRUN_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_DONE_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_DONE_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_DONE_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_DONE_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_TX_DONE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_AVAILABLE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_AVAILABLE_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_AVAILABLE_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_AVAILABLE_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS2_UART_1_RX_AVAILABLE_FWIDTH 1
    volatile u_int8_t int_status3;		/* 0x1b */
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_WP3_SL_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_WP3_SL_INT_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_WP3_SL_INT_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_WP3_SL_INT_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_WP3_SL_INT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_IDT82P2288_1_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_IDT82P2288_1_INT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_IDT82P2288_1_INT_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_IDT82P2288_1_INT_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_IDT82P2288_1_INT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_IDT82P2288_0_INT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_IDT82P2288_0_INT_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_IDT82P2288_0_INT_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_IDT82P2288_0_INT_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS3_IDT82P2288_0_INT_FWIDTH 1
    volatile u_int8_t int_status4;		/* 0x1c */
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM54640E_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM54640E_INT_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM54640E_INT_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM54640E_INT_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM54640E_INT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM54880E_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM54880E_INT_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM54880E_INT_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM54880E_INT_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM54880E_INT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM84728_2_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM84728_2_INT_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM84728_2_INT_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM84728_2_INT_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM84728_2_INT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM84728_1_INT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM84728_1_INT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM84728_1_INT_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM84728_1_INT_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_BCM84728_1_INT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_COP_FPGA_INT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_COP_FPGA_INT_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_COP_FPGA_INT_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_COP_FPGA_INT_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_INT_STATUS4_COP_FPGA_INT_FWIDTH 1
    volatile u_int8_t reset_cntrl1;		/* 0x1d */
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_BITS_DS26503_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_BITS_DS26503_RESET_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_BITS_DS26503_RESET_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_BITS_DS26503_RESET_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_BITS_DS26503_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_DPLL_DS31400_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_DPLL_DS31400_RESET_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_DPLL_DS31400_RESET_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_DPLL_DS31400_RESET_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_DPLL_DS31400_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_COPROCESSOR_FPGA_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_COPROCESSOR_FPGA_RESET_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_COPROCESSOR_FPGA_RESET_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_COPROCESSOR_FPGA_RESET_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_COPROCESSOR_FPGA_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_TOP_BCM53903_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_TOP_BCM53903_RESET_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_TOP_BCM53903_RESET_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_TOP_BCM53903_RESET_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_TOP_BCM53903_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_SW_BCM56334_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_SW_BCM56334_RESET_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_SW_BCM56334_RESET_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_SW_BCM56334_RESET_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_SW_BCM56334_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM84728_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM84728_RESET_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM84728_RESET_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM84728_RESET_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM84728_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM54640E_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM54640E_RESET_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM54640E_RESET_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM54640E_RESET_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM54640E_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM54880E_RESET_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM54880E_RESET_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM54880E_RESET_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM54880E_RESET_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL1_PHY_BCM54880E_RESET_FWIDTH 1
    volatile u_int8_t reset_cntrl2;		/* 0x1e */
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_PCIESW_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_PCIESW_RESET_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_PCIESW_RESET_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_PCIESW_RESET_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_PCIESW_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_I2C_SW_2_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_I2C_SW_2_RESET_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_I2C_SW_2_RESET_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_I2C_SW_2_RESET_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_I2C_SW_2_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_IDT82P2288_1_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_IDT82P2288_1_RESET_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_IDT82P2288_1_RESET_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_IDT82P2288_1_RESET_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_IDT82P2288_1_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_IDT82P2288_0_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_IDT82P2288_0_RESET_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_IDT82P2288_0_RESET_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_IDT82P2288_0_RESET_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_IDT82P2288_0_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_POE_BCM59103_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_POE_BCM59103_RESET_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_POE_BCM59103_RESET_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_POE_BCM59103_RESET_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_POE_BCM59103_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_WP3_SL_ALL_RESET_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_WP3_SL_ALL_RESET_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_WP3_SL_ALL_RESET_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_WP3_SL_ALL_RESET_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_WP3_SL_ALL_RESET_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_WP3_SL_NOR_RESET_OUT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_WP3_SL_NOR_RESET_OUT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_WP3_SL_NOR_RESET_OUT_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_WP3_SL_NOR_RESET_OUT_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_WP3_SL_NOR_RESET_OUT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_POE_DISABLE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_POE_DISABLE_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_POE_DISABLE_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_POE_DISABLE_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_RESET_CNTRL2_POE_DISABLE_FWIDTH 1
    volatile u_int8_t module_status;		/* 0x1f */
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_POE_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_POE_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_POE_RESET_VALUE 0x00000080
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_POE_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_POE_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_POE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_WP3SL_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_WP3SL_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_WP3SL_RESET_VALUE 0x00000040
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_WP3SL_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_WP3SL_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POR_GD_WP3SL_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_DS31400_LOCK_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_DS31400_LOCK_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_DS31400_LOCK_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_DS31400_LOCK_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_DS31400_LOCK_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_DS31400_SRFAIL_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_DS31400_SRFAIL_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_DS31400_SRFAIL_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_DS31400_SRFAIL_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_DS31400_SRFAIL_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_PWR_TYPE_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_PWR_TYPE_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_PWR_TYPE_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_PWR_TYPE_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_PWR_TYPE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_PWR_PG_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_PWR_PG_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_PWR_PG_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_PWR_PG_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_PWR_PG_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_WP3_MODULE_PRESENT_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_WP3_MODULE_PRESENT_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_WP3_MODULE_PRESENT_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_WP3_MODULE_PRESENT_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_WP3_MODULE_PRESENT_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POE_MODULE_PRESENT_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POE_MODULE_PRESENT_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POE_MODULE_PRESENT_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POE_MODULE_PRESENT_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_MODULE_STATUS_POE_MODULE_PRESENT_FWIDTH 1
    volatile u_int8_t clkmux_ctrl;		/* 0x20 */
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_PRIMARY_T1E1_CLKMUX_SEL_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x000000c0) | ((CUR) & ~0x000000c0))
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_PRIMARY_T1E1_CLKMUX_SEL_GET(CUR) (((CUR) >> 6) & 0x00000003)
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_PRIMARY_T1E1_CLKMUX_SEL_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_PRIMARY_T1E1_CLKMUX_SEL_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_PRIMARY_T1E1_CLKMUX_SEL_FWIDTH 2
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_SECONDARY_T1E1_CLKMUX_SEL_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000030) | ((CUR) & ~0x00000030))
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_SECONDARY_T1E1_CLKMUX_SEL_GET(CUR) (((CUR) >> 4) & 0x00000003)
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_SECONDARY_T1E1_CLKMUX_SEL_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_SECONDARY_T1E1_CLKMUX_SEL_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_SECONDARY_T1E1_CLKMUX_SEL_FWIDTH 2
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_PRIMARY_1588_CLKMUX_SEL_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x0000000c) | ((CUR) & ~0x0000000c))
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_PRIMARY_1588_CLKMUX_SEL_GET(CUR) (((CUR) >> 2) & 0x00000003)
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_PRIMARY_1588_CLKMUX_SEL_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_PRIMARY_1588_CLKMUX_SEL_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_PRIMARY_1588_CLKMUX_SEL_FWIDTH 2
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_SECONDARY_1588_CLKMUX_SEL_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000003) | ((CUR) & ~0x00000003))
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_SECONDARY_1588_CLKMUX_SEL_GET(CUR) ((CUR) & 0x00000003)
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_SECONDARY_1588_CLKMUX_SEL_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_SECONDARY_1588_CLKMUX_SEL_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_CLKMUX_CTRL_SECONDARY_1588_CLKMUX_SEL_FWIDTH 2
    volatile u_int8_t port_led_rj45_cntrl1;		/* 0x21 */
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT2_RJ45_POE_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 7) & 0x00000080) | ((CUR) & ~0x00000080))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT2_RJ45_POE_MODE_GET(CUR) (((CUR) >> 7) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT2_RJ45_POE_MODE_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT2_RJ45_POE_MODE_LSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT2_RJ45_POE_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT1_RJ45_POE_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 6) & 0x00000040) | ((CUR) & ~0x00000040))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT1_RJ45_POE_MODE_GET(CUR) (((CUR) >> 6) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT1_RJ45_POE_MODE_MSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT1_RJ45_POE_MODE_LSB 6
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT1_RJ45_POE_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT6_RJ45_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 5) & 0x00000020) | ((CUR) & ~0x00000020))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT6_RJ45_MODE_GET(CUR) (((CUR) >> 5) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT6_RJ45_MODE_MSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT6_RJ45_MODE_LSB 5
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT6_RJ45_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT5_RJ45_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT5_RJ45_MODE_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT5_RJ45_MODE_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT5_RJ45_MODE_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT5_RJ45_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT4_RJ45_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT4_RJ45_MODE_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT4_RJ45_MODE_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT4_RJ45_MODE_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT4_RJ45_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT3_RJ45_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT3_RJ45_MODE_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT3_RJ45_MODE_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT3_RJ45_MODE_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT3_RJ45_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT2_RJ45_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT2_RJ45_MODE_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT2_RJ45_MODE_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT2_RJ45_MODE_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT2_RJ45_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT1_RJ45_MODE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT1_RJ45_MODE_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT1_RJ45_MODE_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT1_RJ45_MODE_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_LED_RJ45_CNTRL1_PORT1_RJ45_MODE_FWIDTH 1
    volatile u_int8_t port_sfp_led_cntrl1;		/* 0x22 */
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT2_LED_SFPP_10GE_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT2_LED_SFPP_10GE_MODE_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT2_LED_SFPP_10GE_MODE_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT2_LED_SFPP_10GE_MODE_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT2_LED_SFPP_10GE_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT1_LED_SFPP_10GE_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT1_LED_SFPP_10GE_MODE_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT1_LED_SFPP_10GE_MODE_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT1_LED_SFPP_10GE_MODE_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT1_LED_SFPP_10GE_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT2_LED_SFP_GE_MODE_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT2_LED_SFP_GE_MODE_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT2_LED_SFP_GE_MODE_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT2_LED_SFP_GE_MODE_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT2_LED_SFP_GE_MODE_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT1_LED_SFP_GE_MODE_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT1_LED_SFP_GE_MODE_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT1_LED_SFP_GE_MODE_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT1_LED_SFP_GE_MODE_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_PORT_SFP_LED_CNTRL1_PORT1_LED_SFP_GE_MODE_FWIDTH 1
    volatile u_int8_t scratch_1;		/* 0x23 */
        #define   FORTIUS_GPLUS_PFE_REGS_SCRATCH_1_SCRATCH_SET(CUR, NEWVAL) (((NEWVAL) & 0x000000ff) | ((CUR) & ~0x000000ff))
        #define   FORTIUS_GPLUS_PFE_REGS_SCRATCH_1_SCRATCH_GET(CUR) ((CUR) & 0x000000ff)
        #define   FORTIUS_GPLUS_PFE_REGS_SCRATCH_1_SCRATCH_MSB 7
        #define   FORTIUS_GPLUS_PFE_REGS_SCRATCH_1_SCRATCH_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_SCRATCH_1_SCRATCH_FWIDTH 8
    volatile u_int8_t fpga_1588_control;		/* 0x24 */
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_STRB_SET(CUR, NEWVAL) ((((NEWVAL) << 4) & 0x00000010) | ((CUR) & ~0x00000010))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_STRB_GET(CUR) (((CUR) >> 4) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_STRB_MSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_STRB_LSB 4
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_STRB_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_V123_1588_HIGH_SET(CUR, NEWVAL) ((((NEWVAL) << 3) & 0x00000008) | ((CUR) & ~0x00000008))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_V123_1588_HIGH_GET(CUR) (((CUR) >> 3) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_V123_1588_HIGH_MSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_V123_1588_HIGH_LSB 3
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_V123_1588_HIGH_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_V123_1588_LOW_SET(CUR, NEWVAL) ((((NEWVAL) << 2) & 0x00000004) | ((CUR) & ~0x00000004))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_V123_1588_LOW_GET(CUR) (((CUR) >> 2) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_V123_1588_LOW_MSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_V123_1588_LOW_LSB 2
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_V123_1588_LOW_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_RST_1_SET(CUR, NEWVAL) ((((NEWVAL) << 1) & 0x00000002) | ((CUR) & ~0x00000002))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_RST_1_GET(CUR) (((CUR) >> 1) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_RST_1_MSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_RST_1_LSB 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_RST_1_FWIDTH 1
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_RST_0_SET(CUR, NEWVAL) (((NEWVAL) & 0x00000001) | ((CUR) & ~0x00000001))
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_RST_0_GET(CUR) ((CUR) & 0x00000001)
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_RST_0_MSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_RST_0_LSB 0
        #define   FORTIUS_GPLUS_PFE_REGS_FPGA_1588_CONTROL_FPGA_1588_RST_0_FWIDTH 1

    volatile u_int8_t combo_port_sel;                /* 0x25 */
    volatile u_int8_t rec_clkmux_ctrl;               /* 0x26 */
    volatile u_int8_t power_fail_alarm;              /* 0x27 */
    unsigned char    FILLER_0x28[0x58];
} fortius_gplus_pfe_regs;

typedef struct fortius_gplus_syspld {
    fortius_gplus_re_regs re;		/* 0x0 */
    fortius_gplus_pfe_regs pfe;		/* 0x80 */
} fortius_gplus_syspld;


#endif /* __FORTIUS_SYSPLD_STRUCT_H__ */
