

================================================================
== Vitis HLS Report for 'dfm'
================================================================
* Date:           Tue Sep  2 16:52:28 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181  |dfm_Pipeline_VITIS_LOOP_114_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_1   |        ?|        ?|         ?|          -|          -|     4|        no|
        | + VITIS_LOOP_121_3  |        ?|        ?|         2|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 17 18 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 18 
18 --> 19 20 
19 --> 20 18 
20 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Dlen_0 = alloca i32 1"   --->   Operation 22 'alloca' 'Dlen_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 23 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 24 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%K_cast1 = zext i30 %K_read"   --->   Operation 25 'zext' 'K_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_14, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_37, void @empty_27, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln111 = store i32 0, i32 %Dlen_0" [src/spmm_device_fpga.cpp:111]   --->   Operation 28 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 0, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 29 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body" [src/spmm_device_fpga.cpp:111]   --->   Operation 30 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_15 = load i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 31 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.49ns)   --->   "%icmp_ln111 = icmp_eq  i3 %i_15, i3 4" [src/spmm_device_fpga.cpp:111]   --->   Operation 32 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.57ns)   --->   "%add_ln111 = add i3 %i_15, i3 1" [src/spmm_device_fpga.cpp:111]   --->   Operation 34 'add' 'add_ln111' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.body.split, void %for.end40" [src/spmm_device_fpga.cpp:111]   --->   Operation 35 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %i_15" [src/spmm_device_fpga.cpp:111]   --->   Operation 36 'zext' 'zext_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tile_ref_addr = getelementptr i1 %tile_ref, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:113]   --->   Operation 37 'getelementptr' 'tile_ref_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.63ns)   --->   "%tile_ref_load = load i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:113]   --->   Operation 38 'load' 'tile_ref_load' <Predicate = (!icmp_ln111)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%Dlen_0_load = load i32 %Dlen_0" [src/spmm_device_fpga.cpp:111]   --->   Operation 40 'load' 'Dlen_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i32 %Dlen_0_load" [src/spmm_device_fpga.cpp:111]   --->   Operation 41 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28" [src/spmm_device_fpga.cpp:112]   --->   Operation 42 'specpipeline' 'specpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/spmm_device_fpga.cpp:111]   --->   Operation 43 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (0.63ns)   --->   "%tile_ref_load = load i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:113]   --->   Operation 44 'load' 'tile_ref_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:111]   --->   Operation 45 'getelementptr' 'tile_y_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %tile_ref_load, void %VITIS_LOOP_114_2, void %VITIS_LOOP_121_3" [src/spmm_device_fpga.cpp:113]   --->   Operation 46 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 47 'load' 'tile_y_load' <Predicate = (!tile_ref_load)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_addr12 = getelementptr i16 %tile_to_dbuf_begin, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:118]   --->   Operation 48 'getelementptr' 'tile_to_dbuf_begin_addr12' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.68ns)   --->   "%store_ln118 = store i16 %trunc_ln111, i2 %tile_to_dbuf_begin_addr12" [src/spmm_device_fpga.cpp:118]   --->   Operation 49 'store' 'store_ln118' <Predicate = (!tile_ref_load)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 50 [1/1] (0.88ns)   --->   "%add_ln119 = add i32 %Dlen_0_load, i32 %K_cast1" [src/spmm_device_fpga.cpp:119]   --->   Operation 50 'add' 'add_ln119' <Predicate = (!tile_ref_load)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln120 = store i32 %add_ln119, i32 %Dlen_0" [src/spmm_device_fpga.cpp:120]   --->   Operation 51 'store' 'store_ln120' <Predicate = (!tile_ref_load)> <Delay = 0.38>
ST_3 : Operation 52 [1/1] (0.49ns)   --->   "%icmp_ln121 = icmp_eq  i3 %i_15, i3 0" [src/spmm_device_fpga.cpp:121]   --->   Operation 52 'icmp' 'icmp_ln121' <Predicate = (tile_ref_load)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %for.body20.lr.ph, void %for.cond.cleanup19" [src/spmm_device_fpga.cpp:121]   --->   Operation 53 'br' 'br_ln121' <Predicate = (tile_ref_load)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.69ns)   --->   "%tile_y_load_1 = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 54 'load' 'tile_y_load_1' <Predicate = (tile_ref_load & !icmp_ln121)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 55 [1/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 55 'load' 'tile_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 56 [2/2] (2.29ns)   --->   "%mul = mul i32 %tile_y_load, i32 %K_cast1" [src/spmm_device_fpga.cpp:111]   --->   Operation 56 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 57 [1/2] (2.29ns)   --->   "%mul = mul i32 %tile_y_load, i32 %K_cast1" [src/spmm_device_fpga.cpp:111]   --->   Operation 57 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.14>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul, i2 0" [src/spmm_device_fpga.cpp:114]   --->   Operation 58 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i34 %shl_ln" [src/spmm_device_fpga.cpp:114]   --->   Operation 59 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.14ns)   --->   "%add_ln114 = add i64 %zext_ln114, i64 %B_read" [src/spmm_device_fpga.cpp:114]   --->   Operation 60 'add' 'add_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63" [src/spmm_device_fpga.cpp:114]   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln" [src/spmm_device_fpga.cpp:114]   --->   Operation 62 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%gmem6_addr = getelementptr i32 %gmem6, i64 %sext_ln114" [src/spmm_device_fpga.cpp:114]   --->   Operation 63 'getelementptr' 'gmem6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [7/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 64 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 65 [6/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 65 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 66 [5/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 66 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 67 [4/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 67 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 68 [3/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 68 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 69 [2/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 69 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 70 [1/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 70 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.22>
ST_15 : Operation 71 [2/2] (1.22ns)   --->   "%call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_2, i32 %gmem6, i62 %trunc_ln, i30 %K_read, i16 %trunc_ln111, i32 %Dbuf" [src/spmm_device_fpga.cpp:114]   --->   Operation 71 'call' 'call_ln114' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.38>
ST_16 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_2, i32 %gmem6, i62 %trunc_ln, i30 %K_read, i16 %trunc_ln111, i32 %Dbuf" [src/spmm_device_fpga.cpp:114]   --->   Operation 72 'call' 'call_ln114' <Predicate = (!tile_ref_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc37" [src/spmm_device_fpga.cpp:120]   --->   Operation 73 'br' 'br_ln120' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 %add_ln111, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 74 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body" [src/spmm_device_fpga.cpp:111]   --->   Operation 75 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.69>
ST_17 : Operation 76 [1/2] (0.69ns)   --->   "%tile_y_load_1 = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 76 'load' 'tile_y_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln121 = br void %for.body20" [src/spmm_device_fpga.cpp:121]   --->   Operation 77 'br' 'br_ln121' <Predicate = true> <Delay = 0.38>

State 18 <SV = 4> <Delay = 0.69>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "%j_5 = phi i2 0, void %for.body20.lr.ph, i2 %add_ln121, void %for.inc33" [src/spmm_device_fpga.cpp:121]   --->   Operation 78 'phi' 'j_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i2 %j_5" [src/spmm_device_fpga.cpp:121]   --->   Operation 79 'zext' 'zext_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i2 %j_5" [src/spmm_device_fpga.cpp:121]   --->   Operation 80 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_18 : Operation 81 [1/1] (0.49ns)   --->   "%icmp_ln121_1 = icmp_ult  i3 %zext_ln121_1, i3 %i_15" [src/spmm_device_fpga.cpp:121]   --->   Operation 81 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 82 [1/1] (0.43ns)   --->   "%add_ln121 = add i2 %j_5, i2 1" [src/spmm_device_fpga.cpp:121]   --->   Operation 82 'add' 'add_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121_1, void %for.cond.cleanup19.loopexit, void %for.body20.split" [src/spmm_device_fpga.cpp:121]   --->   Operation 83 'br' 'br_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%tile_y_addr_1 = getelementptr i32 %tile_y, i64 0, i64 %zext_ln121" [src/spmm_device_fpga.cpp:122]   --->   Operation 84 'getelementptr' 'tile_y_addr_1' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.00>
ST_18 : Operation 85 [2/2] (0.69ns)   --->   "%tile_y_load_2 = load i2 %tile_y_addr_1" [src/spmm_device_fpga.cpp:122]   --->   Operation 85 'load' 'tile_y_load_2' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.cleanup19"   --->   Operation 86 'br' 'br_ln0' <Predicate = (!icmp_ln121 & !icmp_ln121_1)> <Delay = 0.00>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.end35" [src/spmm_device_fpga.cpp:121]   --->   Operation 87 'br' 'br_ln121' <Predicate = (!icmp_ln121_1) | (icmp_ln121)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 1.55>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/spmm_device_fpga.cpp:121]   --->   Operation 88 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [1/2] (0.69ns)   --->   "%tile_y_load_2 = load i2 %tile_y_addr_1" [src/spmm_device_fpga.cpp:122]   --->   Operation 89 'load' 'tile_y_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_19 : Operation 90 [1/1] (0.85ns)   --->   "%icmp_ln122 = icmp_eq  i32 %tile_y_load_2, i32 %tile_y_load_1" [src/spmm_device_fpga.cpp:122]   --->   Operation 90 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc33, void %if.then28" [src/spmm_device_fpga.cpp:122]   --->   Operation 91 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.body20" [src/spmm_device_fpga.cpp:121]   --->   Operation 92 'br' 'br_ln121' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_addr = getelementptr i16 %tile_to_dbuf_begin, i64 0, i64 %zext_ln121" [src/spmm_device_fpga.cpp:122]   --->   Operation 93 'getelementptr' 'tile_to_dbuf_begin_addr' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 94 [2/2] (0.68ns)   --->   "%tile_to_dbuf_begin_load = load i2 %tile_to_dbuf_begin_addr" [src/spmm_device_fpga.cpp:122]   --->   Operation 94 'load' 'tile_to_dbuf_begin_load' <Predicate = (icmp_ln122)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 20 <SV = 6> <Delay = 1.36>
ST_20 : Operation 95 [1/2] (0.68ns)   --->   "%tile_to_dbuf_begin_load = load i2 %tile_to_dbuf_begin_addr" [src/spmm_device_fpga.cpp:122]   --->   Operation 95 'load' 'tile_to_dbuf_begin_load' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_addr_5 = getelementptr i16 %tile_to_dbuf_begin, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:122]   --->   Operation 96 'getelementptr' 'tile_to_dbuf_begin_addr_5' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 %tile_to_dbuf_begin_load, i2 %tile_to_dbuf_begin_addr_5" [src/spmm_device_fpga.cpp:122]   --->   Operation 97 'store' 'store_ln122' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.end35" [src/spmm_device_fpga.cpp:122]   --->   Operation 98 'br' 'br_ln122' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37"   --->   Operation 99 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tile_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ tile_ref]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ gmem6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tile_to_dbuf_begin]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca           ) [ 011111111111111111111]
Dlen_0                    (alloca           ) [ 011111111111111111111]
K_read                    (read             ) [ 001111111111111111111]
B_read                    (read             ) [ 001111111111111111111]
K_cast1                   (zext             ) [ 001111111111111111111]
specmemcore_ln0           (specmemcore      ) [ 000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000]
store_ln111               (store            ) [ 000000000000000000000]
store_ln111               (store            ) [ 000000000000000000000]
br_ln111                  (br               ) [ 000000000000000000000]
i_15                      (load             ) [ 000100000000000001110]
icmp_ln111                (icmp             ) [ 001111111111111111111]
empty                     (speclooptripcount) [ 000000000000000000000]
add_ln111                 (add              ) [ 000111111111111111111]
br_ln111                  (br               ) [ 000000000000000000000]
zext_ln111                (zext             ) [ 000100000000000001111]
tile_ref_addr             (getelementptr    ) [ 000100000000000000000]
ret_ln0                   (ret              ) [ 000000000000000000000]
Dlen_0_load               (load             ) [ 000000000000000000000]
trunc_ln111               (trunc            ) [ 000011111111111111111]
specpipeline_ln112        (specpipeline     ) [ 000000000000000000000]
specloopname_ln111        (specloopname     ) [ 000000000000000000000]
tile_ref_load             (load             ) [ 001111111111111111111]
tile_y_addr               (getelementptr    ) [ 000010000000000001000]
br_ln113                  (br               ) [ 000000000000000000000]
tile_to_dbuf_begin_addr12 (getelementptr    ) [ 000000000000000000000]
store_ln118               (store            ) [ 000000000000000000000]
add_ln119                 (add              ) [ 000000000000000000000]
store_ln120               (store            ) [ 000000000000000000000]
icmp_ln121                (icmp             ) [ 001111111111111111111]
br_ln121                  (br               ) [ 000000000000000000000]
tile_y_load               (load             ) [ 000001100000000000000]
mul                       (mul              ) [ 000000010000000000000]
shl_ln                    (bitconcatenate   ) [ 000000000000000000000]
zext_ln114                (zext             ) [ 000000000000000000000]
add_ln114                 (add              ) [ 000000000000000000000]
trunc_ln                  (partselect       ) [ 001100001111111111111]
sext_ln114                (sext             ) [ 000000000000000000000]
gmem6_addr                (getelementptr    ) [ 000000000111111000000]
empty_51                  (readreq          ) [ 000000000000000000000]
call_ln114                (call             ) [ 000000000000000000000]
br_ln120                  (br               ) [ 000000000000000000000]
store_ln111               (store            ) [ 000000000000000000000]
br_ln111                  (br               ) [ 000000000000000000000]
tile_y_load_1             (load             ) [ 001111111111111110111]
br_ln121                  (br               ) [ 001111111111111111111]
j_5                       (phi              ) [ 000000000000000000100]
zext_ln121                (zext             ) [ 000000000000000000010]
zext_ln121_1              (zext             ) [ 000000000000000000000]
icmp_ln121_1              (icmp             ) [ 001111111111111111111]
add_ln121                 (add              ) [ 001111111111111111111]
br_ln121                  (br               ) [ 000000000000000000000]
tile_y_addr_1             (getelementptr    ) [ 000000000000000000010]
br_ln0                    (br               ) [ 000000000000000000000]
br_ln121                  (br               ) [ 000000000000000000000]
specloopname_ln121        (specloopname     ) [ 000000000000000000000]
tile_y_load_2             (load             ) [ 000000000000000000000]
icmp_ln122                (icmp             ) [ 001111111111111111111]
br_ln122                  (br               ) [ 000000000000000000000]
br_ln121                  (br               ) [ 001111111111111111111]
tile_to_dbuf_begin_addr   (getelementptr    ) [ 001111111111111111101]
tile_to_dbuf_begin_load   (load             ) [ 000000000000000000000]
tile_to_dbuf_begin_addr_5 (getelementptr    ) [ 000000000000000000000]
store_ln122               (store            ) [ 000000000000000000000]
br_ln122                  (br               ) [ 000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tile_y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_y"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tile_ref">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Dbuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dbuf"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tile_to_dbuf_begin">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_to_dbuf_begin"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dfm_Pipeline_VITIS_LOOP_114_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="Dlen_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dlen_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="K_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="30" slack="0"/>
<pin id="90" dir="0" index="1" bw="30" slack="0"/>
<pin id="91" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="B_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_readreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="30" slack="7"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_51/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tile_ref_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_ref_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_ref_load/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tile_y_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="1"/>
<pin id="123" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_y_addr/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_load/3 tile_y_load_1/3 tile_y_load_2/18 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tile_to_dbuf_begin_addr12_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="1"/>
<pin id="136" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_to_dbuf_begin_addr12/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln118/3 tile_to_dbuf_begin_load/19 store_ln122/20 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tile_y_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="2" slack="0"/>
<pin id="149" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_y_addr_1/18 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tile_to_dbuf_begin_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="2" slack="1"/>
<pin id="157" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_to_dbuf_begin_addr/19 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tile_to_dbuf_begin_addr_5_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="5"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_to_dbuf_begin_addr_5/20 "/>
</bind>
</comp>

<comp id="170" class="1005" name="j_5_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="1"/>
<pin id="172" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_5 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_5_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="2" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_5/18 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="62" slack="8"/>
<pin id="185" dir="0" index="3" bw="30" slack="14"/>
<pin id="186" dir="0" index="4" bw="16" slack="12"/>
<pin id="187" dir="0" index="5" bw="32" slack="0"/>
<pin id="188" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/15 "/>
</bind>
</comp>

<comp id="192" class="1004" name="K_cast1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="30" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="K_cast1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln111_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln111_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_15_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="1"/>
<pin id="208" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_15/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln111_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln111_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="3" slack="14"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln111_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="Dlen_0_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Dlen_0_load/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln111_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln119_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="30" slack="2"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln120_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln121_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="0" index="1" bw="30" slack="4"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="34" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="1"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln114_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="34" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln114_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="34" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="6"/>
<pin id="267" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="62" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="3" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln114_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="62" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="gmem6_addr_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="62" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem6_addr/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln111_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="14"/>
<pin id="291" dir="0" index="1" bw="3" slack="15"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/16 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln121_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/18 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln121_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_1/18 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln121_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="3"/>
<pin id="305" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_1/18 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln121_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/18 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln122_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="2"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/19 "/>
</bind>
</comp>

<comp id="318" class="1005" name="i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="325" class="1005" name="Dlen_0_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="Dlen_0 "/>
</bind>
</comp>

<comp id="332" class="1005" name="K_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="30" slack="14"/>
<pin id="334" dir="1" index="1" bw="30" slack="14"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="B_read_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="6"/>
<pin id="339" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="K_cast1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2"/>
<pin id="344" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="K_cast1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_15_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="3"/>
<pin id="351" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="357" class="1005" name="add_ln111_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="14"/>
<pin id="359" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="362" class="1005" name="zext_ln111_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln111 "/>
</bind>
</comp>

<comp id="369" class="1005" name="tile_ref_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="1"/>
<pin id="371" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_ref_addr "/>
</bind>
</comp>

<comp id="374" class="1005" name="trunc_ln111_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="12"/>
<pin id="376" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln111 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tile_ref_load_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="13"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tile_ref_load "/>
</bind>
</comp>

<comp id="383" class="1005" name="tile_y_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="1"/>
<pin id="385" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="icmp_ln121_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="2"/>
<pin id="390" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tile_y_load_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_load "/>
</bind>
</comp>

<comp id="397" class="1005" name="mul_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="402" class="1005" name="trunc_ln_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="62" slack="1"/>
<pin id="404" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="408" class="1005" name="gmem6_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem6_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="tile_y_load_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="2"/>
<pin id="415" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tile_y_load_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="zext_ln121_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln121 "/>
</bind>
</comp>

<comp id="423" class="1005" name="icmp_ln121_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="2"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln121_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="add_ln121_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tile_y_addr_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="1"/>
<pin id="434" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_addr_1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tile_to_dbuf_begin_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="1"/>
<pin id="442" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="72" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="139" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="74" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="181" pin=5"/></net>

<net id="195"><net_src comp="88" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="206" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="238"><net_src comp="226" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="258"><net_src comp="62" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="66" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="264" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="70" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="286"><net_src comp="6" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="296"><net_src comp="174" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="301"><net_src comp="174" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="174" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="76" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="126" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="80" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="328"><net_src comp="84" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="335"><net_src comp="88" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="340"><net_src comp="94" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="345"><net_src comp="192" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="352"><net_src comp="206" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="360"><net_src comp="215" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="365"><net_src comp="221" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="372"><net_src comp="106" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="377"><net_src comp="229" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="382"><net_src comp="113" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="119" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="391"><net_src comp="244" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="126" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="400"><net_src comp="249" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="405"><net_src comp="269" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="411"><net_src comp="282" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="416"><net_src comp="126" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="421"><net_src comp="293" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="426"><net_src comp="302" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="307" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="435"><net_src comp="145" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="443"><net_src comp="153" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Dbuf | {15 16 }
	Port: tile_to_dbuf_begin | {3 20 }
 - Input state : 
	Port: dfm : tile_y | {3 4 17 18 19 }
	Port: dfm : tile_ref | {2 3 }
	Port: dfm : gmem6 | {8 9 10 11 12 13 14 15 16 }
	Port: dfm : B | {1 }
	Port: dfm : K | {1 }
	Port: dfm : tile_to_dbuf_begin | {19 20 }
  - Chain level:
	State 1
		store_ln111 : 1
		store_ln111 : 1
	State 2
		icmp_ln111 : 1
		add_ln111 : 1
		br_ln111 : 2
		zext_ln111 : 1
		tile_ref_addr : 2
		tile_ref_load : 3
	State 3
		trunc_ln111 : 1
		br_ln113 : 1
		tile_y_load : 1
		store_ln118 : 2
		add_ln119 : 1
		store_ln120 : 2
		br_ln121 : 1
		tile_y_load_1 : 1
	State 4
	State 5
	State 6
	State 7
		zext_ln114 : 1
		add_ln114 : 2
		trunc_ln : 3
	State 8
		gmem6_addr : 1
		empty_51 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		zext_ln121 : 1
		zext_ln121_1 : 1
		icmp_ln121_1 : 2
		add_ln121 : 1
		br_ln121 : 3
		tile_y_addr_1 : 2
		tile_y_load_2 : 3
	State 19
		icmp_ln122 : 1
		br_ln122 : 2
		tile_to_dbuf_begin_load : 1
	State 20
		store_ln122 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   call   | grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181 |    0    |   143   |    79   |
|----------|------------------------------------------|---------|---------|---------|
|    mul   |                grp_fu_249                |    3    |   165   |    49   |
|----------|------------------------------------------|---------|---------|---------|
|          |             add_ln111_fu_215             |    0    |    0    |    10   |
|    add   |             add_ln119_fu_234             |    0    |    0    |    39   |
|          |             add_ln114_fu_264             |    0    |    0    |    71   |
|          |             add_ln121_fu_307             |    0    |    0    |    9    |
|----------|------------------------------------------|---------|---------|---------|
|          |             icmp_ln111_fu_209            |    0    |    0    |    8    |
|   icmp   |             icmp_ln121_fu_244            |    0    |    0    |    8    |
|          |            icmp_ln121_1_fu_302           |    0    |    0    |    8    |
|          |             icmp_ln122_fu_313            |    0    |    0    |    20   |
|----------|------------------------------------------|---------|---------|---------|
|   read   |             K_read_read_fu_88            |    0    |    0    |    0    |
|          |             B_read_read_fu_94            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|  readreq |            grp_readreq_fu_100            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |              K_cast1_fu_192              |    0    |    0    |    0    |
|          |             zext_ln111_fu_221            |    0    |    0    |    0    |
|   zext   |             zext_ln114_fu_260            |    0    |    0    |    0    |
|          |             zext_ln121_fu_293            |    0    |    0    |    0    |
|          |            zext_ln121_1_fu_298           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln111_fu_229            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|bitconcatenate|               shl_ln_fu_253              |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|partselect|              trunc_ln_fu_269             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   sext   |             sext_ln114_fu_279            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    3    |   308   |   301   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|         B_read_reg_337        |   64   |
|         Dlen_0_reg_325        |   32   |
|        K_cast1_reg_342        |   32   |
|         K_read_reg_332        |   30   |
|       add_ln111_reg_357       |    3   |
|       add_ln121_reg_427       |    2   |
|       gmem6_addr_reg_408      |   32   |
|          i_15_reg_349         |    3   |
|           i_reg_318           |    3   |
|      icmp_ln121_1_reg_423     |    1   |
|       icmp_ln121_reg_388      |    1   |
|          j_5_reg_170          |    2   |
|          mul_reg_397          |   32   |
|     tile_ref_addr_reg_369     |    2   |
|     tile_ref_load_reg_379     |    1   |
|tile_to_dbuf_begin_addr_reg_440|    2   |
|     tile_y_addr_1_reg_432     |    2   |
|      tile_y_addr_reg_383      |    2   |
|     tile_y_load_1_reg_413     |   32   |
|      tile_y_load_reg_392      |   32   |
|      trunc_ln111_reg_374      |   16   |
|        trunc_ln_reg_402       |   62   |
|       zext_ln111_reg_362      |   64   |
|       zext_ln121_reg_418      |   64   |
+-------------------------------+--------+
|             Total             |   516  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_100 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_113 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_126 |  p0  |   4  |   2  |    8   ||    20   |
|  grp_access_fu_139 |  p0  |   4  |   2  |    8   ||    20   |
|  grp_access_fu_139 |  p1  |   2  |  16  |   32   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   116  || 2.06643 ||    67   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   308  |   301  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   67   |
|  Register |    -   |    -   |   516  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   824  |   368  |
+-----------+--------+--------+--------+--------+
