// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic_circ_apfixed_10_3_0_s (
        ap_clk,
        ap_rst,
        z_V_read,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [8:0] z_V_read;
output  [9:0] ap_return;
input   ap_ce;

wire   [9:0] add_ln101_6_fu_406_p2;
reg   [9:0] add_ln101_6_reg_923;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_13_reg_928;
wire  signed [8:0] select_ln101_12_fu_496_p3;
reg  signed [8:0] select_ln101_12_reg_933;
wire   [8:0] select_ln101_13_fu_504_p3;
reg   [8:0] select_ln101_13_reg_939;
reg  signed [3:0] tmp_14_reg_945;
reg   [3:0] tmp_15_reg_951;
wire   [9:0] select_ln101_18_fu_727_p3;
reg   [9:0] select_ln101_18_reg_956;
reg   [1:0] tmp_22_reg_962;
wire   [0:0] tmp_24_fu_767_p3;
reg   [0:0] tmp_24_reg_967;
wire   [8:0] select_ln101_21_fu_787_p3;
reg   [8:0] select_ln101_21_reg_975;
reg   [0:0] tmp_25_reg_981;
wire  signed [8:0] z_V_read_cast_fu_98_p0;
wire    ap_block_pp0_stage0;
wire  signed [8:0] tmp_fu_102_p1;
wire   [0:0] tmp_fu_102_p3;
wire   [9:0] select_ln101_1_fu_110_p3;
wire  signed [9:0] z_V_read_cast_fu_98_p1;
wire   [9:0] add_ln101_fu_118_p2;
wire   [0:0] tmp_2_fu_164_p3;
wire   [9:0] add_ln101_1_fu_180_p2;
wire   [9:0] select_ln101_2_fu_172_p3;
wire   [0:0] tmp_1_fu_124_p3;
wire   [7:0] select_ln203_1_fu_140_p3;
wire   [7:0] select_ln203_3_fu_156_p3;
wire  signed [7:0] select_ln101_3_fu_192_p3;
wire   [6:0] select_ln203_fu_132_p3;
wire   [6:0] select_ln203_2_fu_148_p3;
wire   [6:0] select_ln101_4_fu_204_p3;
wire   [4:0] lshr_ln_fu_216_p4;
wire   [5:0] tmp_3_fu_230_p4;
wire   [9:0] add_ln101_2_fu_186_p2;
wire   [7:0] zext_ln1333_2_fu_212_p1;
wire  signed [7:0] sext_ln101_1_fu_240_p1;
wire  signed [8:0] sext_ln101_fu_200_p1;
wire   [8:0] zext_ln1333_fu_226_p1;
wire   [0:0] tmp_5_fu_276_p3;
wire   [9:0] add_ln101_3_fu_292_p2;
wire   [9:0] select_ln101_5_fu_284_p3;
wire   [0:0] tmp_4_fu_244_p3;
wire   [8:0] sub_ln203_fu_258_p2;
wire   [8:0] add_ln203_1_fu_270_p2;
wire   [7:0] add_ln203_fu_252_p2;
wire   [7:0] sub_ln203_1_fu_264_p2;
wire   [7:0] select_ln101_7_fu_312_p3;
wire   [4:0] tmp_6_fu_324_p4;
wire   [8:0] select_ln101_6_fu_304_p3;
wire   [5:0] tmp_7_fu_338_p4;
wire   [9:0] add_ln101_4_fu_298_p2;
wire   [8:0] zext_ln101_fu_320_p1;
wire  signed [8:0] sext_ln101_3_fu_348_p1;
wire   [8:0] zext_ln1333_1_fu_334_p1;
wire   [0:0] tmp_9_fu_384_p3;
wire   [9:0] add_ln101_5_fu_400_p2;
wire   [9:0] select_ln101_8_fu_392_p3;
wire   [0:0] tmp_8_fu_352_p3;
wire   [8:0] sub_ln203_2_fu_366_p2;
wire   [8:0] add_ln203_3_fu_378_p2;
wire   [8:0] add_ln203_2_fu_360_p2;
wire   [8:0] sub_ln203_3_fu_372_p2;
wire   [8:0] select_ln101_10_fu_420_p3;
wire   [4:0] tmp_10_fu_428_p4;
wire   [8:0] select_ln101_9_fu_412_p3;
wire   [4:0] tmp_11_fu_442_p4;
wire  signed [8:0] sext_ln101_4_fu_452_p1;
wire  signed [8:0] sext_ln1333_fu_438_p1;
wire   [0:0] tmp_12_fu_456_p3;
wire   [8:0] sub_ln203_4_fu_470_p2;
wire   [8:0] add_ln203_9_fu_482_p2;
wire   [8:0] add_ln203_4_fu_464_p2;
wire   [8:0] sub_ln203_10_fu_476_p2;
wire   [9:0] add_ln101_7_fu_539_p2;
wire   [9:0] select_ln101_11_fu_532_p3;
wire   [9:0] add_ln101_8_fu_544_p2;
wire  signed [8:0] sext_ln101_5_fu_559_p1;
wire  signed [9:0] sext_ln101_2_fu_550_p1;
wire  signed [9:0] sext_ln1371_fu_553_p1;
wire  signed [8:0] sext_ln1333_1_fu_556_p1;
wire   [8:0] add_ln203_10_fu_586_p2;
wire   [0:0] tmp_17_fu_595_p3;
wire   [9:0] add_ln101_9_fu_611_p2;
wire   [9:0] select_ln101_14_fu_603_p3;
wire   [0:0] tmp_16_fu_562_p3;
wire   [9:0] sub_ln203_5_fu_575_p2;
wire  signed [9:0] sext_ln203_fu_591_p1;
wire   [8:0] add_ln203_5_fu_570_p2;
wire   [8:0] sub_ln203_11_fu_581_p2;
wire   [8:0] select_ln101_16_fu_631_p3;
wire   [2:0] tmp_18_fu_639_p4;
wire   [9:0] select_ln101_15_fu_623_p3;
wire   [3:0] tmp_19_fu_653_p4;
wire   [9:0] add_ln101_10_fu_617_p2;
wire  signed [8:0] sext_ln101_6_fu_663_p1;
wire  signed [9:0] sext_ln1371_1_fu_649_p1;
wire   [0:0] tmp_21_fu_699_p3;
wire   [9:0] add_ln101_11_fu_715_p2;
wire   [9:0] select_ln101_17_fu_707_p3;
wire   [0:0] tmp_20_fu_667_p3;
wire   [9:0] sub_ln203_6_fu_681_p2;
wire   [9:0] add_ln203_11_fu_693_p2;
wire   [8:0] add_ln203_6_fu_675_p2;
wire   [8:0] sub_ln203_12_fu_687_p2;
wire   [8:0] select_ln101_19_fu_735_p3;
wire   [2:0] tmp_23_fu_753_p4;
wire   [9:0] add_ln101_12_fu_721_p2;
wire  signed [8:0] sext_ln101_7_fu_763_p1;
wire   [8:0] add_ln203_7_fu_775_p2;
wire   [8:0] sub_ln203_13_fu_781_p2;
wire  signed [9:0] sext_ln1371_2_fu_803_p1;
wire   [9:0] sub_ln203_7_fu_806_p2;
wire   [9:0] add_ln203_12_fu_811_p2;
wire   [9:0] select_ln101_20_fu_816_p3;
wire   [1:0] tmp_26_fu_830_p4;
wire  signed [8:0] sext_ln203_1_fu_840_p1;
wire   [9:0] select_ln1371_fu_823_p3;
wire   [9:0] sub_ln203_8_fu_849_p2;
wire   [9:0] add_ln203_13_fu_860_p2;
wire   [8:0] add_ln203_8_fu_844_p2;
wire   [8:0] sub_ln203_14_fu_855_p2;
wire   [0:0] tmp_27_fu_873_p3;
wire   [0:0] tmp_28_fu_881_p3;
wire   [0:0] select_ln101_23_fu_889_p3;
wire   [9:0] select_ln101_22_fu_866_p3;
wire   [9:0] select_ln1371_1_fu_896_p3;
wire   [9:0] sub_ln203_9_fu_904_p2;
wire   [9:0] add_ln203_14_fu_910_p2;
reg   [8:0] z_V_read_int_reg;

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln101_6_reg_923 <= add_ln101_6_fu_406_p2;
        select_ln101_12_reg_933 <= select_ln101_12_fu_496_p3;
        select_ln101_13_reg_939 <= select_ln101_13_fu_504_p3;
        select_ln101_18_reg_956 <= select_ln101_18_fu_727_p3;
        select_ln101_21_reg_975 <= select_ln101_21_fu_787_p3;
        tmp_13_reg_928 <= add_ln101_6_fu_406_p2[32'd9];
        tmp_14_reg_945 <= {{select_ln101_13_fu_504_p3[8:5]}};
        tmp_15_reg_951 <= {{select_ln101_12_fu_496_p3[8:5]}};
        tmp_22_reg_962 <= {{select_ln101_19_fu_735_p3[8:7]}};
        tmp_24_reg_967 <= add_ln101_12_fu_721_p2[32'd9];
        tmp_25_reg_981 <= select_ln101_21_fu_787_p3[32'd8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        z_V_read_int_reg <= z_V_read;
    end
end

assign add_ln101_10_fu_617_p2 = (add_ln101_9_fu_611_p2 + select_ln101_14_fu_603_p3);

assign add_ln101_11_fu_715_p2 = ($signed(10'd1023) + $signed(add_ln101_10_fu_617_p2));

assign add_ln101_12_fu_721_p2 = (add_ln101_11_fu_715_p2 + select_ln101_17_fu_707_p3);

assign add_ln101_1_fu_180_p2 = ($signed(10'd965) + $signed(add_ln101_fu_118_p2));

assign add_ln101_2_fu_186_p2 = (add_ln101_1_fu_180_p2 + select_ln101_2_fu_172_p3);

assign add_ln101_3_fu_292_p2 = ($signed(10'd993) + $signed(add_ln101_2_fu_186_p2));

assign add_ln101_4_fu_298_p2 = (add_ln101_3_fu_292_p2 + select_ln101_5_fu_284_p3);

assign add_ln101_5_fu_400_p2 = ($signed(10'd1009) + $signed(add_ln101_4_fu_298_p2));

assign add_ln101_6_fu_406_p2 = (add_ln101_5_fu_400_p2 + select_ln101_8_fu_392_p3);

assign add_ln101_7_fu_539_p2 = ($signed(10'd1017) + $signed(add_ln101_6_reg_923));

assign add_ln101_8_fu_544_p2 = (add_ln101_7_fu_539_p2 + select_ln101_11_fu_532_p3);

assign add_ln101_9_fu_611_p2 = ($signed(10'd1021) + $signed(add_ln101_8_fu_544_p2));

assign add_ln101_fu_118_p2 = ($signed(select_ln101_1_fu_110_p3) + $signed(z_V_read_cast_fu_98_p1));

assign add_ln203_10_fu_586_p2 = ($signed(select_ln101_12_reg_933) + $signed(sext_ln1333_1_fu_556_p1));

assign add_ln203_11_fu_693_p2 = ($signed(select_ln101_15_fu_623_p3) + $signed(sext_ln1371_1_fu_649_p1));

assign add_ln203_12_fu_811_p2 = ($signed(select_ln101_18_reg_956) + $signed(sext_ln1371_2_fu_803_p1));

assign add_ln203_13_fu_860_p2 = (select_ln101_20_fu_816_p3 + select_ln1371_fu_823_p3);

assign add_ln203_14_fu_910_p2 = (select_ln101_22_fu_866_p3 + select_ln1371_1_fu_896_p3);

assign add_ln203_1_fu_270_p2 = ($signed(sext_ln101_fu_200_p1) + $signed(zext_ln1333_fu_226_p1));

assign add_ln203_2_fu_360_p2 = ($signed(zext_ln101_fu_320_p1) + $signed(sext_ln101_3_fu_348_p1));

assign add_ln203_3_fu_378_p2 = (select_ln101_6_fu_304_p3 + zext_ln1333_1_fu_334_p1);

assign add_ln203_4_fu_464_p2 = ($signed(select_ln101_10_fu_420_p3) + $signed(sext_ln101_4_fu_452_p1));

assign add_ln203_5_fu_570_p2 = ($signed(select_ln101_13_reg_939) + $signed(sext_ln101_5_fu_559_p1));

assign add_ln203_6_fu_675_p2 = ($signed(select_ln101_16_fu_631_p3) + $signed(sext_ln101_6_fu_663_p1));

assign add_ln203_7_fu_775_p2 = ($signed(select_ln101_19_fu_735_p3) + $signed(sext_ln101_7_fu_763_p1));

assign add_ln203_8_fu_844_p2 = ($signed(select_ln101_21_reg_975) + $signed(sext_ln203_1_fu_840_p1));

assign add_ln203_9_fu_482_p2 = ($signed(select_ln101_9_fu_412_p3) + $signed(sext_ln1333_fu_438_p1));

assign add_ln203_fu_252_p2 = ($signed(zext_ln1333_2_fu_212_p1) + $signed(sext_ln101_1_fu_240_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_return = ((tmp_24_reg_967[0:0] === 1'b1) ? sub_ln203_9_fu_904_p2 : add_ln203_14_fu_910_p2);

assign lshr_ln_fu_216_p4 = {{select_ln101_4_fu_204_p3[6:2]}};

assign select_ln101_10_fu_420_p3 = ((tmp_8_fu_352_p3[0:0] === 1'b1) ? add_ln203_2_fu_360_p2 : sub_ln203_3_fu_372_p2);

assign select_ln101_11_fu_532_p3 = ((tmp_13_reg_928[0:0] === 1'b1) ? 10'd14 : 10'd0);

assign select_ln101_12_fu_496_p3 = ((tmp_12_fu_456_p3[0:0] === 1'b1) ? sub_ln203_4_fu_470_p2 : add_ln203_9_fu_482_p2);

assign select_ln101_13_fu_504_p3 = ((tmp_12_fu_456_p3[0:0] === 1'b1) ? add_ln203_4_fu_464_p2 : sub_ln203_10_fu_476_p2);

assign select_ln101_14_fu_603_p3 = ((tmp_17_fu_595_p3[0:0] === 1'b1) ? 10'd6 : 10'd0);

assign select_ln101_15_fu_623_p3 = ((tmp_16_fu_562_p3[0:0] === 1'b1) ? sub_ln203_5_fu_575_p2 : sext_ln203_fu_591_p1);

assign select_ln101_16_fu_631_p3 = ((tmp_16_fu_562_p3[0:0] === 1'b1) ? add_ln203_5_fu_570_p2 : sub_ln203_11_fu_581_p2);

assign select_ln101_17_fu_707_p3 = ((tmp_21_fu_699_p3[0:0] === 1'b1) ? 10'd2 : 10'd0);

assign select_ln101_18_fu_727_p3 = ((tmp_20_fu_667_p3[0:0] === 1'b1) ? sub_ln203_6_fu_681_p2 : add_ln203_11_fu_693_p2);

assign select_ln101_19_fu_735_p3 = ((tmp_20_fu_667_p3[0:0] === 1'b1) ? add_ln203_6_fu_675_p2 : sub_ln203_12_fu_687_p2);

assign select_ln101_1_fu_110_p3 = ((tmp_fu_102_p3[0:0] === 1'b1) ? 10'd100 : 10'd924);

assign select_ln101_20_fu_816_p3 = ((tmp_24_reg_967[0:0] === 1'b1) ? sub_ln203_7_fu_806_p2 : add_ln203_12_fu_811_p2);

assign select_ln101_21_fu_787_p3 = ((tmp_24_fu_767_p3[0:0] === 1'b1) ? add_ln203_7_fu_775_p2 : sub_ln203_13_fu_781_p2);

assign select_ln101_22_fu_866_p3 = ((tmp_24_reg_967[0:0] === 1'b1) ? sub_ln203_8_fu_849_p2 : add_ln203_13_fu_860_p2);

assign select_ln101_23_fu_889_p3 = ((tmp_24_reg_967[0:0] === 1'b1) ? tmp_27_fu_873_p3 : tmp_28_fu_881_p3);

assign select_ln101_2_fu_172_p3 = ((tmp_2_fu_164_p3[0:0] === 1'b1) ? 10'd118 : 10'd0);

assign select_ln101_3_fu_192_p3 = ((tmp_1_fu_124_p3[0:0] === 1'b1) ? select_ln203_1_fu_140_p3 : select_ln203_3_fu_156_p3);

assign select_ln101_4_fu_204_p3 = ((tmp_1_fu_124_p3[0:0] === 1'b1) ? select_ln203_fu_132_p3 : select_ln203_2_fu_148_p3);

assign select_ln101_5_fu_284_p3 = ((tmp_5_fu_276_p3[0:0] === 1'b1) ? 10'd62 : 10'd0);

assign select_ln101_6_fu_304_p3 = ((tmp_4_fu_244_p3[0:0] === 1'b1) ? sub_ln203_fu_258_p2 : add_ln203_1_fu_270_p2);

assign select_ln101_7_fu_312_p3 = ((tmp_4_fu_244_p3[0:0] === 1'b1) ? add_ln203_fu_252_p2 : sub_ln203_1_fu_264_p2);

assign select_ln101_8_fu_392_p3 = ((tmp_9_fu_384_p3[0:0] === 1'b1) ? 10'd30 : 10'd0);

assign select_ln101_9_fu_412_p3 = ((tmp_8_fu_352_p3[0:0] === 1'b1) ? sub_ln203_2_fu_366_p2 : add_ln203_3_fu_378_p2);

assign select_ln1371_1_fu_896_p3 = ((select_ln101_23_fu_889_p3[0:0] === 1'b1) ? 10'd1023 : 10'd0);

assign select_ln1371_fu_823_p3 = ((tmp_25_reg_981[0:0] === 1'b1) ? 10'd1023 : 10'd0);

assign select_ln203_1_fu_140_p3 = ((tmp_fu_102_p3[0:0] === 1'b1) ? 8'd141 : 8'd39);

assign select_ln203_2_fu_148_p3 = ((tmp_fu_102_p3[0:0] === 1'b1) ? 7'd116 : 7'd39);

assign select_ln203_3_fu_156_p3 = ((tmp_fu_102_p3[0:0] === 1'b1) ? 8'd217 : 8'd115);

assign select_ln203_fu_132_p3 = ((tmp_fu_102_p3[0:0] === 1'b1) ? 7'd38 : 7'd115);

assign sext_ln101_1_fu_240_p1 = $signed(tmp_3_fu_230_p4);

assign sext_ln101_2_fu_550_p1 = select_ln101_12_reg_933;

assign sext_ln101_3_fu_348_p1 = $signed(tmp_7_fu_338_p4);

assign sext_ln101_4_fu_452_p1 = $signed(tmp_11_fu_442_p4);

assign sext_ln101_5_fu_559_p1 = $signed(tmp_15_reg_951);

assign sext_ln101_6_fu_663_p1 = $signed(tmp_19_fu_653_p4);

assign sext_ln101_7_fu_763_p1 = $signed(tmp_23_fu_753_p4);

assign sext_ln101_fu_200_p1 = select_ln101_3_fu_192_p3;

assign sext_ln1333_1_fu_556_p1 = tmp_14_reg_945;

assign sext_ln1333_fu_438_p1 = $signed(tmp_10_fu_428_p4);

assign sext_ln1371_1_fu_649_p1 = $signed(tmp_18_fu_639_p4);

assign sext_ln1371_2_fu_803_p1 = $signed(tmp_22_reg_962);

assign sext_ln1371_fu_553_p1 = tmp_14_reg_945;

assign sext_ln203_1_fu_840_p1 = $signed(tmp_26_fu_830_p4);

assign sext_ln203_fu_591_p1 = $signed(add_ln203_10_fu_586_p2);

assign sub_ln203_10_fu_476_p2 = ($signed(select_ln101_10_fu_420_p3) - $signed(sext_ln101_4_fu_452_p1));

assign sub_ln203_11_fu_581_p2 = ($signed(select_ln101_13_reg_939) - $signed(sext_ln101_5_fu_559_p1));

assign sub_ln203_12_fu_687_p2 = ($signed(select_ln101_16_fu_631_p3) - $signed(sext_ln101_6_fu_663_p1));

assign sub_ln203_13_fu_781_p2 = ($signed(select_ln101_19_fu_735_p3) - $signed(sext_ln101_7_fu_763_p1));

assign sub_ln203_14_fu_855_p2 = ($signed(select_ln101_21_reg_975) - $signed(sext_ln203_1_fu_840_p1));

assign sub_ln203_1_fu_264_p2 = ($signed(zext_ln1333_2_fu_212_p1) - $signed(sext_ln101_1_fu_240_p1));

assign sub_ln203_2_fu_366_p2 = (select_ln101_6_fu_304_p3 - zext_ln1333_1_fu_334_p1);

assign sub_ln203_3_fu_372_p2 = ($signed(zext_ln101_fu_320_p1) - $signed(sext_ln101_3_fu_348_p1));

assign sub_ln203_4_fu_470_p2 = ($signed(select_ln101_9_fu_412_p3) - $signed(sext_ln1333_fu_438_p1));

assign sub_ln203_5_fu_575_p2 = ($signed(sext_ln101_2_fu_550_p1) - $signed(sext_ln1371_fu_553_p1));

assign sub_ln203_6_fu_681_p2 = ($signed(select_ln101_15_fu_623_p3) - $signed(sext_ln1371_1_fu_649_p1));

assign sub_ln203_7_fu_806_p2 = ($signed(select_ln101_18_reg_956) - $signed(sext_ln1371_2_fu_803_p1));

assign sub_ln203_8_fu_849_p2 = (select_ln101_20_fu_816_p3 - select_ln1371_fu_823_p3);

assign sub_ln203_9_fu_904_p2 = (select_ln101_22_fu_866_p3 - select_ln1371_1_fu_896_p3);

assign sub_ln203_fu_258_p2 = ($signed(sext_ln101_fu_200_p1) - $signed(zext_ln1333_fu_226_p1));

assign tmp_10_fu_428_p4 = {{select_ln101_10_fu_420_p3[8:4]}};

assign tmp_11_fu_442_p4 = {{select_ln101_9_fu_412_p3[8:4]}};

assign tmp_12_fu_456_p3 = add_ln101_6_fu_406_p2[32'd9];

assign tmp_16_fu_562_p3 = add_ln101_8_fu_544_p2[32'd9];

assign tmp_17_fu_595_p3 = add_ln101_8_fu_544_p2[32'd9];

assign tmp_18_fu_639_p4 = {{select_ln101_16_fu_631_p3[8:6]}};

assign tmp_19_fu_653_p4 = {{select_ln101_15_fu_623_p3[9:6]}};

assign tmp_1_fu_124_p3 = add_ln101_fu_118_p2[32'd9];

assign tmp_20_fu_667_p3 = add_ln101_10_fu_617_p2[32'd9];

assign tmp_21_fu_699_p3 = add_ln101_10_fu_617_p2[32'd9];

assign tmp_23_fu_753_p4 = {{select_ln101_18_fu_727_p3[9:7]}};

assign tmp_24_fu_767_p3 = add_ln101_12_fu_721_p2[32'd9];

assign tmp_26_fu_830_p4 = {{select_ln101_20_fu_816_p3[9:8]}};

assign tmp_27_fu_873_p3 = add_ln203_8_fu_844_p2[32'd8];

assign tmp_28_fu_881_p3 = sub_ln203_14_fu_855_p2[32'd8];

assign tmp_2_fu_164_p3 = add_ln101_fu_118_p2[32'd9];

assign tmp_3_fu_230_p4 = {{select_ln101_3_fu_192_p3[7:2]}};

assign tmp_4_fu_244_p3 = add_ln101_2_fu_186_p2[32'd9];

assign tmp_5_fu_276_p3 = add_ln101_2_fu_186_p2[32'd9];

assign tmp_6_fu_324_p4 = {{select_ln101_7_fu_312_p3[7:3]}};

assign tmp_7_fu_338_p4 = {{select_ln101_6_fu_304_p3[8:3]}};

assign tmp_8_fu_352_p3 = add_ln101_4_fu_298_p2[32'd9];

assign tmp_9_fu_384_p3 = add_ln101_4_fu_298_p2[32'd9];

assign tmp_fu_102_p1 = z_V_read_int_reg;

assign tmp_fu_102_p3 = tmp_fu_102_p1[32'd8];

assign z_V_read_cast_fu_98_p0 = z_V_read_int_reg;

assign z_V_read_cast_fu_98_p1 = z_V_read_cast_fu_98_p0;

assign zext_ln101_fu_320_p1 = select_ln101_7_fu_312_p3;

assign zext_ln1333_1_fu_334_p1 = tmp_6_fu_324_p4;

assign zext_ln1333_2_fu_212_p1 = select_ln101_4_fu_204_p3;

assign zext_ln1333_fu_226_p1 = lshr_ln_fu_216_p4;

endmodule //cordic_circ_apfixed_10_3_0_s
