verilog xil_defaultlib --include "D:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../VDMA_OV5640_HDMI.gen/sources_1/bd/ZYNQ_CORE/ipshared/ec67/hdl" --include "../../../../VDMA_OV5640_HDMI.gen/sources_1/bd/ZYNQ_CORE/ipshared/aed8/hdl" --include "../../../../VDMA_OV5640_HDMI.gen/sources_1/bd/ZYNQ_CORE/ipshared/0691/hdl" --include "../../../../VDMA_OV5640_HDMI.gen/sources_1/bd/ZYNQ_CORE/ipshared/30ef" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/sim/ZYNQ_CORE_processing_system7_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_v_axi4s_vid_out_0_0/sim/ZYNQ_CORE_v_axi4s_vid_out_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_clk_wiz_0_0/ZYNQ_CORE_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_clk_wiz_0_0/ZYNQ_CORE_clk_wiz_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_xbar_0/sim/ZYNQ_CORE_xbar_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_util_vector_logic_0_0/sim/ZYNQ_CORE_util_vector_logic_0_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/sim/ZYNQ_CORE_auto_pc_0.v" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/sim/ZYNQ_CORE_auto_pc_1.v" \
"../../../bd/ZYNQ_CORE/sim/ZYNQ_CORE.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
