// Seed: 2148544497
`timescale 1 ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  assign id_3 = id_2;
  type_5(
      id_2, !1 && id_0
  );
endmodule
