

================================================================
== Vitis HLS Report for 'node7'
================================================================
* Date:           Tue Oct  1 18:16:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmtree_balanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.762 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4126|     4126|  13.740 us|  13.740 us|  4126|  4126|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop40_loop41_loop42  |     4124|     4124|        30|          1|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      755|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   320|    29504|    17664|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      261|    -|
|Register             |        -|     -|     9176|     1280|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|   320|    38680|    19960|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    10|        4|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U16  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U17  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U18  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U19  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U20  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U21  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U22  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U23  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U24  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U25  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U26  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U27  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U28  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U29  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U30  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U31  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U32  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U33  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U34  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U35  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U36  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U37  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U38  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U39  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U40  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U41  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U42  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U43  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U44  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U45  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U46  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U47  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U48  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U49  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U50  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U51  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U52  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U53  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U54  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U55  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U56  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U57  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U58  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U59  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U60  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U61  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U62  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U63  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U64  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U65   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U66   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U67   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U68   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U69   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U70   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U71   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U72   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U73   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U74   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U75   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U76   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U77   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U78   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U79   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U80   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U81   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U82   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U83   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U84   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U85   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U86   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U87   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U88   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U89   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U90   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U91   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U92   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U93   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U94   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U95   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U96   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U97   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U98   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U99   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U100  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U101  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U102  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U103  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U104  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U105  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U106  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U107  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U108  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U109  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U110  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U111  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U112  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U113  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U114  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U115  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U116  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U117  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U118  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U119  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U120  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U121  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U122  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U123  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U124  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U125  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U126  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U127  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U128  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 320|29504|17664|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v125_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                          |       16|  0|   0|    0|  4096|  512|    16|       131072|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln361_1_fu_1648_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln361_fu_1663_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln362_1_fu_1763_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln362_fu_1719_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln363_fu_1757_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln369_fu_1847_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln374_fu_1862_p2                |         +|   0|  0|  15|           8|           8|
    |empty_fu_1815_p2                    |         +|   0|  0|  15|           8|           8|
    |and_ln361_fu_1701_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_2901                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_3938                   |       and|   0|  0|   2|           1|           1|
    |cmp35_fu_1830_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp64_3_fu_1835_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln361_fu_1642_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln362_fu_1669_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln363_fu_1695_p2               |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state30_pp0_stage0_iter29  |        or|   0|  0|   2|           1|           1|
    |or_ln361_fu_1683_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln362_1_fu_1731_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln362_fu_1725_p2                 |        or|   0|  0|   2|           1|           1|
    |add53363429436443_fu_2254_p3        |    select|   0|  0|  32|           1|          32|
    |add53_1185366408415422_fu_2274_p3   |    select|   0|  0|  32|           1|          32|
    |add53_1185_1410413424_fu_2269_p3    |    select|   0|  0|  32|           1|          32|
    |add53_1185_2417420_fu_2279_p3       |    select|   0|  0|  32|           1|          32|
    |add53_1185_3426_fu_2264_p3          |    select|   0|  0|  32|           1|          32|
    |add53_1298431434445_fu_2249_p3      |    select|   0|  0|  32|           1|          32|
    |add53_2210369387394401_fu_2294_p3   |    select|   0|  0|  32|           1|          32|
    |add53_2210_1389392403_fu_2289_p3    |    select|   0|  0|  32|           1|          32|
    |add53_2210_2396399_fu_2299_p3       |    select|   0|  0|  32|           1|          32|
    |add53_2210_3405_fu_2284_p3          |    select|   0|  0|  32|           1|          32|
    |add53_2316438441_fu_2259_p3         |    select|   0|  0|  32|           1|          32|
    |add53_3235372375382_fu_2309_p3      |    select|   0|  0|  32|           1|          32|
    |add53_3235_1377380_fu_2314_p3       |    select|   0|  0|  32|           1|          32|
    |add53_3235_2384_fu_2304_p3          |    select|   0|  0|  32|           1|          32|
    |add53_3334447_fu_2244_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln361_1_fu_1707_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln361_fu_1675_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln362_1_fu_1749_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln362_2_fu_1769_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln362_fu_1737_p3             |    select|   0|  0|   5|           1|           1|
    |v134_15_fu_1996_p3                  |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln361_fu_1689_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 755|         130|         567|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten60_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v126_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v127_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v128_load              |   9|          2|    5|         10|
    |indvar_flatten60_fu_172                 |   9|          2|   13|         26|
    |indvar_flatten_fu_164                   |   9|          2|   10|         20|
    |real_start                              |   9|          2|    1|          2|
    |v126_fu_168                             |   9|          2|    5|         10|
    |v127_fu_160                             |   9|          2|    5|         10|
    |v128_fu_156                             |   9|          2|    5|         10|
    |v153_0_0_blk_n                          |   9|          2|    1|          2|
    |v153_0_1_blk_n                          |   9|          2|    1|          2|
    |v153_0_2_blk_n                          |   9|          2|    1|          2|
    |v153_0_3_blk_n                          |   9|          2|    1|          2|
    |v153_1_0_blk_n                          |   9|          2|    1|          2|
    |v153_1_1_blk_n                          |   9|          2|    1|          2|
    |v153_1_2_blk_n                          |   9|          2|    1|          2|
    |v153_1_3_blk_n                          |   9|          2|    1|          2|
    |v153_2_0_blk_n                          |   9|          2|    1|          2|
    |v153_2_1_blk_n                          |   9|          2|    1|          2|
    |v153_2_2_blk_n                          |   9|          2|    1|          2|
    |v153_2_3_blk_n                          |   9|          2|    1|          2|
    |v153_3_0_blk_n                          |   9|          2|    1|          2|
    |v153_3_1_blk_n                          |   9|          2|    1|          2|
    |v153_3_2_blk_n                          |   9|          2|    1|          2|
    |v153_3_3_blk_n                          |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 261|         58|   95|        190|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add53363429436443_reg_3475                        |  32|   0|   32|          0|
    |add53_1185366408415422_reg_3495                   |  32|   0|   32|          0|
    |add53_1185_1410413424_reg_3490                    |  32|   0|   32|          0|
    |add53_1185_2417420_reg_3500                       |  32|   0|   32|          0|
    |add53_1185_3426_reg_3485                          |  32|   0|   32|          0|
    |add53_1298431434445_reg_3470                      |  32|   0|   32|          0|
    |add53_2210369387394401_reg_3515                   |  32|   0|   32|          0|
    |add53_2210_1389392403_reg_3510                    |  32|   0|   32|          0|
    |add53_2210_2396399_reg_3520                       |  32|   0|   32|          0|
    |add53_2210_3405_reg_3505                          |  32|   0|   32|          0|
    |add53_2316438441_reg_3480                         |  32|   0|   32|          0|
    |add53_3235372375382_reg_3530                      |  32|   0|   32|          0|
    |add53_3235_1377380_reg_3535                       |  32|   0|   32|          0|
    |add53_3235_2384_reg_3525                          |  32|   0|   32|          0|
    |add53_3334447_reg_3465                            |  32|   0|   32|          0|
    |add_ln374_reg_2648                                |   8|   0|    8|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |cmp35_reg_2584                                    |   1|   0|    1|          0|
    |cmp64_3_reg_2604                                  |   1|   0|    1|          0|
    |icmp_ln361_reg_2514                               |   1|   0|    1|          0|
    |indvar_flatten60_fu_172                           |  13|   0|   13|          0|
    |indvar_flatten_fu_164                             |  10|   0|   10|          0|
    |or_ln362_reg_2530                                 |   1|   0|    1|          0|
    |p_cast_reg_2544                                   |   8|   0|   64|         56|
    |select_ln361_1_reg_2518                           |   5|   0|    5|          0|
    |select_ln362_1_reg_2539                           |   5|   0|    5|          0|
    |start_once_reg                                    |   1|   0|    1|          0|
    |tmp10_reg_3825                                    |  32|   0|   32|          0|
    |tmp11_reg_3830                                    |  32|   0|   32|          0|
    |tmp12_reg_3835                                    |  32|   0|   32|          0|
    |tmp13_reg_3840                                    |  32|   0|   32|          0|
    |tmp14_reg_3845                                    |  32|   0|   32|          0|
    |tmp15_reg_3850                                    |  32|   0|   32|          0|
    |tmp16_reg_3855                                    |  32|   0|   32|          0|
    |tmp17_reg_3860                                    |  32|   0|   32|          0|
    |tmp18_reg_3865                                    |  32|   0|   32|          0|
    |tmp19_reg_3870                                    |  32|   0|   32|          0|
    |tmp1_reg_3780                                     |  32|   0|   32|          0|
    |tmp20_reg_3875                                    |  32|   0|   32|          0|
    |tmp21_reg_3880                                    |  32|   0|   32|          0|
    |tmp22_reg_3885                                    |  32|   0|   32|          0|
    |tmp23_reg_3890                                    |  32|   0|   32|          0|
    |tmp24_reg_3895                                    |  32|   0|   32|          0|
    |tmp25_reg_3900                                    |  32|   0|   32|          0|
    |tmp26_reg_3905                                    |  32|   0|   32|          0|
    |tmp27_reg_3910                                    |  32|   0|   32|          0|
    |tmp28_reg_3915                                    |  32|   0|   32|          0|
    |tmp29_reg_3920                                    |  32|   0|   32|          0|
    |tmp2_reg_3785                                     |  32|   0|   32|          0|
    |tmp30_reg_3765                                    |  32|   0|   32|          0|
    |tmp31_reg_3460                                    |  32|   0|   32|          0|
    |tmp32_reg_3770                                    |  32|   0|   32|          0|
    |tmp3_reg_3790                                     |  32|   0|   32|          0|
    |tmp4_reg_3795                                     |  32|   0|   32|          0|
    |tmp5_reg_3800                                     |  32|   0|   32|          0|
    |tmp6_reg_3805                                     |  32|   0|   32|          0|
    |tmp7_reg_3810                                     |  32|   0|   32|          0|
    |tmp8_reg_3815                                     |  32|   0|   32|          0|
    |tmp9_reg_3820                                     |  32|   0|   32|          0|
    |tmp_reg_3775                                      |  32|   0|   32|          0|
    |trunc_ln362_1_reg_2534                            |   4|   0|    4|          0|
    |trunc_ln362_reg_2524                              |   4|   0|    4|          0|
    |v125_10_addr_reg_2818                             |   8|   0|    8|          0|
    |v125_11_addr_reg_2824                             |   8|   0|    8|          0|
    |v125_12_addr_reg_2830                             |   8|   0|    8|          0|
    |v125_13_addr_reg_2836                             |   8|   0|    8|          0|
    |v125_14_addr_reg_2842                             |   8|   0|    8|          0|
    |v125_15_addr_reg_2848                             |   8|   0|    8|          0|
    |v125_1_addr_reg_2764                              |   8|   0|    8|          0|
    |v125_2_addr_reg_2770                              |   8|   0|    8|          0|
    |v125_3_addr_reg_2776                              |   8|   0|    8|          0|
    |v125_4_addr_reg_2782                              |   8|   0|    8|          0|
    |v125_5_addr_reg_2788                              |   8|   0|    8|          0|
    |v125_6_addr_reg_2794                              |   8|   0|    8|          0|
    |v125_7_addr_reg_2800                              |   8|   0|    8|          0|
    |v125_8_addr_reg_2806                              |   8|   0|    8|          0|
    |v125_9_addr_reg_2812                              |   8|   0|    8|          0|
    |v125_addr_reg_2758                                |   8|   0|    8|          0|
    |v126_fu_168                                       |   5|   0|    5|          0|
    |v127_fu_160                                       |   5|   0|    5|          0|
    |v128_fu_156                                       |   5|   0|    5|          0|
    |v132_11_reg_3208                                  |  32|   0|   32|          0|
    |v132_15_reg_2750                                  |  32|   0|   32|          0|
    |v132_7_reg_3185                                   |  32|   0|   32|          0|
    |v133_11_reg_3162                                  |  32|   0|   32|          0|
    |v133_15_reg_2710                                  |  32|   0|   32|          0|
    |v133_7_reg_3154                                   |  32|   0|   32|          0|
    |v134_15_reg_3019                                  |  32|   0|   32|          0|
    |v134_31_reg_2949                                  |  32|   0|   32|          0|
    |v134_32_reg_2954                                  |  32|   0|   32|          0|
    |v134_33_reg_2959                                  |  32|   0|   32|          0|
    |v134_34_reg_2964                                  |  32|   0|   32|          0|
    |v134_35_reg_2969                                  |  32|   0|   32|          0|
    |v134_36_reg_2974                                  |  32|   0|   32|          0|
    |v134_37_reg_2979                                  |  32|   0|   32|          0|
    |v134_38_reg_2984                                  |  32|   0|   32|          0|
    |v134_39_reg_2989                                  |  32|   0|   32|          0|
    |v134_40_reg_2994                                  |  32|   0|   32|          0|
    |v134_41_reg_2999                                  |  32|   0|   32|          0|
    |v134_42_reg_3004                                  |  32|   0|   32|          0|
    |v134_43_reg_3009                                  |  32|   0|   32|          0|
    |v134_44_reg_3014                                  |  32|   0|   32|          0|
    |v134_reg_2944                                     |  32|   0|   32|          0|
    |v135_10_reg_3700                                  |  32|   0|   32|          0|
    |v135_11_reg_3705                                  |  32|   0|   32|          0|
    |v135_12_reg_3710                                  |  32|   0|   32|          0|
    |v135_13_reg_3715                                  |  32|   0|   32|          0|
    |v135_14_reg_2914                                  |  32|   0|   32|          0|
    |v135_15_reg_3720                                  |  32|   0|   32|          0|
    |v135_16_reg_3725                                  |  32|   0|   32|          0|
    |v135_17_reg_3730                                  |  32|   0|   32|          0|
    |v135_18_reg_3735                                  |  32|   0|   32|          0|
    |v135_19_reg_3740                                  |  32|   0|   32|          0|
    |v135_1_reg_2860                                   |  32|   0|   32|          0|
    |v135_20_reg_3745                                  |  32|   0|   32|          0|
    |v135_21_reg_3750                                  |  32|   0|   32|          0|
    |v135_22_reg_3755                                  |  32|   0|   32|          0|
    |v135_23_reg_3760                                  |  32|   0|   32|          0|
    |v135_24_reg_3029                                  |  32|   0|   32|          0|
    |v135_25_reg_2920                                  |  32|   0|   32|          0|
    |v135_26_reg_2926                                  |  32|   0|   32|          0|
    |v135_27_reg_2932                                  |  32|   0|   32|          0|
    |v135_28_reg_2938                                  |  32|   0|   32|          0|
    |v135_29_reg_3024                                  |  32|   0|   32|          0|
    |v135_2_reg_2866                                   |  32|   0|   32|          0|
    |v135_30_reg_3540                                  |  32|   0|   32|          0|
    |v135_31_reg_3545                                  |  32|   0|   32|          0|
    |v135_32_reg_3550                                  |  32|   0|   32|          0|
    |v135_33_reg_3555                                  |  32|   0|   32|          0|
    |v135_34_reg_3560                                  |  32|   0|   32|          0|
    |v135_35_reg_3565                                  |  32|   0|   32|          0|
    |v135_36_reg_3570                                  |  32|   0|   32|          0|
    |v135_37_reg_3575                                  |  32|   0|   32|          0|
    |v135_38_reg_3580                                  |  32|   0|   32|          0|
    |v135_39_reg_3585                                  |  32|   0|   32|          0|
    |v135_3_reg_2872                                   |  32|   0|   32|          0|
    |v135_40_reg_3590                                  |  32|   0|   32|          0|
    |v135_41_reg_3595                                  |  32|   0|   32|          0|
    |v135_42_reg_3600                                  |  32|   0|   32|          0|
    |v135_43_reg_3605                                  |  32|   0|   32|          0|
    |v135_44_reg_3610                                  |  32|   0|   32|          0|
    |v135_45_reg_3450                                  |  32|   0|   32|          0|
    |v135_46_reg_3615                                  |  32|   0|   32|          0|
    |v135_47_reg_3620                                  |  32|   0|   32|          0|
    |v135_48_reg_3625                                  |  32|   0|   32|          0|
    |v135_49_reg_3630                                  |  32|   0|   32|          0|
    |v135_4_reg_2878                                   |  32|   0|   32|          0|
    |v135_50_reg_3635                                  |  32|   0|   32|          0|
    |v135_51_reg_3640                                  |  32|   0|   32|          0|
    |v135_52_reg_3645                                  |  32|   0|   32|          0|
    |v135_53_reg_3650                                  |  32|   0|   32|          0|
    |v135_54_reg_3655                                  |  32|   0|   32|          0|
    |v135_55_reg_3660                                  |  32|   0|   32|          0|
    |v135_56_reg_3665                                  |  32|   0|   32|          0|
    |v135_57_reg_3670                                  |  32|   0|   32|          0|
    |v135_58_reg_3675                                  |  32|   0|   32|          0|
    |v135_59_reg_3680                                  |  32|   0|   32|          0|
    |v135_5_reg_2884                                   |  32|   0|   32|          0|
    |v135_60_reg_3685                                  |  32|   0|   32|          0|
    |v135_61_reg_3455                                  |  32|   0|   32|          0|
    |v135_62_reg_3690                                  |  32|   0|   32|          0|
    |v135_63_reg_3695                                  |  32|   0|   32|          0|
    |v135_6_reg_2890                                   |  32|   0|   32|          0|
    |v135_7_reg_2896                                   |  32|   0|   32|          0|
    |v135_8_reg_2902                                   |  32|   0|   32|          0|
    |v135_9_reg_2908                                   |  32|   0|   32|          0|
    |v135_reg_2854                                     |  32|   0|   32|          0|
    |v136_15_reg_3380                                  |  32|   0|   32|          0|
    |v136_16_reg_3385                                  |  32|   0|   32|          0|
    |v136_17_reg_3390                                  |  32|   0|   32|          0|
    |v136_18_reg_3395                                  |  32|   0|   32|          0|
    |v136_19_reg_3400                                  |  32|   0|   32|          0|
    |v136_20_reg_3405                                  |  32|   0|   32|          0|
    |v136_21_reg_3410                                  |  32|   0|   32|          0|
    |v136_22_reg_3415                                  |  32|   0|   32|          0|
    |v136_23_reg_3420                                  |  32|   0|   32|          0|
    |v136_24_reg_3425                                  |  32|   0|   32|          0|
    |v136_25_reg_3430                                  |  32|   0|   32|          0|
    |v136_26_reg_3435                                  |  32|   0|   32|          0|
    |v136_27_reg_3440                                  |  32|   0|   32|          0|
    |v136_28_reg_3445                                  |  32|   0|   32|          0|
    |v136_29_reg_3931                                  |  32|   0|   32|          0|
    |v136_30_reg_3937                                  |  32|   0|   32|          0|
    |v136_31_reg_3943                                  |  32|   0|   32|          0|
    |v136_32_reg_3949                                  |  32|   0|   32|          0|
    |v136_33_reg_3955                                  |  32|   0|   32|          0|
    |v136_34_reg_3961                                  |  32|   0|   32|          0|
    |v136_35_reg_3967                                  |  32|   0|   32|          0|
    |v136_36_reg_3973                                  |  32|   0|   32|          0|
    |v136_37_reg_3979                                  |  32|   0|   32|          0|
    |v136_38_reg_3985                                  |  32|   0|   32|          0|
    |v136_39_reg_3991                                  |  32|   0|   32|          0|
    |v136_40_reg_3997                                  |  32|   0|   32|          0|
    |v136_41_reg_4003                                  |  32|   0|   32|          0|
    |v136_42_reg_4009                                  |  32|   0|   32|          0|
    |v136_43_reg_4015                                  |  32|   0|   32|          0|
    |v136_44_reg_3925                                  |  32|   0|   32|          0|
    |v136_44_reg_3925_pp0_iter28_reg                   |  32|   0|   32|          0|
    |v136_reg_3375                                     |  32|   0|   32|          0|
    |v138_0_0_load_reg_2653                            |  32|   0|   32|          0|
    |v138_0_1_load_reg_3170                            |  32|   0|   32|          0|
    |v138_0_2_load_reg_3193                            |  32|   0|   32|          0|
    |v138_0_3_load_reg_3216                            |  32|   0|   32|          0|
    |v138_1_0_load_reg_2658                            |  32|   0|   32|          0|
    |v138_1_1_load_reg_3175                            |  32|   0|   32|          0|
    |v138_1_2_load_reg_3198                            |  32|   0|   32|          0|
    |v138_1_3_load_reg_3221                            |  32|   0|   32|          0|
    |v138_2_0_load_reg_2663                            |  32|   0|   32|          0|
    |v138_2_1_load_reg_3180                            |  32|   0|   32|          0|
    |v138_2_2_load_reg_3203                            |  32|   0|   32|          0|
    |v138_2_3_load_reg_3226                            |  32|   0|   32|          0|
    |v138_3_0_load_reg_2668                            |  32|   0|   32|          0|
    |v138_3_1_load_reg_3144                            |  32|   0|   32|          0|
    |v138_3_2_load_reg_3149                            |  32|   0|   32|          0|
    |v138_3_3_load_reg_2673                            |  32|   0|   32|          0|
    |v139_0_0_load31_fu_236                            |  32|   0|   32|          0|
    |v139_0_1_load29_fu_232                            |  32|   0|   32|          0|
    |v139_0_2_load27_fu_228                            |  32|   0|   32|          0|
    |v139_0_3_load25_fu_224                            |  32|   0|   32|          0|
    |v139_1_0_load23_fu_220                            |  32|   0|   32|          0|
    |v139_1_1_load21_fu_216                            |  32|   0|   32|          0|
    |v139_1_2_load19_fu_212                            |  32|   0|   32|          0|
    |v139_1_3_load17_fu_208                            |  32|   0|   32|          0|
    |v139_2_0_load15_fu_204                            |  32|   0|   32|          0|
    |v139_2_1_load13_fu_200                            |  32|   0|   32|          0|
    |v139_2_2_load11_fu_196                            |  32|   0|   32|          0|
    |v139_2_3_load9_fu_192                             |  32|   0|   32|          0|
    |v139_3_0_load7_fu_188                             |  32|   0|   32|          0|
    |v139_3_1_load5_fu_184                             |  32|   0|   32|          0|
    |v139_3_2_load3_fu_180                             |  32|   0|   32|          0|
    |v139_3_3_load1_fu_176                             |  32|   0|   32|          0|
    |zext_ln369_reg_2608                               |   8|   0|   64|         56|
    |add_ln374_reg_2648                                |  64|  32|    8|          0|
    |cmp35_reg_2584                                    |  64|  32|    1|          0|
    |cmp64_3_reg_2604                                  |  64|  32|    1|          0|
    |or_ln362_reg_2530                                 |  64|  32|    1|          0|
    |p_cast_reg_2544                                   |  64|  32|   64|         56|
    |v125_10_addr_reg_2818                             |  64|  32|    8|          0|
    |v125_11_addr_reg_2824                             |  64|  32|    8|          0|
    |v125_12_addr_reg_2830                             |  64|  32|    8|          0|
    |v125_13_addr_reg_2836                             |  64|  32|    8|          0|
    |v125_14_addr_reg_2842                             |  64|  32|    8|          0|
    |v125_15_addr_reg_2848                             |  64|  32|    8|          0|
    |v125_1_addr_reg_2764                              |  64|  32|    8|          0|
    |v125_2_addr_reg_2770                              |  64|  32|    8|          0|
    |v125_3_addr_reg_2776                              |  64|  32|    8|          0|
    |v125_4_addr_reg_2782                              |  64|  32|    8|          0|
    |v125_5_addr_reg_2788                              |  64|  32|    8|          0|
    |v125_6_addr_reg_2794                              |  64|  32|    8|          0|
    |v125_7_addr_reg_2800                              |  64|  32|    8|          0|
    |v125_8_addr_reg_2806                              |  64|  32|    8|          0|
    |v125_9_addr_reg_2812                              |  64|  32|    8|          0|
    |v125_addr_reg_2758                                |  64|  32|    8|          0|
    |v132_15_reg_2750                                  |  64|  32|   32|          0|
    |v133_15_reg_2710                                  |  64|  32|   32|          0|
    |v135_14_reg_2914                                  |  64|  32|   32|          0|
    |v135_1_reg_2860                                   |  64|  32|   32|          0|
    |v135_25_reg_2920                                  |  64|  32|   32|          0|
    |v135_26_reg_2926                                  |  64|  32|   32|          0|
    |v135_27_reg_2932                                  |  64|  32|   32|          0|
    |v135_28_reg_2938                                  |  64|  32|   32|          0|
    |v135_29_reg_3024                                  |  64|  32|   32|          0|
    |v135_2_reg_2866                                   |  64|  32|   32|          0|
    |v135_3_reg_2872                                   |  64|  32|   32|          0|
    |v135_4_reg_2878                                   |  64|  32|   32|          0|
    |v135_5_reg_2884                                   |  64|  32|   32|          0|
    |v135_6_reg_2890                                   |  64|  32|   32|          0|
    |v135_7_reg_2896                                   |  64|  32|   32|          0|
    |v135_8_reg_2902                                   |  64|  32|   32|          0|
    |v135_9_reg_2908                                   |  64|  32|   32|          0|
    |v135_reg_2854                                     |  64|  32|   32|          0|
    |zext_ln369_reg_2608                               |  64|  32|   64|         56|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |9176|1280| 7571|        224|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node7|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node7|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         node7|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         node7|  return value|
|v153_0_0_din             |  out|   32|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_num_data_valid  |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_fifo_cap        |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_full_n          |   in|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_write           |  out|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_1_0_din             |  out|   32|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_num_data_valid  |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_fifo_cap        |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_full_n          |   in|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_write           |  out|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_2_0_din             |  out|   32|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_num_data_valid  |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_fifo_cap        |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_full_n          |   in|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_write           |  out|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_3_0_din             |  out|   32|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_num_data_valid  |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_fifo_cap        |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_full_n          |   in|    1|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_write           |  out|    1|     ap_fifo|      v153_3_0|       pointer|
|v153_0_1_din             |  out|   32|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_num_data_valid  |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_fifo_cap        |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_full_n          |   in|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_write           |  out|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_1_1_din             |  out|   32|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_num_data_valid  |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_fifo_cap        |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_full_n          |   in|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_write           |  out|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_2_1_din             |  out|   32|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_num_data_valid  |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_fifo_cap        |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_full_n          |   in|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_write           |  out|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_3_1_din             |  out|   32|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_num_data_valid  |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_fifo_cap        |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_full_n          |   in|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_write           |  out|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_0_2_din             |  out|   32|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_num_data_valid  |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_fifo_cap        |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_full_n          |   in|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_write           |  out|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_1_2_din             |  out|   32|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_num_data_valid  |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_fifo_cap        |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_full_n          |   in|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_write           |  out|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_2_2_din             |  out|   32|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_num_data_valid  |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_fifo_cap        |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_full_n          |   in|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_write           |  out|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_3_2_din             |  out|   32|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_num_data_valid  |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_fifo_cap        |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_full_n          |   in|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_write           |  out|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_0_3_din             |  out|   32|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_num_data_valid  |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_fifo_cap        |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_full_n          |   in|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_write           |  out|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_1_3_din             |  out|   32|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_num_data_valid  |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_fifo_cap        |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_full_n          |   in|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_write           |  out|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_2_3_din             |  out|   32|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_num_data_valid  |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_fifo_cap        |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_full_n          |   in|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_write           |  out|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_3_3_din             |  out|   32|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_num_data_valid  |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_fifo_cap        |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_full_n          |   in|    1|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_write           |  out|    1|     ap_fifo|      v153_3_3|       pointer|
|v138_0_0_address0        |  out|    8|   ap_memory|      v138_0_0|         array|
|v138_0_0_ce0             |  out|    1|   ap_memory|      v138_0_0|         array|
|v138_0_0_q0              |   in|   32|   ap_memory|      v138_0_0|         array|
|v138_0_1_address0        |  out|    8|   ap_memory|      v138_0_1|         array|
|v138_0_1_ce0             |  out|    1|   ap_memory|      v138_0_1|         array|
|v138_0_1_q0              |   in|   32|   ap_memory|      v138_0_1|         array|
|v138_0_2_address0        |  out|    8|   ap_memory|      v138_0_2|         array|
|v138_0_2_ce0             |  out|    1|   ap_memory|      v138_0_2|         array|
|v138_0_2_q0              |   in|   32|   ap_memory|      v138_0_2|         array|
|v138_0_3_address0        |  out|    8|   ap_memory|      v138_0_3|         array|
|v138_0_3_ce0             |  out|    1|   ap_memory|      v138_0_3|         array|
|v138_0_3_q0              |   in|   32|   ap_memory|      v138_0_3|         array|
|v138_1_0_address0        |  out|    8|   ap_memory|      v138_1_0|         array|
|v138_1_0_ce0             |  out|    1|   ap_memory|      v138_1_0|         array|
|v138_1_0_q0              |   in|   32|   ap_memory|      v138_1_0|         array|
|v138_1_1_address0        |  out|    8|   ap_memory|      v138_1_1|         array|
|v138_1_1_ce0             |  out|    1|   ap_memory|      v138_1_1|         array|
|v138_1_1_q0              |   in|   32|   ap_memory|      v138_1_1|         array|
|v138_1_2_address0        |  out|    8|   ap_memory|      v138_1_2|         array|
|v138_1_2_ce0             |  out|    1|   ap_memory|      v138_1_2|         array|
|v138_1_2_q0              |   in|   32|   ap_memory|      v138_1_2|         array|
|v138_1_3_address0        |  out|    8|   ap_memory|      v138_1_3|         array|
|v138_1_3_ce0             |  out|    1|   ap_memory|      v138_1_3|         array|
|v138_1_3_q0              |   in|   32|   ap_memory|      v138_1_3|         array|
|v138_2_0_address0        |  out|    8|   ap_memory|      v138_2_0|         array|
|v138_2_0_ce0             |  out|    1|   ap_memory|      v138_2_0|         array|
|v138_2_0_q0              |   in|   32|   ap_memory|      v138_2_0|         array|
|v138_2_1_address0        |  out|    8|   ap_memory|      v138_2_1|         array|
|v138_2_1_ce0             |  out|    1|   ap_memory|      v138_2_1|         array|
|v138_2_1_q0              |   in|   32|   ap_memory|      v138_2_1|         array|
|v138_2_2_address0        |  out|    8|   ap_memory|      v138_2_2|         array|
|v138_2_2_ce0             |  out|    1|   ap_memory|      v138_2_2|         array|
|v138_2_2_q0              |   in|   32|   ap_memory|      v138_2_2|         array|
|v138_2_3_address0        |  out|    8|   ap_memory|      v138_2_3|         array|
|v138_2_3_ce0             |  out|    1|   ap_memory|      v138_2_3|         array|
|v138_2_3_q0              |   in|   32|   ap_memory|      v138_2_3|         array|
|v138_3_0_address0        |  out|    8|   ap_memory|      v138_3_0|         array|
|v138_3_0_ce0             |  out|    1|   ap_memory|      v138_3_0|         array|
|v138_3_0_q0              |   in|   32|   ap_memory|      v138_3_0|         array|
|v138_3_1_address0        |  out|    8|   ap_memory|      v138_3_1|         array|
|v138_3_1_ce0             |  out|    1|   ap_memory|      v138_3_1|         array|
|v138_3_1_q0              |   in|   32|   ap_memory|      v138_3_1|         array|
|v138_3_2_address0        |  out|    8|   ap_memory|      v138_3_2|         array|
|v138_3_2_ce0             |  out|    1|   ap_memory|      v138_3_2|         array|
|v138_3_2_q0              |   in|   32|   ap_memory|      v138_3_2|         array|
|v138_3_3_address0        |  out|    8|   ap_memory|      v138_3_3|         array|
|v138_3_3_ce0             |  out|    1|   ap_memory|      v138_3_3|         array|
|v138_3_3_q0              |   in|   32|   ap_memory|      v138_3_3|         array|
|v139_0_0_address0        |  out|    8|   ap_memory|      v139_0_0|         array|
|v139_0_0_ce0             |  out|    1|   ap_memory|      v139_0_0|         array|
|v139_0_0_q0              |   in|   32|   ap_memory|      v139_0_0|         array|
|v139_0_1_address0        |  out|    8|   ap_memory|      v139_0_1|         array|
|v139_0_1_ce0             |  out|    1|   ap_memory|      v139_0_1|         array|
|v139_0_1_q0              |   in|   32|   ap_memory|      v139_0_1|         array|
|v139_0_2_address0        |  out|    8|   ap_memory|      v139_0_2|         array|
|v139_0_2_ce0             |  out|    1|   ap_memory|      v139_0_2|         array|
|v139_0_2_q0              |   in|   32|   ap_memory|      v139_0_2|         array|
|v139_0_3_address0        |  out|    8|   ap_memory|      v139_0_3|         array|
|v139_0_3_ce0             |  out|    1|   ap_memory|      v139_0_3|         array|
|v139_0_3_q0              |   in|   32|   ap_memory|      v139_0_3|         array|
|v139_1_0_address0        |  out|    8|   ap_memory|      v139_1_0|         array|
|v139_1_0_ce0             |  out|    1|   ap_memory|      v139_1_0|         array|
|v139_1_0_q0              |   in|   32|   ap_memory|      v139_1_0|         array|
|v139_1_1_address0        |  out|    8|   ap_memory|      v139_1_1|         array|
|v139_1_1_ce0             |  out|    1|   ap_memory|      v139_1_1|         array|
|v139_1_1_q0              |   in|   32|   ap_memory|      v139_1_1|         array|
|v139_1_2_address0        |  out|    8|   ap_memory|      v139_1_2|         array|
|v139_1_2_ce0             |  out|    1|   ap_memory|      v139_1_2|         array|
|v139_1_2_q0              |   in|   32|   ap_memory|      v139_1_2|         array|
|v139_1_3_address0        |  out|    8|   ap_memory|      v139_1_3|         array|
|v139_1_3_ce0             |  out|    1|   ap_memory|      v139_1_3|         array|
|v139_1_3_q0              |   in|   32|   ap_memory|      v139_1_3|         array|
|v139_2_0_address0        |  out|    8|   ap_memory|      v139_2_0|         array|
|v139_2_0_ce0             |  out|    1|   ap_memory|      v139_2_0|         array|
|v139_2_0_q0              |   in|   32|   ap_memory|      v139_2_0|         array|
|v139_2_1_address0        |  out|    8|   ap_memory|      v139_2_1|         array|
|v139_2_1_ce0             |  out|    1|   ap_memory|      v139_2_1|         array|
|v139_2_1_q0              |   in|   32|   ap_memory|      v139_2_1|         array|
|v139_2_2_address0        |  out|    8|   ap_memory|      v139_2_2|         array|
|v139_2_2_ce0             |  out|    1|   ap_memory|      v139_2_2|         array|
|v139_2_2_q0              |   in|   32|   ap_memory|      v139_2_2|         array|
|v139_2_3_address0        |  out|    8|   ap_memory|      v139_2_3|         array|
|v139_2_3_ce0             |  out|    1|   ap_memory|      v139_2_3|         array|
|v139_2_3_q0              |   in|   32|   ap_memory|      v139_2_3|         array|
|v139_3_0_address0        |  out|    8|   ap_memory|      v139_3_0|         array|
|v139_3_0_ce0             |  out|    1|   ap_memory|      v139_3_0|         array|
|v139_3_0_q0              |   in|   32|   ap_memory|      v139_3_0|         array|
|v139_3_1_address0        |  out|    8|   ap_memory|      v139_3_1|         array|
|v139_3_1_ce0             |  out|    1|   ap_memory|      v139_3_1|         array|
|v139_3_1_q0              |   in|   32|   ap_memory|      v139_3_1|         array|
|v139_3_2_address0        |  out|    8|   ap_memory|      v139_3_2|         array|
|v139_3_2_ce0             |  out|    1|   ap_memory|      v139_3_2|         array|
|v139_3_2_q0              |   in|   32|   ap_memory|      v139_3_2|         array|
|v139_3_3_address0        |  out|    8|   ap_memory|      v139_3_3|         array|
|v139_3_3_ce0             |  out|    1|   ap_memory|      v139_3_3|         array|
|v139_3_3_q0              |   in|   32|   ap_memory|      v139_3_3|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

