// Seed: 487954948
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd13,
    parameter id_5 = 32'd59
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  inout uwire id_4;
  input wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic [1 : (  -1 'b0 )] id_6;
  ;
  wire id_7;
  ;
  tri id_8 = -1;
  not primCall (id_4, id_1);
  logic [1  -  id_2  &  id_5 : 1] id_9;
  ;
  wire [id_5 : 1] id_10;
  id_11 :
  assert property (@(posedge id_4) id_10)
  else $clog2(86);
  ;
  wire [1 : 1] id_12;
  parameter id_13 = 1;
  assign id_4 = -1;
  assign id_1 = id_8;
  wire id_14;
  ;
endmodule
