Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:14:40 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/sha_stream_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 1.431ns (39.765%)  route 2.168ns (60.235%))
  Logic Levels:           4  (CARRY8=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     3.056 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/O[6]
                         net (fo=1, routed)           0.473     3.529    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[22]
    SLICE_X64Y64         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     3.627 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[22]_i_1/O
                         net (fo=1, routed)           0.048     3.675    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_178
    SLICE_X64Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X64Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[22]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X64Y64         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[22]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.503ns (43.157%)  route 1.980ns (56.843%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.022 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2_n_8
    SLICE_X63Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.164 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[31]_i_2/O[5]
                         net (fo=1, routed)           0.241     3.405    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[29]
    SLICE_X63Y63         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.493 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[29]_i_1/O
                         net (fo=1, routed)           0.066     3.559    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_171
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[29]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y63         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[29]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 1.582ns (45.477%)  route 1.897ns (54.523%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X5Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.194     2.158    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/DOUTADOUT[8]
    SLICE_X81Y67         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.321 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0/O
                         net (fo=2, routed)           0.338     2.659    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0_n_8
    SLICE_X81Y67         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.711 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0/O
                         net (fo=1, routed)           0.016     2.727    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0_n_8
    SLICE_X81Y67         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.917 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.943    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0_n_8
    SLICE_X81Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.958 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.984    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0_n_8
    SLICE_X81Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.100 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3__0/O[7]
                         net (fo=1, routed)           0.282     3.382    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[31]
    SLICE_X82Y70         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     3.540 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[31]_i_2__0/O
                         net (fo=1, routed)           0.015     3.555    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U_n_136
    SLICE_X82Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X82Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X82Y70         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[31]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.492ns (42.964%)  route 1.981ns (57.036%))
  Logic Levels:           4  (CARRY8=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.238     3.070 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/O[7]
                         net (fo=1, routed)           0.262     3.332    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[23]
    SLICE_X63Y63         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.477 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_1/O
                         net (fo=1, routed)           0.072     3.549    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_177
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[23]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y63         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[23]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.574ns (45.509%)  route 1.885ns (54.491%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.022 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2_n_8
    SLICE_X63Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.164 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[31]_i_2/O[7]
                         net (fo=1, routed)           0.185     3.349    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[31]
    SLICE_X63Y63         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     3.508 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[31]_i_1/O
                         net (fo=1, routed)           0.027     3.535    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_169
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[31]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y63         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[31]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.462ns (42.356%)  route 1.990ns (57.644%))
  Logic Levels:           4  (CARRY8=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.036 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/O[4]
                         net (fo=1, routed)           0.284     3.320    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[20]
    SLICE_X63Y66         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.469 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[20]_i_1/O
                         net (fo=1, routed)           0.059     3.528    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_180
    SLICE_X63Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[20]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y66         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[20]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.559ns (45.232%)  route 1.888ns (54.768%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X5Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.194     2.158    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/DOUTADOUT[8]
    SLICE_X81Y67         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.321 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0/O
                         net (fo=2, routed)           0.338     2.659    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0_n_8
    SLICE_X81Y67         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.711 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0/O
                         net (fo=1, routed)           0.016     2.727    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0_n_8
    SLICE_X81Y67         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.917 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.943    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0_n_8
    SLICE_X81Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.059 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0/O[7]
                         net (fo=1, routed)           0.261     3.320    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[23]
    SLICE_X81Y71         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     3.470 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_1__0/O
                         net (fo=1, routed)           0.053     3.523    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U_n_144
    SLICE_X81Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X81Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[23]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X81Y71         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[23]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  4.488    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.561ns (45.343%)  route 1.882ns (54.657%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.022 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2_n_8
    SLICE_X63Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.151 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[31]_i_2/O[6]
                         net (fo=1, routed)           0.182     3.333    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[30]
    SLICE_X63Y64         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     3.492 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[30]_i_1/O
                         net (fo=1, routed)           0.027     3.519    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_170
    SLICE_X63Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[30]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y64         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[30]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.493ns (43.456%)  route 1.943ns (56.544%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=6, routed)           1.272     2.205    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/DOUTBDOUT[16]
    SLICE_X63Y61         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.368 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9/O
                         net (fo=2, routed)           0.359     2.727    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_9_n_8
    SLICE_X63Y61         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     2.816 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17/O
                         net (fo=1, routed)           0.016     2.832    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[23]_i_17_n_8
    SLICE_X63Y61         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.022 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[23]_i_2_n_8
    SLICE_X63Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.130 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.247     3.377    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/A_9_fu_661_p2[27]
    SLICE_X63Y66         LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.112     3.489 r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U/B_10_reg_296[27]_i_1/O
                         net (fo=1, routed)           0.023     3.512    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/W_U_n_173
    SLICE_X63Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/ap_clk
    SLICE_X63Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[27]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y66         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_final_fu_136/grp_sha_transform_fu_74/B_10_reg_296_reg[27]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.475ns (43.132%)  route 1.945ns (56.868%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X5Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.194     2.158    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/DOUTADOUT[8]
    SLICE_X81Y67         LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     2.321 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0/O
                         net (fo=2, routed)           0.338     2.659    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_9__0_n_8
    SLICE_X81Y67         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.711 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0/O
                         net (fo=1, routed)           0.016     2.727    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[15]_i_17__0_n_8
    SLICE_X81Y67         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.917 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.943    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0_n_8
    SLICE_X81Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.958 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.984    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0_n_8
    SLICE_X81Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.100 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3__0/O[5]
                         net (fo=1, routed)           0.294     3.394    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[29]
    SLICE_X82Y70         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.445 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U/B_11_reg_317[29]_i_1__0/O
                         net (fo=1, routed)           0.051     3.496    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/W_U_n_138
    SLICE_X82Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2675, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/ap_clk
    SLICE_X82Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X82Y70         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_148/grp_sha_transform_fu_100/B_11_reg_317_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  4.514    




