;redcode
;assert 1
	SPL 0, <365
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB 100, 40
	DJN -1, @-20
	SUB 0, 1
	ADD 3, 120
	CMP @121, 103
	SUB @121, 103
	MOV -7, <-20
	SUB #32, 0
	SUB 2, 10
	SUB 100, 40
	SLT 0, 0
	JMP 2, <10
	SLT 0, 0
	MOV -7, <-20
	SUB -7, <-20
	JMZ 12, #10
	SUB 0, -0
	MOV -1, <-20
	SUB @127, 106
	SUB #0, 0
	MOV -7, <-20
	SUB 100, 40
	JMP <121, 106
	SUB #12, @206
	JMZ -7, @-20
	SUB @127, 106
	SUB @127, 106
	SUB #32, 0
	JMP @32
	MOV -7, <-20
	MOV -7, <-20
	SUB 12, @10
	JMP 0, <2
	SUB @121, 106
	SUB @127, 106
	SUB 0, 10
	SPL -1, @-20
	SPL -1, @-20
	MOV -1, <-20
	ADD 270, 60
	CMP -209, <-120
	ADD 270, 60
	CMP -209, <-120
	SUB 100, 40
	MOV -1, <-20
