vendor_name = ModelSim
source_file = 1, C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2023/q1/q1_test_tb.sv
source_file = 1, C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2023/q1/q1_test.sv
source_file = 1, C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2023/q1/db/q1_test.cbx.xml
design_name = q1_test
instance = comp, \MyStatus~output , MyStatus~output, q1_test, 1
instance = comp, \MyOutput[0]~output , MyOutput[0]~output, q1_test, 1
instance = comp, \MyOutput[1]~output , MyOutput[1]~output, q1_test, 1
instance = comp, \MyOutput[2]~output , MyOutput[2]~output, q1_test, 1
instance = comp, \MyOutput[3]~output , MyOutput[3]~output, q1_test, 1
instance = comp, \MyOutput[4]~output , MyOutput[4]~output, q1_test, 1
instance = comp, \MyOutput[5]~output , MyOutput[5]~output, q1_test, 1
instance = comp, \MyOutput[6]~output , MyOutput[6]~output, q1_test, 1
instance = comp, \MyOutput[7]~output , MyOutput[7]~output, q1_test, 1
instance = comp, \MyOperation[1]~input , MyOperation[1]~input, q1_test, 1
instance = comp, \MyOperation[2]~input , MyOperation[2]~input, q1_test, 1
instance = comp, \MyInput[6]~input , MyInput[6]~input, q1_test, 1
instance = comp, \MyOperation[0]~input , MyOperation[0]~input, q1_test, 1
instance = comp, \Mux1~0 , Mux1~0, q1_test, 1
instance = comp, \MyInput[5]~input , MyInput[5]~input, q1_test, 1
instance = comp, \MyInput[4]~input , MyInput[4]~input, q1_test, 1
instance = comp, \MyInput[3]~input , MyInput[3]~input, q1_test, 1
instance = comp, \MyConstantSelect[1]~input , MyConstantSelect[1]~input, q1_test, 1
instance = comp, \Add0~2 , Add0~2, q1_test, 1
instance = comp, \MyInput[2]~input , MyInput[2]~input, q1_test, 1
instance = comp, \MyConstantSelect[0]~input , MyConstantSelect[0]~input, q1_test, 1
instance = comp, \Add0~3 , Add0~3, q1_test, 1
instance = comp, \MyInput[1]~input , MyInput[1]~input, q1_test, 1
instance = comp, \MyInput[0]~input , MyInput[0]~input, q1_test, 1
instance = comp, \Add0~0 , Add0~0, q1_test, 1
instance = comp, \Add0~4 , Add0~4, q1_test, 1
instance = comp, \Add0~6 , Add0~6, q1_test, 1
instance = comp, \Add0~8 , Add0~8, q1_test, 1
instance = comp, \Add0~10 , Add0~10, q1_test, 1
instance = comp, \Add0~12 , Add0~12, q1_test, 1
instance = comp, \Add0~14 , Add0~14, q1_test, 1
instance = comp, \Mux1~1 , Mux1~1, q1_test, 1
instance = comp, \Mux6~3 , Mux6~3, q1_test, 1
instance = comp, \Mux6~1 , Mux6~1, q1_test, 1
instance = comp, \Mux6~0 , Mux6~0, q1_test, 1
instance = comp, \Output~1 , Output~1, q1_test, 1
instance = comp, \Mux5~0 , Mux5~0, q1_test, 1
instance = comp, \Output~0 , Output~0, q1_test, 1
instance = comp, \Mux6~2 , Mux6~2, q1_test, 1
instance = comp, \Equal0~1 , Equal0~1, q1_test, 1
instance = comp, \Mux2~0 , Mux2~0, q1_test, 1
instance = comp, \Mux2~1 , Mux2~1, q1_test, 1
instance = comp, \Mux4~0 , Mux4~0, q1_test, 1
instance = comp, \Mux4~1 , Mux4~1, q1_test, 1
instance = comp, \Mux7~0 , Mux7~0, q1_test, 1
instance = comp, \Mux7~1 , Mux7~1, q1_test, 1
instance = comp, \Mux3~0 , Mux3~0, q1_test, 1
instance = comp, \Mux3~1 , Mux3~1, q1_test, 1
instance = comp, \Equal0~0 , Equal0~0, q1_test, 1
instance = comp, \MyInput[7]~input , MyInput[7]~input, q1_test, 1
instance = comp, \Add0~16 , Add0~16, q1_test, 1
instance = comp, \Mux0~0 , Mux0~0, q1_test, 1
instance = comp, \Mux0~1 , Mux0~1, q1_test, 1
instance = comp, \Equal0~2 , Equal0~2, q1_test, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
