static inline void F_1 ( T_1 V_1 , unsigned V_2 )\r\n{\r\nF_2 ( V_1 , V_3 + V_4 [ V_2 ] ) ;\r\n}\r\nstatic inline T_1 F_3 ( unsigned V_2 )\r\n{\r\nreturn F_4 ( V_3 + V_4 [ V_2 ] ) ;\r\n}\r\nstatic void F_5 ( struct V_5 * V_6 )\r\n{\r\nF_1 ( F_6 ( V_6 -> V_7 ) , V_8 ) ;\r\n}\r\nstatic void F_7 ( struct V_5 * V_6 )\r\n{\r\nF_1 ( F_6 ( V_6 -> V_7 ) , V_9 ) ;\r\n}\r\nint F_8 ( void )\r\n{\r\nreturn V_10 ;\r\n}\r\nunsigned int F_9 ( void )\r\n{\r\nreturn V_11 ;\r\n}\r\nstatic void F_10 ( unsigned int V_12 , struct V_13 * V_14 )\r\n{\r\nT_1 V_15 = F_3 ( V_16 ) ;\r\nif ( V_15 ) {\r\nstruct V_17 * V_18 = F_11 ( V_12 ) ;\r\nF_12 ( F_13 ( V_18 , F_14 ( V_15 ) ) ) ;\r\n} else {\r\nF_15 () ;\r\n}\r\n}\r\nT_2 void F_16 ( void )\r\n{\r\nunsigned long V_15 ;\r\nV_15 = F_17 () & F_18 () & V_19 ;\r\nif ( V_15 & V_20 )\r\nF_19 ( V_21 ) ;\r\nelse if ( V_15 & V_22 )\r\nF_19 ( V_23 ) ;\r\nelse if ( V_15 & V_24 )\r\nF_19 ( V_25 ) ;\r\nelse if ( V_15 & V_26 )\r\nF_19 ( V_27 ) ;\r\nelse if ( V_15 & V_28 )\r\nF_19 ( V_29 ) ;\r\nelse\r\nF_15 () ;\r\n}\r\nstatic int F_20 ( struct V_17 * V_6 , unsigned int V_12 , T_3 V_30 )\r\n{\r\nF_21 ( V_12 , & V_31 , V_32 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_22 ( struct V_33 * V_34 ,\r\nstruct V_33 * V_35 )\r\n{\r\nstruct V_36 V_37 ;\r\nstruct V_17 * V_18 ;\r\nint V_12 ;\r\nif ( ! F_23 ( V_34 , L_1 ,\r\nV_4 , 6 ) )\r\nF_24 ( L_2 ) ;\r\nV_12 = F_25 ( V_34 , 0 ) ;\r\nif ( ! V_12 )\r\nF_26 ( L_3 ) ;\r\nif ( F_27 ( V_34 , 0 , & V_37 ) )\r\nF_26 ( L_4 ) ;\r\nif ( F_28 ( V_37 . V_38 , F_29 ( & V_37 ) ,\r\nV_37 . V_39 ) < 0 )\r\nF_30 ( L_5 ) ;\r\nV_3 = F_31 ( V_37 . V_38 ,\r\nF_29 ( & V_37 ) ) ;\r\nif ( ! V_3 )\r\nF_26 ( L_6 ) ;\r\nF_1 ( ~ 0 , V_9 ) ;\r\nF_1 ( 0 , V_40 ) ;\r\nV_18 = F_32 ( V_34 , V_41 ,\r\nV_42 , 0 , & V_43 , NULL ) ;\r\nif ( ! V_18 )\r\nF_26 ( L_7 ) ;\r\nF_1 ( V_44 , V_8 ) ;\r\nF_33 ( V_12 , F_10 ) ;\r\nF_34 ( V_12 , V_18 ) ;\r\nV_10 = F_35 ( V_18 , 9 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_4 F_36 ( void )\r\n{\r\nF_37 ( V_45 ) ;\r\n}
