0.6
2019.2
Nov  6 2019
21:42:20
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ddr_0_1/sim/design_1_ddr_0_1.v,1643056990,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_gmch_0_1/sim/design_1_gmch_0_1.v,,design_1_ddr_0_1,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_gmch_0_1/sim/design_1_gmch_0_1.v,1643056990,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_processor_0_1/sim/design_1_processor_0_1.v,,design_1_gmch_0_1,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ich8_0_1/sim/design_1_ich8_0_1.v,1643056990,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ddr_0_1/sim/design_1_ddr_0_1.v,,design_1_ich8_0_1,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_processor_0_1/sim/design_1_processor_0_1.v,1643056990,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_processor_0_1,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_usb_0_0/sim/design_1_usb_0_0.v,1643056990,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_ich8_0_1/sim/design_1_ich8_0_1.v,,design_1_usb_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,1643056990,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sim_1/new/test.v,,design_1,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sim_1/new/test.v,1643056982,verilog,,,,test,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/ddr.v,1643054752,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/gmch.v,,ddr,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/gmch.v,1643054632,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/processor.v,,gmch,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/ich8.v,1643054557,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/ddr.v,,ich8,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/processor.v,1643054811,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_usb_0_0/sim/design_1_usb_0_0.v,,processor,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/usb.v,1643054689,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/teme_lab/tema_1/project_1/project_1.srcs/sources_1/new/ich8.v,,usb,,,,,,,,
