
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Mar 26 16:48:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/work_extra/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top top -part xcu55c-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1329590
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3209.117 ; gain = 264.641 ; free physical = 27798 ; free virtual = 53178
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/khanna/HBM/PCIe-HBM_basic-prj/src/qdma_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/work_extra/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_clk_wiz_0_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/synth_1/.Xil/Vivado-1329399-ogreOptiPlex/realtime/qdma_hbm_bd_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_clk_wiz_0_0' (0#1) [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/synth_1/.Xil/Vivado-1329399-ogreOptiPlex/realtime/qdma_hbm_bd_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_hbm_0_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/synth_1/.Xil/Vivado-1329399-ogreOptiPlex/realtime/qdma_hbm_bd_hbm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_hbm_0_0' (0#1) [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/synth_1/.Xil/Vivado-1329399-ogreOptiPlex/realtime/qdma_hbm_bd_hbm_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'AXI_15_RDATA_PARITY' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7071] port 'AXI_15_RID' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7071] port 'AXI_15_BID' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7071] port 'AXI_16_RDATA_PARITY' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7071] port 'AXI_16_RID' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7071] port 'AXI_16_BID' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7071] port 'apb_complete_0' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7071] port 'apb_complete_1' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7071] port 'DRAM_0_STAT_CATTRIP' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7071] port 'DRAM_0_STAT_TEMP' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7071] port 'DRAM_1_STAT_CATTRIP' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7071] port 'DRAM_1_STAT_TEMP' of module 'qdma_hbm_bd_hbm_0_0' is unconnected for instance 'hbm_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
WARNING: [Synth 8-7023] instance 'hbm_0' of module 'qdma_hbm_bd_hbm_0_0' has 78 connections declared, but only 66 given [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:247]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_proc_sys_reset_0_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/synth_1/.Xil/Vivado-1329399-ogreOptiPlex/realtime/qdma_hbm_bd_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_proc_sys_reset_0_0' (0#1) [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/synth_1/.Xil/Vivado-1329399-ogreOptiPlex/realtime/qdma_hbm_bd_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'qdma_hbm_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:314]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'qdma_hbm_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:314]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'qdma_hbm_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:314]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'qdma_hbm_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:314]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'qdma_hbm_bd_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:314]
INFO: [Synth 8-6157] synthesizing module 'qdma_hbm_bd_smartconnect_0_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/synth_1/.Xil/Vivado-1329399-ogreOptiPlex/realtime/qdma_hbm_bd_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd_smartconnect_0_0' (0#1) [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/synth_1/.Xil/Vivado-1329399-ogreOptiPlex/realtime/qdma_hbm_bd_smartconnect_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awlock' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M00_AXI_awcache' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M00_AXI_awuser' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M00_AXI_arlock' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M00_AXI_arcache' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M00_AXI_aruser' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M01_AXI_awlock' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M01_AXI_awcache' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M01_AXI_awuser' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M01_AXI_arlock' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M01_AXI_arcache' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M01_AXI_arqos' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7071] port 'M01_AXI_aruser' of module 'qdma_hbm_bd_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'qdma_hbm_bd_smartconnect_0_0' has 112 connections declared, but only 92 given [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:321]
INFO: [Synth 8-6155] done synthesizing module 'qdma_hbm_bd' (0#1) [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/synth/qdma_hbm_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/khanna/HBM/PCIe-HBM_basic-prj/src/qdma_top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3289.086 ; gain = 344.609 ; free physical = 27706 ; free virtual = 53087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3289.086 ; gain = 344.609 ; free physical = 27706 ; free virtual = 53087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3289.086 ; gain = 344.609 ; free physical = 27706 ; free virtual = 53087
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3300.055 ; gain = 0.000 ; free physical = 27706 ; free virtual = 53087
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_hbm_0_0/qdma_hbm_bd_hbm_0_0/qdma_hbm_bd_hbm_0_0_in_context.xdc] for cell 'i_hbm_interface/hbm_0'
Finished Parsing XDC File [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_hbm_0_0/qdma_hbm_bd_hbm_0_0/qdma_hbm_bd_hbm_0_0_in_context.xdc] for cell 'i_hbm_interface/hbm_0'
Parsing XDC File [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_smartconnect_0_0/qdma_hbm_bd_smartconnect_0_0/qdma_hbm_bd_smartconnect_0_0_in_context.xdc] for cell 'i_hbm_interface/smartconnect_0'
Finished Parsing XDC File [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_smartconnect_0_0/qdma_hbm_bd_smartconnect_0_0/qdma_hbm_bd_smartconnect_0_0_in_context.xdc] for cell 'i_hbm_interface/smartconnect_0'
Parsing XDC File [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0_in_context.xdc] for cell 'i_hbm_interface/clk_wiz_0'
Finished Parsing XDC File [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0_in_context.xdc] for cell 'i_hbm_interface/clk_wiz_0'
Parsing XDC File [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_proc_sys_reset_0_0/qdma_hbm_bd_proc_sys_reset_0_0/qdma_hbm_bd_proc_sys_reset_0_0_in_context.xdc] for cell 'i_hbm_interface/proc_sys_reset_0'
Finished Parsing XDC File [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_proc_sys_reset_0_0/qdma_hbm_bd_proc_sys_reset_0_0/qdma_hbm_bd_proc_sys_reset_0_0_in_context.xdc] for cell 'i_hbm_interface/proc_sys_reset_0'
Parsing XDC File [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3354.168 ; gain = 0.000 ; free physical = 27735 ; free virtual = 53125
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3354.168 ; gain = 0.000 ; free physical = 27742 ; free virtual = 53132
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3354.168 ; gain = 409.691 ; free physical = 27764 ; free virtual = 53155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3362.172 ; gain = 417.695 ; free physical = 27764 ; free virtual = 53155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hbm_clk_n. (constraint file  /home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hbm_clk_n. (constraint file  /home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hbm_clk_p. (constraint file  /home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hbm_clk_p. (constraint file  /home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.gen/sources_1/bd/qdma_hbm_bd/ip/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0/qdma_hbm_bd_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for i_hbm_interface. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_hbm_interface/hbm_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_hbm_interface/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_hbm_interface/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_hbm_interface/proc_sys_reset_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3362.172 ; gain = 417.695 ; free physical = 27764 ; free virtual = 53155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3362.172 ; gain = 417.695 ; free physical = 27765 ; free virtual = 53157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (sys_reset_n_ibuf) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3362.172 ; gain = 417.695 ; free physical = 27768 ; free virtual = 53164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3861.902 ; gain = 917.426 ; free physical = 27313 ; free virtual = 52709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3862.902 ; gain = 918.426 ; free physical = 27313 ; free virtual = 52709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3873.910 ; gain = 929.434 ; free physical = 27305 ; free virtual = 52702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4034.723 ; gain = 1090.246 ; free physical = 27173 ; free virtual = 52570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4034.723 ; gain = 1090.246 ; free physical = 27173 ; free virtual = 52570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4034.723 ; gain = 1090.246 ; free physical = 27173 ; free virtual = 52570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4034.723 ; gain = 1090.246 ; free physical = 27173 ; free virtual = 52570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4034.723 ; gain = 1090.246 ; free physical = 27173 ; free virtual = 52570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4034.723 ; gain = 1090.246 ; free physical = 27173 ; free virtual = 52570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |qdma_hbm_bd_clk_wiz_0_0        |         1|
|2     |qdma_hbm_bd_hbm_0_0            |         1|
|3     |qdma_hbm_bd_proc_sys_reset_0_0 |         1|
|4     |qdma_hbm_bd_smartconnect_0_0   |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |qdma_hbm_bd_clk_wiz_0        |     1|
|2     |qdma_hbm_bd_hbm_0            |     1|
|3     |qdma_hbm_bd_proc_sys_reset_0 |     1|
|4     |qdma_hbm_bd_smartconnect_0   |     1|
|5     |IBUF                         |   899|
|6     |OBUF                         |   530|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 4034.723 ; gain = 1090.246 ; free physical = 27173 ; free virtual = 52570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4034.723 ; gain = 1025.164 ; free physical = 27166 ; free virtual = 52562
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 4034.723 ; gain = 1090.246 ; free physical = 27166 ; free virtual = 52562
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4034.723 ; gain = 0.000 ; free physical = 27329 ; free virtual = 52725
INFO: [Netlist 29-17] Analyzing 899 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4034.723 ; gain = 0.000 ; free physical = 27330 ; free virtual = 52727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 899 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 899 instances

Synth Design complete | Checksum: 18809b33
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 4034.723 ; gain = 2475.129 ; free physical = 27331 ; free virtual = 52728
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3168.774; main = 3120.693; forked = 242.917
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4757.707; main = 4006.988; forked = 915.801
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4034.723 ; gain = 0.000 ; free physical = 27332 ; free virtual = 52729
INFO: [Common 17-1381] The checkpoint '/home/khanna/HBM/PCIe-HBM_basic-prj/vivado_gen/pcie-hbm_sim/pcie-hbm_sim.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 16:49:19 2025...
