<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0 Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0 Union Reference</h1><!-- doxytag: class="cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0" -->
<p><a class="el" href="unioncvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0.html" title="cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0">cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0</a>  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cvmx-bbp-defs_8h_source.html">cvmx-bbp-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0_1_1cvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0__s.html">cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0_s</a></td></tr>
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0.html#abf3370d704d03cc4023a184c41a58bc2">u32</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0_1_1cvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0__s.html">cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0::cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0.html#a4ef32eba527b414ede0d844241f31cdc">s</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0_1_1cvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0__s.html">cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0.html#a05b5cf6c662893014474901d880164a5">cnf71xx</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p><a class="el" href="unioncvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0.html" title="cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0">cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0</a> </p>
<p>$BBP_RX0_RFIF_DMA_WR_0_START_ADDR1 = 0x34+0x830000 RegType=(NCB32b) $BBP_RX0_RFIF_DMA_WR_1_START_ADDR1 = 0x34+0x830400 RegType=(NCB32b) $BBP_RX0_ULFE_DMA_RD_START_ADDR1 = 0x34+0x830800 RegType=(NCB32b) $BBP_RX0_ULFE_DMA_WR_START_ADDR1 = 0x34+0x830c00 RegType=(NCB32b) $BBP_RX0_RACH_DMA_RD_START_ADDR1 = 0x34+0x831000 RegType=(NCB32b) $BBP_RX0_RACH_DMA_WR_0_START_ADDR1 = 0x34+0x831400 RegType=(NCB32b) $BBP_RX0_RACH_DMA_WR_1_START_ADDR1 = 0x34+0x831800 RegType=(NCB32b) $BBP_RX0_DFTDMP_DMA_RD_START_ADDR1 = 0x34+0x831C00 RegType=(NCB32b) $BBP_RX0_DFTDMP_DMA_WR_START_ADDR1 = 0x34+0x832000 RegType=(NCB32b) $BBP_RX0_EXT_DMA_RD_START_ADDR1 = 0x34+0x832400 RegType=(NCB32b) $BBP_RX0_EXT_DMA_WR_START_ADDR1 = 0x34+0x832800 RegType=(NCB32b) $BBP_RX0_INT_DMA_RD_START_ADDR1 = 0x34+0x832C00 RegType=(NCB32b) $BBP_RX0_INT_DMA_WR_START_ADDR1 = 0x34+0x833000 RegType=(NCB32b) $BBP_RX0_INSTR_DMA_WR_START_ADDR1 = 0x34+0x833400 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_RD_START_ADDR1 = 0x34+0x850000 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_RD_HQ_START_ADDR1 = 0x34+0x850400 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_WR_START_ADDR1 = 0x34+0x850800 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_WR_SB_START_ADDR1 = 0x34+0x850C00 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_WR_HQ_START_ADDR1 = 0x34+0x851000 RegType=(NCB32b) $BBP_RX1_VDEC_DMA_RD_START_ADDR1 = 0x34+0x851400 RegType=(NCB32b) $BBP_RX1_VDEC_DMA_WR_START_ADDR1 = 0x34+0x851800 RegType=(NCB32b) $BBP_RX1_EXT_DMA_RD_START_ADDR1 = 0x34+0x851C00 RegType=(NCB32b) $BBP_RX1_EXT_DMA_WR_START_ADDR1 = 0x34+0x852000 RegType=(NCB32b) $BBP_RX1_HARQ_DMA_DMA_RD_START_ADDR1 = 0x34+0x852400 RegType=(NCB32b) $BBP_RX1_HARQ_DMA_DMA_WR_START_ADDR1 = 0x34+0x852800 RegType=(NCB32b) $BBP_RX1_INT_DMA_RD_START_ADDR1 = 0x34+0x852C00 RegType=(NCB32b) $BBP_RX1_INT_DMA_WR_START_ADDR1 = 0x34+0x853000 RegType=(NCB32b) $BBP_RX1_INSTR_DMA_WR_START_ADDR1 = 0x34+0x853400 RegType=(NCB32b) $BBP_TX_RFIF_DMA_RD_0_START_ADDR1 = 0x34+0x870000 RegType=(NCB32b) $BBP_TX_RFIF_DMA_RD_1_START_ADDR1 = 0x34+0x870400 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_RD_TB0_START_ADDR1 = 0x34+0x870800 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_RD_TB1_START_ADDR1 = 0x34+0x870C00 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_WR_TB0_START_ADDR1 = 0x34+0x871000 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_WR_TB1_START_ADDR1 = 0x34+0x871400 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_WR_CCH_START_ADDR1 = 0x34+0x871800 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_RD_0_START_ADDR1 = 0x34+0x871C00 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_RD_1_START_ADDR1 = 0x34+0x872000 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_RD_RM_START_ADDR1 = 0x34+0x872400 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_WR_0_START_ADDR1 = 0x34+0x872800 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_WR_1_START_ADDR1 = 0x34+0x872C00 RegType=(NCB32b) $BBP_TX_EXT_DMA_RD_START_ADDR1 = 0x34+0x873000 RegType=(NCB32b) $BBP_TX_EXT_DMA_WR_START_ADDR1 = 0x34+0x873400 RegType=(NCB32b) $BBP_TX_INT_DMA_RD_START_ADDR1 = 0x34+0x873800 RegType=(NCB32b) $BBP_TX_INT_DMA_WR_START_ADDR1 = 0x34+0x873C00 RegType=(NCB32b) $BBP_TX_INSTR_DMA_WR_START_ADDR1 = 0x34+0x874000 RegType=(NCB32b) -------------------------------------------------------------------------------------------------------------------------------------- Bit Field Field Reset Typical Field Verif Pos Name Type Value Value Description Type ----------------------------------------------------------------------------------------------------------+------------------------------ &lt;23:0&gt; ADDR R/W X X Transfer Start Address1 | $PR Specifies the start address of the HMM transfer. This address is either the source address or target address of the transfer depending on the HMM type. This register is only valid if the HMM port is an interleaved port. This register specifies the starting address of the 2nd data stream. &lt;31:24&gt; RSVD RAZ 0 0 reserved. | $PR -----------------------------------------------------------------------------------------------------------------------------------</p>
<p>$BBP_RX0_RFIF_DMA_WR_0_START_ADDR2 = 0x38+0x830000 RegType=(NCB32b) $BBP_RX0_RFIF_DMA_WR_1_START_ADDR2 = 0x38+0x830400 RegType=(NCB32b) $BBP_RX0_ULFE_DMA_RD_START_ADDR2 = 0x38+0x830800 RegType=(NCB32b) $BBP_RX0_ULFE_DMA_WR_START_ADDR2 = 0x38+0x830c00 RegType=(NCB32b) $BBP_RX0_RACH_DMA_RD_START_ADDR2 = 0x38+0x831000 RegType=(NCB32b) $BBP_RX0_RACH_DMA_WR_0_START_ADDR2 = 0x38+0x831400 RegType=(NCB32b) $BBP_RX0_RACH_DMA_WR_1_START_ADDR2 = 0x38+0x831800 RegType=(NCB32b) $BBP_RX0_DFTDMP_DMA_RD_START_ADDR2 = 0x38+0x831C00 RegType=(NCB32b) $BBP_RX0_DFTDMP_DMA_WR_START_ADDR2 = 0x38+0x832000 RegType=(NCB32b) $BBP_RX0_EXT_DMA_RD_START_ADDR2 = 0x38+0x832400 RegType=(NCB32b) $BBP_RX0_EXT_DMA_WR_START_ADDR2 = 0x38+0x832800 RegType=(NCB32b) $BBP_RX0_INT_DMA_RD_START_ADDR2 = 0x38+0x832C00 RegType=(NCB32b) $BBP_RX0_INT_DMA_WR_START_ADDR2 = 0x38+0x833000 RegType=(NCB32b) $BBP_RX0_INSTR_DMA_WR_START_ADDR2 = 0x38+0x833400 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_RD_START_ADDR2 = 0x38+0x850000 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_RD_HQ_START_ADDR2 = 0x38+0x850400 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_WR_START_ADDR2 = 0x38+0x850800 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_WR_SB_START_ADDR2 = 0x38+0x850C00 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_WR_HQ_START_ADDR2 = 0x38+0x851000 RegType=(NCB32b) $BBP_RX1_VDEC_DMA_RD_START_ADDR2 = 0x38+0x851400 RegType=(NCB32b) $BBP_RX1_VDEC_DMA_WR_START_ADDR2 = 0x38+0x851800 RegType=(NCB32b) $BBP_RX1_EXT_DMA_RD_START_ADDR2 = 0x38+0x851C00 RegType=(NCB32b) $BBP_RX1_EXT_DMA_WR_START_ADDR2 = 0x38+0x852000 RegType=(NCB32b) $BBP_RX1_HARQ_DMA_DMA_RD_START_ADDR2 = 0x38+0x852400 RegType=(NCB32b) $BBP_RX1_HARQ_DMA_DMA_WR_START_ADDR2 = 0x38+0x852800 RegType=(NCB32b) $BBP_RX1_INT_DMA_RD_START_ADDR2 = 0x38+0x852C00 RegType=(NCB32b) $BBP_RX1_INT_DMA_WR_START_ADDR2 = 0x38+0x853000 RegType=(NCB32b) $BBP_RX1_INSTR_DMA_WR_START_ADDR2 = 0x38+0x853400 RegType=(NCB32b) $BBP_TX_RFIF_DMA_RD_0_START_ADDR2 = 0x38+0x870000 RegType=(NCB32b) $BBP_TX_RFIF_DMA_RD_1_START_ADDR2 = 0x38+0x870400 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_RD_TB0_START_ADDR2 = 0x38+0x870800 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_RD_TB1_START_ADDR2 = 0x38+0x870C00 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_WR_TB0_START_ADDR2 = 0x38+0x871000 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_WR_TB1_START_ADDR2 = 0x38+0x871400 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_WR_CCH_START_ADDR2 = 0x38+0x871800 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_RD_0_START_ADDR2 = 0x38+0x871C00 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_RD_1_START_ADDR2 = 0x38+0x872000 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_RD_RM_START_ADDR2 = 0x38+0x872400 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_WR_0_START_ADDR2 = 0x38+0x872800 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_WR_1_START_ADDR2 = 0x38+0x872C00 RegType=(NCB32b) $BBP_TX_EXT_DMA_RD_START_ADDR2 = 0x38+0x873000 RegType=(NCB32b) $BBP_TX_EXT_DMA_WR_START_ADDR2 = 0x38+0x873400 RegType=(NCB32b) $BBP_TX_INT_DMA_RD_START_ADDR2 = 0x38+0x873800 RegType=(NCB32b) $BBP_TX_INT_DMA_WR_START_ADDR2 = 0x38+0x873C00 RegType=(NCB32b) $BBP_TX_INSTR_DMA_WR_START_ADDR2 = 0x38+0x874000 RegType=(NCB32b) -------------------------------------------------------------------------------------------------------------------------------------- Bit Field Field Reset Typical Field Verif Pos Name Type Value Value Description Type ----------------------------------------------------------------------------------------------------------+--------------------------- &lt;23:0&gt; ADDR R/W X X Transfer Start Address2 | $PR Specifies the start address of the HMM transfer. This address is either the source address or target address of the transfer depending on the HMM type. This register is only valid if the HMM port is an interleaved port. This register specifies the starting address of the 3rd data stream. &lt;31:24&gt; RSVD RAZ 0 0 reserved. | $PR --------------------------------------------------------------------------------------------------------------------------------------</p>
<p>$BBP_RX0_RFIF_DMA_WR_0_START_ADDR3 = 0x3c+0x830000 RegType=(NCB32b) $BBP_RX0_RFIF_DMA_WR_1_START_ADDR3 = 0x3c+0x830400 RegType=(NCB32b) $BBP_RX0_ULFE_DMA_RD_START_ADDR3 = 0x3c+0x830800 RegType=(NCB32b) $BBP_RX0_ULFE_DMA_WR_START_ADDR3 = 0x3c+0x830c00 RegType=(NCB32b) $BBP_RX0_RACH_DMA_RD_START_ADDR3 = 0x3c+0x831000 RegType=(NCB32b) $BBP_RX0_RACH_DMA_WR_0_START_ADDR3 = 0x3c+0x831400 RegType=(NCB32b) $BBP_RX0_RACH_DMA_WR_1_START_ADDR3 = 0x3c+0x831800 RegType=(NCB32b) $BBP_RX0_DFTDMP_DMA_RD_START_ADDR3 = 0x3c+0x831C00 RegType=(NCB32b) $BBP_RX0_DFTDMP_DMA_WR_START_ADDR3 = 0x3c+0x832000 RegType=(NCB32b) $BBP_RX0_EXT_DMA_RD_START_ADDR3 = 0x3c+0x832400 RegType=(NCB32b) $BBP_RX0_EXT_DMA_WR_START_ADDR3 = 0x3c+0x832800 RegType=(NCB32b) $BBP_RX0_INT_DMA_RD_START_ADDR3 = 0x3c+0x832C00 RegType=(NCB32b) $BBP_RX0_INT_DMA_WR_START_ADDR3 = 0x3c+0x833000 RegType=(NCB32b) $BBP_RX0_INSTR_DMA_WR_START_ADDR3 = 0x3c+0x833400 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_RD_START_ADDR3 = 0x3c+0x850000 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_RD_HQ_START_ADDR3 = 0x3c+0x850400 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_WR_START_ADDR3 = 0x3c+0x850800 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_WR_SB_START_ADDR3 = 0x3c+0x850C00 RegType=(NCB32b) $BBP_RX1_TURBODEC_DMA_WR_HQ_START_ADDR3 = 0x3c+0x851000 RegType=(NCB32b) $BBP_RX1_VDEC_DMA_RD_START_ADDR3 = 0x3c+0x851400 RegType=(NCB32b) $BBP_RX1_VDEC_DMA_WR_START_ADDR3 = 0x3c+0x851800 RegType=(NCB32b) $BBP_RX1_EXT_DMA_RD_START_ADDR3 = 0x3c+0x851C00 RegType=(NCB32b) $BBP_RX1_EXT_DMA_WR_START_ADDR3 = 0x3c+0x852000 RegType=(NCB32b) $BBP_RX1_HARQ_DMA_DMA_RD_START_ADDR3 = 0x3c+0x852400 RegType=(NCB32b) $BBP_RX1_HARQ_DMA_DMA_WR_START_ADDR3 = 0x3c+0x852800 RegType=(NCB32b) $BBP_RX1_INT_DMA_RD_START_ADDR3 = 0x3c+0x852C00 RegType=(NCB32b) $BBP_RX1_INT_DMA_WR_START_ADDR3 = 0x3c+0x853000 RegType=(NCB32b) $BBP_RX1_INSTR_DMA_WR_START_ADDR3 = 0x3c+0x853400 RegType=(NCB32b) $BBP_TX_RFIF_DMA_RD_0_START_ADDR3 = 0x3c+0x870000 RegType=(NCB32b) $BBP_TX_RFIF_DMA_RD_1_START_ADDR3 = 0x3c+0x870400 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_RD_TB0_START_ADDR3 = 0x3c+0x870800 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_RD_TB1_START_ADDR3 = 0x3c+0x870C00 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_WR_TB0_START_ADDR3 = 0x3c+0x871000 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_WR_TB1_START_ADDR3 = 0x3c+0x871400 RegType=(NCB32b) $BBP_TX_LTEENC_DMA_WR_CCH_START_ADDR3 = 0x3c+0x871800 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_RD_0_START_ADDR3 = 0x3c+0x871C00 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_RD_1_START_ADDR3 = 0x3c+0x872000 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_RD_RM_START_ADDR3 = 0x3c+0x872400 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_WR_0_START_ADDR3 = 0x3c+0x872800 RegType=(NCB32b) $BBP_TX_IFFTPAPR_DMA_WR_1_START_ADDR3 = 0x3c+0x872C00 RegType=(NCB32b) $BBP_TX_EXT_DMA_RD_START_ADDR3 = 0x3c+0x873000 RegType=(NCB32b) $BBP_TX_EXT_DMA_WR_START_ADDR3 = 0x3c+0x873400 RegType=(NCB32b) $BBP_TX_INT_DMA_RD_START_ADDR3 = 0x3c+0x873800 RegType=(NCB32b) $BBP_TX_INT_DMA_WR_START_ADDR3 = 0x3c+0x873C00 RegType=(NCB32b) $BBP_TX_INSTR_DMA_WR_START_ADDR3 = 0x3c+0x874000 RegType=(NCB32b) -------------------------------------------------------------------------------------------------------------------------------------- Bit Field Field Reset Typical Field Verif Pos Name Type Value Value Description Type ----------------------------------------------------------------------------------------------------------+--------------------------- &lt;23:0&gt; ADDR R/W X X Transfer Start Address3 | $PR Specifies the start address of the HMM transfer. This address is either the source address or target address of the transfer depending on the HMM type. This register is only valid if the HMM port is an interleaved port. This register specifies the starting address of the 4th data stream. &lt;31:24&gt; RSVD RAZ 0 0 reserved. | $PR --------------------------------------------------------------------------------------------------------------------------------------</p>
<p>Circular Buffer Start Address 0/1/2/3 (r/w) The Circular Buffer Start Address register is a pointer that indicates the lower bound of the circular buffer. If circular buffer function is enabled and if the address exceeds the Circular Buffer End Address, the HMM resets the address for either DMA Reads or DMA Writes to this value. This value applies to all entries in the Transfer Queue. The Circular Buffer Start/End Addresses are not queued. Programmers must wait until the HMM finishes all transactions before changing this register.</p>
<p>The Circular Buffer Start Address Setup 0 is used for a single HMM Read/Write Buffer. The 1/2/3 are used for the 4:1 Interleaved Buffer</p>
<p>Note: There are no Interleaved HMM ports in Endor. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a05b5cf6c662893014474901d880164a5"></a><!-- doxytag: member="cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0::cnf71xx" ref="a05b5cf6c662893014474901d880164a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0_1_1cvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0__s.html">cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0_s</a> <a class="el" href="unioncvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0.html#a05b5cf6c662893014474901d880164a5">cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0::cnf71xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ef32eba527b414ede0d844241f31cdc"></a><!-- doxytag: member="cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0::s" ref="a4ef32eba527b414ede0d844241f31cdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0_1_1cvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0__s.html">cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0::cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0_s</a>  <a class="el" href="unioncvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0.html#a4ef32eba527b414ede0d844241f31cdc">cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abf3370d704d03cc4023a184c41a58bc2"></a><!-- doxytag: member="cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0::u32" ref="abf3370d704d03cc4023a184c41a58bc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="unioncvmx__bbp__rx0__rfif__dma__wr__0__cbuf__start__addr0.html#abf3370d704d03cc4023a184c41a58bc2">cvmx_bbp_rx0_rfif_dma_wr_0_cbuf_start_addr0::u32</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-bbp-defs_8h_source.html">cvmx-bbp-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
