0.7
2020.2
May 22 2024
19:03:11
C:/Users/Adarsh Venugopal/Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/4X1_MUX/4X1_MUX.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/Adarsh Venugopal/Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/4X1_MUX/4X1_MUX.srcs/sources_1/new/Top_Module.v,1723111563,verilog,,,,Top_Module,,,,,,,,
C:/Users/Adarsh Venugopal/Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/ASSGT/4X1_MUX.v,1723309269,verilog,,C:/Users/Adarsh Venugopal/Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/4X1_MUX/4X1_MUX.srcs/sources_1/new/Top_Module.v,,mux4x1,,,,,,,,
