Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 01:24:12 2020
| Host         : DESKTOP-BIG8F3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.400        0.000                      0                  654        0.163        0.000                      0                  654        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.400        0.000                      0                  654        0.163        0.000                      0                  654        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 M_switch_tester_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_stored_a_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 0.670ns (10.779%)  route 5.546ns (89.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.619     5.203    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  M_switch_tester_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518     5.721 f  M_switch_tester_q_reg[1]_rep/Q
                         net (fo=187, routed)         4.838    10.559    manual/FSM_sequential_M_brain_q_reg[1]_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I2_O)        0.152    10.711 r  manual/M_stored_a_q[7]_i_1__0/O
                         net (fo=2, routed)           0.708    11.419    manual/M_manual_dip_input[7]
    SLICE_X61Y79         FDRE                                         r  manual/M_stored_a_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.497    14.901    manual/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  manual/M_stored_a_q_reg[7]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X61Y79         FDRE (Setup_fdre_C_D)       -0.305    14.819    manual/M_stored_a_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -11.419    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 M_switch_tester_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_stored_b_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 0.668ns (10.866%)  route 5.480ns (89.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.619     5.203    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  M_switch_tester_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518     5.721 f  M_switch_tester_q_reg[1]_rep/Q
                         net (fo=187, routed)         4.211     9.932    manual/FSM_sequential_M_brain_q_reg[1]_0
    SLICE_X64Y75         LUT3 (Prop_lut3_I2_O)        0.150    10.082 r  manual/M_stored_alufn_q[1]_i_1__0/O
                         net (fo=3, routed)           1.269    11.351    manual/M_manual_dip_input[1]
    SLICE_X61Y71         FDRE                                         r  manual/M_stored_b_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.496    14.900    manual/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  manual/M_stored_b_q_reg[1]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)       -0.297    14.826    manual/M_stored_b_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 M_switch_tester_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_stored_b_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.670ns (11.072%)  route 5.381ns (88.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.619     5.203    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  M_switch_tester_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518     5.721 f  M_switch_tester_q_reg[1]_rep/Q
                         net (fo=187, routed)         4.838    10.559    manual/FSM_sequential_M_brain_q_reg[1]_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I2_O)        0.152    10.711 r  manual/M_stored_a_q[7]_i_1__0/O
                         net (fo=2, routed)           0.544    11.254    manual/M_manual_dip_input[7]
    SLICE_X62Y78         FDRE                                         r  manual/M_stored_b_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.497    14.901    manual/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  manual/M_stored_b_q_reg[7]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)       -0.305    14.819    manual/M_stored_b_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 M_switch_tester_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_stored_a_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.668ns (11.017%)  route 5.395ns (88.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.619     5.203    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  M_switch_tester_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518     5.721 f  M_switch_tester_q_reg[1]_rep/Q
                         net (fo=187, routed)         4.238     9.959    manual/FSM_sequential_M_brain_q_reg[1]_0
    SLICE_X62Y78         LUT3 (Prop_lut3_I2_O)        0.150    10.109 r  manual/M_stored_a_q[9]_i_1__0/O
                         net (fo=2, routed)           1.158    11.266    manual/M_manual_dip_input[9]
    SLICE_X61Y79         FDRE                                         r  manual/M_stored_a_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.497    14.901    manual/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  manual/M_stored_a_q_reg[9]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X61Y79         FDRE (Setup_fdre_C_D)       -0.260    14.864    manual/M_stored_a_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_stored_j_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.552ns (25.540%)  route 4.525ns (74.460%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.625     5.209    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.811     6.476    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.033    buttoncond_gen_0[2].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.157 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.548     7.705    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.273    buttondetector_gen_0[2].buttondetector/M_buttondetector_in[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.150     8.423 f  buttondetector_gen_0[2].buttondetector/M_switch_tester_q[1]_i_3/O
                         net (fo=5, routed)           0.730     9.153    buttondetector_gen_0[1].buttondetector/M_switch_tester_q_reg[1]
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.326     9.479 f  buttondetector_gen_0[1].buttondetector/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=4, routed)           0.653    10.132    auto/slowclock/M_auto_start
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.256 r  auto/slowclock/M_stored_alufn_auto_q[5]_i_1/O
                         net (fo=7, routed)           0.488    10.745    auto/slowclock/M_alufn_op_q_reg[4][0]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.124    10.869 r  auto/slowclock/M_stored_j_q[4]_i_1/O
                         net (fo=5, routed)           0.417    11.286    auto/M_stored_j_d
    SLICE_X63Y67         FDRE                                         r  auto/M_stored_j_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.501    14.905    auto/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  auto/M_stored_j_q_reg[2]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.937    auto/M_stored_j_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 M_switch_tester_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_stored_a_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 0.642ns (10.390%)  route 5.537ns (89.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.619     5.203    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  M_switch_tester_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.518     5.721 f  M_switch_tester_q_reg[1]_rep/Q
                         net (fo=187, routed)         4.838    10.559    manual/FSM_sequential_M_brain_q_reg[1]_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I2_O)        0.124    10.683 r  manual/M_stored_a_q[6]_i_1__0/O
                         net (fo=2, routed)           0.699    11.382    manual/M_manual_dip_input[6]
    SLICE_X61Y79         FDRE                                         r  manual/M_stored_a_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.497    14.901    manual/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  manual/M_stored_a_q_reg[6]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X61Y79         FDRE (Setup_fdre_C_D)       -0.067    15.057    manual/M_stored_a_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_stored_j_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.552ns (25.702%)  route 4.487ns (74.298%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.625     5.209    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.811     6.476    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.033    buttoncond_gen_0[2].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.157 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.548     7.705    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.273    buttondetector_gen_0[2].buttondetector/M_buttondetector_in[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.150     8.423 f  buttondetector_gen_0[2].buttondetector/M_switch_tester_q[1]_i_3/O
                         net (fo=5, routed)           0.730     9.153    buttondetector_gen_0[1].buttondetector/M_switch_tester_q_reg[1]
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.326     9.479 f  buttondetector_gen_0[1].buttondetector/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=4, routed)           0.653    10.132    auto/slowclock/M_auto_start
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.256 r  auto/slowclock/M_stored_alufn_auto_q[5]_i_1/O
                         net (fo=7, routed)           0.488    10.745    auto/slowclock/M_alufn_op_q_reg[4][0]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.124    10.869 r  auto/slowclock/M_stored_j_q[4]_i_1/O
                         net (fo=5, routed)           0.379    11.248    auto/M_stored_j_d
    SLICE_X62Y67         FDRE                                         r  auto/M_stored_j_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.501    14.905    auto/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  auto/M_stored_j_q_reg[0]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.937    auto/M_stored_j_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_stored_j_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.552ns (25.702%)  route 4.487ns (74.298%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.625     5.209    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.811     6.476    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.033    buttoncond_gen_0[2].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.157 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.548     7.705    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.273    buttondetector_gen_0[2].buttondetector/M_buttondetector_in[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.150     8.423 f  buttondetector_gen_0[2].buttondetector/M_switch_tester_q[1]_i_3/O
                         net (fo=5, routed)           0.730     9.153    buttondetector_gen_0[1].buttondetector/M_switch_tester_q_reg[1]
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.326     9.479 f  buttondetector_gen_0[1].buttondetector/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=4, routed)           0.653    10.132    auto/slowclock/M_auto_start
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.256 r  auto/slowclock/M_stored_alufn_auto_q[5]_i_1/O
                         net (fo=7, routed)           0.488    10.745    auto/slowclock/M_alufn_op_q_reg[4][0]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.124    10.869 r  auto/slowclock/M_stored_j_q[4]_i_1/O
                         net (fo=5, routed)           0.379    11.248    auto/M_stored_j_d
    SLICE_X62Y67         FDSE                                         r  auto/M_stored_j_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.501    14.905    auto/clk_IBUF_BUFG
    SLICE_X62Y67         FDSE                                         r  auto/M_stored_j_q_reg[1]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDSE (Setup_fdse_C_CE)      -0.205    14.937    auto/M_stored_j_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_stored_j_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.552ns (25.702%)  route 4.487ns (74.298%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.625     5.209    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.811     6.476    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.033    buttoncond_gen_0[2].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.157 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.548     7.705    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.273    buttondetector_gen_0[2].buttondetector/M_buttondetector_in[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.150     8.423 f  buttondetector_gen_0[2].buttondetector/M_switch_tester_q[1]_i_3/O
                         net (fo=5, routed)           0.730     9.153    buttondetector_gen_0[1].buttondetector/M_switch_tester_q_reg[1]
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.326     9.479 f  buttondetector_gen_0[1].buttondetector/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=4, routed)           0.653    10.132    auto/slowclock/M_auto_start
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.256 r  auto/slowclock/M_stored_alufn_auto_q[5]_i_1/O
                         net (fo=7, routed)           0.488    10.745    auto/slowclock/M_alufn_op_q_reg[4][0]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.124    10.869 r  auto/slowclock/M_stored_j_q[4]_i_1/O
                         net (fo=5, routed)           0.379    11.248    auto/M_stored_j_d
    SLICE_X62Y67         FDRE                                         r  auto/M_stored_j_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.501    14.905    auto/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  auto/M_stored_j_q_reg[3]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.937    auto/M_stored_j_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_stored_j_q_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.552ns (25.702%)  route 4.487ns (74.298%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.625     5.209    buttoncond_gen_0[2].buttoncond/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.811     6.476    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.600 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.033    buttoncond_gen_0[2].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.157 f  buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.548     7.705    buttoncond_gen_0[2].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.829 r  buttoncond_gen_0[2].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.444     8.273    buttondetector_gen_0[2].buttondetector/M_buttondetector_in[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.150     8.423 f  buttondetector_gen_0[2].buttondetector/M_switch_tester_q[1]_i_3/O
                         net (fo=5, routed)           0.730     9.153    buttondetector_gen_0[1].buttondetector/M_switch_tester_q_reg[1]
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.326     9.479 f  buttondetector_gen_0[1].buttondetector/FSM_onehot_M_current_ab_q[5]_i_3/O
                         net (fo=4, routed)           0.653    10.132    auto/slowclock/M_auto_start
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.256 r  auto/slowclock/M_stored_alufn_auto_q[5]_i_1/O
                         net (fo=7, routed)           0.488    10.745    auto/slowclock/M_alufn_op_q_reg[4][0]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.124    10.869 r  auto/slowclock/M_stored_j_q[4]_i_1/O
                         net (fo=5, routed)           0.379    11.248    auto/M_stored_j_d
    SLICE_X62Y67         FDSE                                         r  auto/M_stored_j_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.501    14.905    auto/clk_IBUF_BUFG
    SLICE_X62Y67         FDSE                                         r  auto/M_stored_j_q_reg[4]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDSE (Setup_fdse_C_CE)      -0.205    14.937    auto/M_stored_j_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  3.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 manual/M_stored_alufn_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_check/M_stored_alufn_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.528    manual/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  manual/M_stored_alufn_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  manual/M_stored_alufn_q_reg[4]/Q
                         net (fo=3, routed)           0.081     1.749    auto/M_stored_alufn_q_reg[5]_0[4]
    SLICE_X62Y70         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  auto/M_stored_alufn_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    error_check/D[4]
    SLICE_X62Y70         FDRE                                         r  error_check/M_stored_alufn_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.852     2.042    error_check/clk_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  error_check/M_stored_alufn_q_reg[4]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X62Y70         FDRE (Hold_fdre_C_D)         0.091     1.632    error_check/M_stored_alufn_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 manual/M_stored_alufn_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_check/M_stored_alufn_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.528    manual/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  manual/M_stored_alufn_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  manual/M_stored_alufn_q_reg[3]/Q
                         net (fo=3, routed)           0.162     1.831    auto/M_stored_alufn_q_reg[5]_0[3]
    SLICE_X60Y70         LUT5 (Prop_lut5_I3_O)        0.045     1.876 r  auto/M_stored_alufn_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    error_check/D[3]
    SLICE_X60Y70         FDRE                                         r  error_check/M_stored_alufn_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.850     2.040    error_check/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  error_check/M_stored_alufn_q_reg[3]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.120     1.661    error_check/M_stored_alufn_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 auto/FSM_onehot_M_current_ab_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_stored_b_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.883%)  route 0.190ns (50.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.583     1.527    auto/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  auto/FSM_onehot_M_current_ab_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  auto/FSM_onehot_M_current_ab_q_reg[5]/Q
                         net (fo=8, routed)           0.190     1.858    auto/FSM_onehot_M_current_ab_q_reg_n_0_[5]
    SLICE_X60Y72         LUT3 (Prop_lut3_I1_O)        0.048     1.906 r  auto/M_stored_b_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    auto/M_stored_b_q[1]_i_1_n_0
    SLICE_X60Y72         FDRE                                         r  auto/M_stored_b_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.849     2.038    auto/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  auto/M_stored_b_q_reg[1]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.131     1.690    auto/M_stored_b_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 auto/FSM_onehot_M_current_ab_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_stored_b_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.149%)  route 0.196ns (50.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.583     1.527    auto/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  auto/FSM_onehot_M_current_ab_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  auto/FSM_onehot_M_current_ab_q_reg[5]/Q
                         net (fo=8, routed)           0.196     1.863    auto/FSM_onehot_M_current_ab_q_reg_n_0_[5]
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.048     1.911 r  auto/M_stored_b_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    auto/M_stored_b_q[0]_i_1_n_0
    SLICE_X60Y71         FDRE                                         r  auto/M_stored_b_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.850     2.039    auto/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  auto/M_stored_b_q_reg[0]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.131     1.691    auto/M_stored_b_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 auto/M_alufn_op_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_alufn_op_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.583     1.527    auto/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  auto/M_alufn_op_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.128     1.655 f  auto/M_alufn_op_q_reg[4]/Q
                         net (fo=21, routed)          0.086     1.741    auto/M_alufn_op_q_reg_n_0_[4]
    SLICE_X61Y70         LUT4 (Prop_lut4_I3_O)        0.099     1.840 r  auto/g0_b0/O
                         net (fo=1, routed)           0.000     1.840    auto/g0_b0_n_0
    SLICE_X61Y70         FDRE                                         r  auto/M_alufn_op_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.850     2.040    auto/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  auto/M_alufn_op_q_reg[0]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.091     1.618    auto/M_alufn_op_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 auto/FSM_onehot_M_current_ab_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_stored_b_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.483%)  route 0.190ns (50.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.583     1.527    auto/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  auto/FSM_onehot_M_current_ab_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  auto/FSM_onehot_M_current_ab_q_reg[5]/Q
                         net (fo=8, routed)           0.190     1.858    auto/FSM_onehot_M_current_ab_q_reg_n_0_[5]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.903 r  auto/M_stored_b_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.903    auto/M_stored_b_q[11]_i_1_n_0
    SLICE_X60Y72         FDRE                                         r  auto/M_stored_b_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.849     2.038    auto/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  auto/M_stored_b_q_reg[11]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.121     1.680    auto/M_stored_b_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 manual/M_stored_alufn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_check/M_stored_alufn_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.319%)  route 0.163ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.528    manual/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  manual/M_stored_alufn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  manual/M_stored_alufn_q_reg[0]/Q
                         net (fo=3, routed)           0.163     1.832    auto/M_stored_alufn_q_reg[5]_0[0]
    SLICE_X59Y70         LUT5 (Prop_lut5_I4_O)        0.045     1.877 r  auto/M_stored_alufn_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    error_check/D[0]
    SLICE_X59Y70         FDRE                                         r  error_check/M_stored_alufn_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.850     2.040    error_check/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  error_check/M_stored_alufn_q_reg[0]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.091     1.652    error_check/M_stored_alufn_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 manual/M_stored_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_check/M_stored_b_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.757%)  route 0.148ns (44.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.582     1.526    manual/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  manual/M_stored_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  manual/M_stored_b_q_reg[0]/Q
                         net (fo=3, routed)           0.148     1.814    manual/M_stored_b_q_reg[15]_0[0]
    SLICE_X59Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.859 r  manual/M_stored_b_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    error_check/M_stored_b_q_reg[14]_4[0]
    SLICE_X59Y70         FDRE                                         r  error_check/M_stored_b_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.850     2.040    error_check/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  error_check/M_stored_b_q_reg[0]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.092     1.633    error_check/M_stored_b_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 manual/M_stored_a_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_check/M_stored_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.895%)  route 0.147ns (44.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.582     1.526    manual/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  manual/M_stored_a_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  manual/M_stored_a_q_reg[15]/Q
                         net (fo=3, routed)           0.147     1.814    auto/M_stored_a_q_reg[15]_2[9]
    SLICE_X59Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  auto/M_stored_a_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    error_check/M_stored_a_q_reg[15]_2[12]
    SLICE_X59Y71         FDRE                                         r  error_check/M_stored_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.850     2.039    error_check/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  error_check/M_stored_a_q_reg[15]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.091     1.631    error_check/M_stored_a_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 auto/FSM_onehot_M_current_ab_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_stored_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.749%)  route 0.196ns (51.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.583     1.527    auto/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  auto/FSM_onehot_M_current_ab_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  auto/FSM_onehot_M_current_ab_q_reg[5]/Q
                         net (fo=8, routed)           0.196     1.863    auto/FSM_onehot_M_current_ab_q_reg_n_0_[5]
    SLICE_X60Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.908 r  auto/M_stored_a_q[15]_i_2/O
                         net (fo=1, routed)           0.000     1.908    auto/M_stored_a_q[15]_i_2_n_0
    SLICE_X60Y71         FDRE                                         r  auto/M_stored_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.850     2.039    auto/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  auto/M_stored_a_q_reg[15]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.120     1.680    auto/M_stored_a_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y65   M_switch_tester_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y65   M_switch_tester_q_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y64   M_switch_tester_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y65   M_switch_tester_q_reg[1]_rep/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   auto/FSM_onehot_M_current_ab_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   auto/FSM_onehot_M_current_ab_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y71   auto/FSM_onehot_M_current_ab_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y71   auto/FSM_onehot_M_current_ab_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y71   auto/FSM_onehot_M_current_ab_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y76   error_check/M_stored_b_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   error_check/M_stored_b_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y73   error_check/M_stored_b_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   manual/M_stored_a_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   auto/M_stored_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   auto/M_stored_a_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   auto/M_stored_a_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   error_check/M_stored_b_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   manual/M_stored_b_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   manual/M_stored_b_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   auto/M_alufn_op_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   auto/M_alufn_op_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   auto/M_alufn_op_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   auto/M_alufn_op_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   auto/M_alufn_op_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y69   auto/slowClockEdge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[2]/C



