// Seed: 4097691552
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    input tri0 id_4,
    output wire id_5
);
endmodule
module module_1 #(
    parameter id_3 = 32'd35,
    parameter id_8 = 32'd91
) (
    input wand id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri _id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    input wor id_7,
    input wand _id_8,
    input uwire id_9,
    output tri0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    output tri1 id_13
);
  assign id_2 = id_6;
  wire [1  ==  -1 : id_8] id_15;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_7,
      id_4,
      id_11,
      id_2
  );
  assign modCall_1.id_4 = 0;
  logic [id_3 : -1] id_16;
  ;
endmodule
