=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.039338 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037993/0 sec (0.01532/0 sec, 0.022673/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.009157/0 sec (0.005458/0.005458 sec, 0.003699/0.003699 sec )
[LOG] Total clause minimization time: 0.028727/0 sec (0.009813/0.009813 sec, 0.018914/0.018914 sec )
[LOG] Total clause size reduction: 56 --> 24 (14 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.6 --> 2.4 (4.66667 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.040047 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.030806 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.029488/0 sec (0.011456/0 sec, 0.018032/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.006392/0 sec (0.003478/0.003478 sec, 0.002914/0.002914 sec )
[LOG] Total clause minimization time: 0.023/0 sec (0.007933/0.007933 sec, 0.015067/0.015067 sec )
[LOG] Total clause size reduction: 56 --> 24 (14 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.6 --> 2.4 (4.66667 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.031438 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 1.86668 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 80 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 78 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.86469/2 sec (0.197813/0 sec, 0.262784/0 sec, 0.630383/1 sec, 0.773709/1 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.39495/0 sec (0.064082/0.064082 sec, 0.07381/0.07381 sec, 0.171984/0.171984 sec, 0.085074/0.085074 sec )
[LOG] Total clause minimization time: 1.46899/2 sec (0.133629/0.133629 sec, 0.188872/0.188872 sec, 0.458223/0.458223 sec, 0.688268/0.688268 sec )
[LOG] Total clause size reduction: 660 --> 276 (22 --> 4, 66 --> 20, 176 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.3125 --> 4.3125 (7.33333 --> 1.33333, 9.42857 --> 2.85714, 10.3529 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 1.86754 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.02 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 153 8 2 1 141
=====================  add4y.aag =====================
[LOG] Relation determinization time: 1.57081 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 91 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.56904/1 sec (0.14886/0 sec, 0.225144/0 sec, 0.533613/1 sec, 0.661422/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.334185/0 sec (0.043128/0.043128 sec, 0.074206/0.074206 sec, 0.141372/0.141372 sec, 0.075479/0.075479 sec )
[LOG] Total clause minimization time: 1.23415/1 sec (0.105643/0.105643 sec, 0.150844/0.150844 sec, 0.392062/0.392062 sec, 0.585599/0.585599 sec )
[LOG] Total clause size reduction: 660 --> 276 (22 --> 4, 66 --> 20, 176 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.3125 --> 4.3125 (7.33333 --> 1.33333, 9.42857 --> 2.85714, 10.3529 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 1.57162 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.73 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 148 8 2 1 136
=====================  add6n.aag =====================
[LOG] Relation determinization time: 38.1747 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 707 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 705 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 38.1712/38 sec (1.2883/1 sec, 1.74126/2 sec, 2.2869/2 sec, 4.14928/4 sec, 11.7163/12 sec, 16.9891/17 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 8.01818/8 sec (0.200233/0.200233 sec, 0.274546/0.274546 sec, 0.541217/0.541217 sec, 0.952414/0.952414 sec, 3.6266/3.6266 sec, 2.42317/2.42317 sec )
[LOG] Total clause minimization time: 30.1495/30 sec (1.08793/1.08793 sec, 1.46657/1.46657 sec, 1.74545/1.74545 sec, 3.19647/3.19647 sec, 8.0889/8.0889 sec, 14.5642/14.5642 sec )
[LOG] Total clause size reduction: 4380 --> 1812 (30 --> 4, 90 --> 20, 240 --> 68, 540 --> 184, 1140 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 14.698 --> 6.08054 (10 --> 1.33333, 12.8571 --> 2.85714, 14.1176 --> 4, 14.5946 --> 4.97297, 14.8052 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 38.1758 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 38.51 sec (Real time) / 12.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 824 12 2 1 806
=====================  add6y.aag =====================
[LOG] Relation determinization time: 34.5161 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 706 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 705 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.5125/34 sec (1.38702/1 sec, 1.67584/2 sec, 1.8989/2 sec, 3.43359/3 sec, 10.4753/11 sec, 15.6419/15 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 7.19499/7 sec (0.243169/0.243169 sec, 0.261484/0.261484 sec, 0.417784/0.417784 sec, 0.817875/0.817875 sec, 3.27007/3.27007 sec, 2.18461/2.18461 sec )
[LOG] Total clause minimization time: 27.3141/27 sec (1.14373/1.14373 sec, 1.41423/1.41423 sec, 1.4809/1.4809 sec, 2.61533/2.61533 sec, 7.20442/7.20442 sec, 13.4555/13.4555 sec )
[LOG] Total clause size reduction: 4380 --> 1812 (30 --> 4, 90 --> 20, 240 --> 68, 540 --> 184, 1140 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 14.698 --> 6.08054 (10 --> 1.33333, 12.8571 --> 2.85714, 14.1176 --> 4, 14.5946 --> 4.97297, 14.8052 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 34.5171 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.84 sec (Real time) / 11.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 798 12 2 1 779
=====================  add8n.aag =====================
[LOG] Relation determinization time: 898.313 sec CPU time.
[LOG] Relation determinization time: 900 sec real time.
[LOG] Final circuit size: 3388 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3386 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 898.303/900 sec (9.951/10 sec, 12.2841/12 sec, 11.4546/12 sec, 14.5867/14 sec, 31.24/32 sec, 78.6121/78 sec, 295.71/297 sec, 444.465/445 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 298.492/279 sec (1.04825/1.04825 sec, 1.51263/1.51263 sec, 1.99986/1.99986 sec, 2.26404/2.26404 sec, 13.7186/13.7186 sec, 35.5329/35.5329 sec, 141.853/141.853 sec, 100.563/100.563 sec )
[LOG] Total clause minimization time: 599.792/621 sec (8.90257/8.90257 sec, 10.7713/10.7713 sec, 9.45443/9.45443 sec, 12.3221/12.3221 sec, 17.5204/17.5204 sec, 43.0772/43.0772 sec, 153.852/153.852 sec, 343.891/343.891 sec )
[LOG] Total clause size reduction: 23636 --> 9924 (38 --> 4, 114 --> 20, 304 --> 68, 684 --> 184, 1444 --> 456, 2964 --> 1080, 6004 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 18.8786 --> 7.92652 (12.6667 --> 1.33333, 16.2857 --> 2.85714, 17.8824 --> 4, 18.4865 --> 4.97297, 18.7532 --> 5.92208, 18.879 --> 6.87898, 18.9401 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 898.314 sec CPU time.
[LOG] Overall execution time: 900 sec real time.
Synthesis time: 900.58 sec (Real time) / 356.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.44 sec (Real time) / 4.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3549 16 2 1 3525
=====================  add8y.aag =====================
[LOG] Relation determinization time: 864.899 sec CPU time.
[LOG] Relation determinization time: 868 sec real time.
[LOG] Final circuit size: 3452 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3450 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 864.889/867 sec (11.1681/12 sec, 10.5555/10 sec, 10.5086/11 sec, 13.4116/13 sec, 24.5598/25 sec, 74.8475/75 sec, 288.743/289 sec, 431.095/432 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 293.713/313 sec (1.25408/1.25408 sec, 1.46141/1.46141 sec, 1.84163/1.84163 sec, 2.87416/2.87416 sec, 9.4375/9.4375 sec, 36.2505/36.2505 sec, 144.299/144.299 sec, 96.2953/96.2953 sec )
[LOG] Total clause minimization time: 571.157/554 sec (9.91384/9.91384 sec, 9.09391/9.09391 sec, 8.6667/8.6667 sec, 10.5369/10.5369 sec, 15.1214/15.1214 sec, 38.5951/38.5951 sec, 144.44/144.44 sec, 334.789/334.789 sec )
[LOG] Total clause size reduction: 23636 --> 9924 (38 --> 4, 114 --> 20, 304 --> 68, 684 --> 184, 1444 --> 456, 2964 --> 1080, 6004 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 18.8786 --> 7.92652 (12.6667 --> 1.33333, 16.2857 --> 2.85714, 17.8824 --> 4, 18.4865 --> 4.97297, 18.7532 --> 5.92208, 18.879 --> 6.87898, 18.9401 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 864.9 sec CPU time.
[LOG] Overall execution time: 868 sec real time.
Synthesis time: 867.12 sec (Real time) / 342.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.60 sec (Real time) / 4.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.50 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3577 16 2 1 3553
=====================  add10n.aag =====================
Synthesis time: 10000.36 sec (Real time) / 6100.60 sec (User CPU time)
Timeout: 1
=====================  add10y.aag =====================
Synthesis time: 10000.21 sec (Real time) / 5940.28 sec (User CPU time)
Timeout: 1
=====================  add12n.aag =====================
Synthesis time: 10000.28 sec (Real time) / 9984.38 sec (User CPU time)
Timeout: 1
=====================  add12y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9986.30 sec (User CPU time)
Timeout: 1
=====================  add14n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9985.13 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9984.80 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9984.89 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9981.16 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9976.08 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9977.44 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9979.67 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9980.74 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.002153 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000782/0 sec (0.000782/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000737/0 sec (0.000737/0.000737 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002997 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001318 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000236/0 sec (0.000236/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000213/0 sec (0.000213/0.000213 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002021 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.002306 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00107/0 sec (0.00107/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001014/0 sec (0.001014/0.001014 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003164 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001475 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000314/0 sec (0.000314/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000286/0 sec (0.000286/0.000286 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002245 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.002733 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001409/0 sec (0.001409/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001333/0 sec (0.001333/0.001333 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003678 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001609 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000442/0 sec (0.000442/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000402/0 sec (0.000402/0.000402 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002357 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002986 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001715/0 sec (0.001715/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00163/0 sec (0.00163/0.00163 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00401 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001598 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000499/0 sec (0.000499/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000455/0 sec (0.000455/0.000455 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002407 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.003571 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002005/0 sec (0.002005/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001909/0 sec (0.001909/0.001909 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004699 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001756 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000582/0 sec (0.000582/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000533/0 sec (0.000533/0.000533 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002608 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.00389 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002453/0 sec (0.002453/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002339/0 sec (0.002339/0.002339 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005119 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001835 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000651/0 sec (0.000651/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000596/0 sec (0.000596/0.000596 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002744 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.004164 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002647/0 sec (0.002647/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002521/0 sec (0.002521/0.002521 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005429 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001907 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000746/0 sec (0.000746/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000685/0 sec (0.000685/0.000685 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002816 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.004457 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002938/0 sec (0.002938/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002792/0 sec (0.002792/0.002792 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00588 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.002085 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000821/0 sec (0.000821/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000755/0 sec (0.000755/0.000755 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003045 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.00487 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003253/0 sec (0.003253/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.003079/0 sec (0.003079/0.003079 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00639 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.89 sec (Real time) / 1.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.002149 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00094/0 sec (0.00094/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00086/0 sec (0.00086/0.00086 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00317 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.39 sec (Real time) / 1.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.005196 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003571/0 sec (0.003571/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.003393/0 sec (0.003393/0.003393 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006918 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.69 sec (Real time) / 5.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.002243 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001006/0 sec (0.001006/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000923/0 sec (0.000923/0.000923 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00333 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.29 sec (Real time) / 4.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.006862 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004826/0 sec (0.004826/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.004586/0 sec (0.004586/0.004586 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009127 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 759.83 sec (Real time) / 747.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.00271 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001264/0 sec (0.001264/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001154/0 sec (0.001154/0.001154 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00394 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 487.52 sec (Real time) / 477.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.008873 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0065/0 sec (0.0065/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.006183/0 sec (0.006183/0.006183 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.012065 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.24 sec (Real time) / 9920.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.003068 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001632/0 sec (0.001632/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001506/0 sec (0.001506/0.001506 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004605 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.38 sec (Real time) / 9919.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.010979 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008209/0 sec (0.008209/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.007822/0 sec (0.007822/0.007822 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.015069 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.43 sec (Real time) / 9915.18 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.003742 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002078/0 sec (0.002078/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001918/0 sec (0.001918/0.001918 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005668 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.53 sec (Real time) / 9914.23 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.012785 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009677/0 sec (0.009677/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.009189/0 sec (0.009189/0.009189 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.018084 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.38 sec (Real time) / 9918.83 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.004382 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002456/0 sec (0.002456/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002252/0 sec (0.002252/0.002252 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006802 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.54 sec (Real time) / 9906.68 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001722 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000624/0 sec (0.000624/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000594/0 sec (0.000594/0.000594 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002434 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001549 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000505/0 sec (0.000505/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000481/0 sec (0.000481/0.000481 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002213 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001825 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000773/0 sec (0.000773/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000739/0 sec (0.000739/0.000739 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002563 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001474 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000447/0 sec (0.000447/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000429/0 sec (0.000429/0.000429 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002146 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.023566 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02216/0 sec (0.010818/0 sec, 0.009804/0 sec, 0.001538/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.021987/0 sec (0.010739/0.010739 sec, 0.009756/0.009756 sec, 0.001492/0.001492 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024486 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.013516 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012229/0 sec (0.005869/0 sec, 0.005391/0 sec, 0.000969/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.012106/0 sec (0.005811/0.005811 sec, 0.005357/0.005357 sec, 0.000938/0.000938 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014346 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.018118 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016754/0 sec (0.007832/0 sec, 0.007602/0 sec, 0.00132/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.016595/0 sec (0.007758/0.007758 sec, 0.007557/0.007557 sec, 0.00128/0.00128 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01898 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.007468 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006194/0 sec (0.002947/0 sec, 0.002551/0 sec, 0.000696/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.006111/0 sec (0.002908/0.002908 sec, 0.00253/0.00253 sec, 0.000673/0.000673 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008248 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.331749 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.329182/0 sec (0.104725/0 sec, 0.061846/0 sec, 0.048598/0 sec, 0.040442/0 sec, 0.037013/0 sec, 0.033009/0 sec, 0.003549/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.328306/0 sec (0.104542/0.104542 sec, 0.061733/0.061733 sec, 0.048476/0.048476 sec, 0.040334/0.040334 sec, 0.036888/0.036888 sec, 0.032902/0.032902 sec, 0.003431/0.003431 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.333379 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.130695 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.128649/0 sec (0.031021/0 sec, 0.023199/0 sec, 0.019836/0 sec, 0.018635/0 sec, 0.017458/0 sec, 0.016364/0 sec, 0.002136/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.128114/0 sec (0.030901/0.030901 sec, 0.023128/0.023128 sec, 0.019758/0.019758 sec, 0.018569/0.018569 sec, 0.017389/0.017389 sec, 0.016296/0.016296 sec, 0.002073/0.002073 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.131999 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.141438 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.139286/0 sec (0.02696/0 sec, 0.023531/0 sec, 0.021705/0 sec, 0.021791/0 sec, 0.021702/0 sec, 0.020916/0 sec, 0.002681/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.138661/0 sec (0.026822/0.026822 sec, 0.023448/0.023448 sec, 0.021614/0.021614 sec, 0.021713/0.021713 sec, 0.021623/0.021623 sec, 0.020836/0.020836 sec, 0.002605/0.002605 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.142771 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.057475 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055711/0 sec (0.012672/0 sec, 0.00979/0 sec, 0.008599/0 sec, 0.008191/0 sec, 0.007708/0 sec, 0.007329/0 sec, 0.001422/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.055357/0 sec (0.012598/0.012598 sec, 0.00974/0.00974 sec, 0.008553/0.008553 sec, 0.008144/0.008144 sec, 0.007661/0.007661 sec, 0.007281/0.007281 sec, 0.00138/0.00138 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.058543 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.994794 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.991099/1 sec (0.133979/0 sec, 0.125065/0 sec, 0.130706/1 sec, 0.111141/0 sec, 0.112652/0 sec, 0.102264/0 sec, 0.080123/0 sec, 0.068819/0 sec, 0.063351/0 sec, 0.05736/0 sec, 0.005639/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.988588/1 sec (0.133708/0.133708 sec, 0.124842/0.124842 sec, 0.130483/0.130483 sec, 0.110921/0.110921 sec, 0.112424/0.112424 sec, 0.102042/0.102042 sec, 0.079896/0.079896 sec, 0.068596/0.068596 sec, 0.063113/0.063113 sec, 0.05714/0.05714 sec, 0.005423/0.005423 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.997318 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.14 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.590925 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.587994/1 sec (0.112162/0 sec, 0.086336/1 sec, 0.073886/0 sec, 0.08639/0 sec, 0.051675/0 sec, 0.04057/0 sec, 0.036139/0 sec, 0.034057/0 sec, 0.033165/0 sec, 0.030306/0 sec, 0.003308/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.586695/1 sec (0.111998/0.111998 sec, 0.086218/0.086218 sec, 0.073761/0.073761 sec, 0.086277/0.086277 sec, 0.051554/0.051554 sec, 0.040467/0.040467 sec, 0.036025/0.036025 sec, 0.03395/0.03395 sec, 0.033049/0.033049 sec, 0.030199/0.030199 sec, 0.003197/0.003197 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.592923 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.521609 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.518546/1 sec (0.106238/0 sec, 0.071321/0 sec, 0.053495/0 sec, 0.05019/0 sec, 0.042569/1 sec, 0.040506/0 sec, 0.038708/0 sec, 0.037628/0 sec, 0.036933/0 sec, 0.037086/0 sec, 0.003872/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.517107/1 sec (0.106042/0.106042 sec, 0.071201/0.071201 sec, 0.053361/0.053361 sec, 0.050074/0.050074 sec, 0.042433/0.042433 sec, 0.040389/0.040389 sec, 0.038577/0.038577 sec, 0.037515/0.037515 sec, 0.036798/0.036798 sec, 0.036971/0.036971 sec, 0.003746/0.003746 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.523449 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.294342 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.292028/0 sec (0.085405/0 sec, 0.048981/0 sec, 0.031176/0 sec, 0.027166/0 sec, 0.020011/0 sec, 0.016933/0 sec, 0.01581/0 sec, 0.015203/0 sec, 0.014784/0 sec, 0.01449/0 sec, 0.002069/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.291184/0 sec (0.085291/0.085291 sec, 0.048905/0.048905 sec, 0.031094/0.031094 sec, 0.027099/0.027099 sec, 0.019934/0.019934 sec, 0.016866/0.016866 sec, 0.015733/0.015733 sec, 0.015136/0.015136 sec, 0.014705/0.014705 sec, 0.014424/0.014424 sec, 0.001997/0.001997 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.295741 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 1.65691 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.65159/2 sec (0.145396/1 sec, 0.126955/0 sec, 0.1352/0 sec, 0.137054/0 sec, 0.127415/0 sec, 0.122057/0 sec, 0.129281/0 sec, 0.119386/0 sec, 0.119406/1 sec, 0.116067/0 sec, 0.111646/0 sec, 0.093847/0 sec, 0.084922/0 sec, 0.075059/0 sec, 0.007902/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.64698/2 sec (0.145023/0.145023 sec, 0.126651/0.126651 sec, 0.134898/0.134898 sec, 0.136755/0.136755 sec, 0.127113/0.127113 sec, 0.121754/0.121754 sec, 0.128967/0.128967 sec, 0.119089/0.119089 sec, 0.119105/0.119105 sec, 0.115767/0.115767 sec, 0.111345/0.111345 sec, 0.093533/0.093533 sec, 0.08462/0.08462 sec, 0.074752/0.074752 sec, 0.007605/0.007605 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.66055 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.80 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 1.48515 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.48109/2 sec (0.164968/1 sec, 0.13055/0 sec, 0.176715/0 sec, 0.187718/0 sec, 0.140982/0 sec, 0.117672/0 sec, 0.102622/0 sec, 0.119659/0 sec, 0.074654/1 sec, 0.059395/0 sec, 0.053779/0 sec, 0.05122/0 sec, 0.051157/0 sec, 0.045495/0 sec, 0.004503/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.47877/2 sec (0.164739/0.164739 sec, 0.130406/0.130406 sec, 0.176556/0.176556 sec, 0.187575/0.187575 sec, 0.140819/0.140819 sec, 0.11753/0.11753 sec, 0.102459/0.102459 sec, 0.119519/0.119519 sec, 0.074497/0.074497 sec, 0.059247/0.059247 sec, 0.053628/0.053628 sec, 0.051086/0.051086 sec, 0.051001/0.051001 sec, 0.045361/0.045361 sec, 0.004352/0.004352 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.48801 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.63 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 1.21528 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.21111/1 sec (0.127393/0 sec, 0.235486/0 sec, 0.203864/1 sec, 0.132372/0 sec, 0.094791/0 sec, 0.072919/0 sec, 0.0595/0 sec, 0.056924/0 sec, 0.043443/0 sec, 0.038203/0 sec, 0.036966/0 sec, 0.035126/0 sec, 0.034889/0 sec, 0.033988/0 sec, 0.005247/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.20789/1 sec (0.127128/0.127128 sec, 0.235274/0.235274 sec, 0.203647/0.203647 sec, 0.132158/0.132158 sec, 0.094556/0.094556 sec, 0.072704/0.072704 sec, 0.059292/0.059292 sec, 0.056698/0.056698 sec, 0.043237/0.043237 sec, 0.037997/0.037997 sec, 0.036761/0.036761 sec, 0.034922/0.034922 sec, 0.034682/0.034682 sec, 0.033785/0.033785 sec, 0.005044/0.005044 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.21773 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.36 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 1.00636 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.00323/1 sec (0.119227/0 sec, 0.22596/0 sec, 0.196045/0 sec, 0.124961/0 sec, 0.083275/0 sec, 0.036332/0 sec, 0.031201/0 sec, 0.027486/0 sec, 0.033038/0 sec, 0.02738/0 sec, 0.025366/0 sec, 0.023962/0 sec, 0.023933/0 sec, 0.022284/1 sec, 0.002777/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.00175/1 sec (0.119084/0.119084 sec, 0.225861/0.225861 sec, 0.195934/0.195934 sec, 0.124864/0.124864 sec, 0.083165/0.083165 sec, 0.036242/0.036242 sec, 0.031104/0.031104 sec, 0.027399/0.027399 sec, 0.032935/0.032935 sec, 0.02729/0.02729 sec, 0.025266/0.025266 sec, 0.023874/0.023874 sec, 0.023844/0.023844 sec, 0.022197/0.022197 sec, 0.002694/0.002694 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.00809 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.15 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1.58111 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.57632/1 sec (0.127951/0 sec, 0.113136/0 sec, 0.188549/0 sec, 0.247587/0 sec, 0.21074/1 sec, 0.13872/0 sec, 0.099954/0 sec, 0.080001/0 sec, 0.065457/0 sec, 0.06266/0 sec, 0.039557/0 sec, 0.04287/0 sec, 0.039546/0 sec, 0.03839/0 sec, 0.037709/0 sec, 0.037521/0 sec, 0.005967/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.57223/1 sec (0.127661/0.127661 sec, 0.112888/0.112888 sec, 0.188309/0.188309 sec, 0.247347/0.247347 sec, 0.2105/0.2105 sec, 0.138483/0.138483 sec, 0.099716/0.099716 sec, 0.079762/0.079762 sec, 0.065219/0.065219 sec, 0.062424/0.062424 sec, 0.039313/0.039313 sec, 0.042632/0.042632 sec, 0.039311/0.039311 sec, 0.038162/0.038162 sec, 0.03748/0.03748 sec, 0.03729/0.03729 sec, 0.005732/0.005732 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.58393 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.72 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1.38131 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.37773/1 sec (0.13244/0 sec, 0.150871/0 sec, 0.182078/0 sec, 0.23281/0 sec, 0.198145/0 sec, 0.070341/1 sec, 0.051467/0 sec, 0.068868/0 sec, 0.055806/0 sec, 0.051789/0 sec, 0.03767/0 sec, 0.02947/0 sec, 0.029094/0 sec, 0.028778/0 sec, 0.028497/0 sec, 0.026504/0 sec, 0.0031/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.37577/1 sec (0.132266/0.132266 sec, 0.150762/0.150762 sec, 0.181954/0.181954 sec, 0.2327/0.2327 sec, 0.19802/0.19802 sec, 0.070232/0.070232 sec, 0.051352/0.051352 sec, 0.068762/0.068762 sec, 0.055689/0.055689 sec, 0.051685/0.051685 sec, 0.037552/0.037552 sec, 0.029368/0.029368 sec, 0.028981/0.028981 sec, 0.028678/0.028678 sec, 0.028381/0.028381 sec, 0.026403/0.026403 sec, 0.002987/0.002987 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.38332 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.52 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
[LOG] Relation determinization time: 2.53647 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.52921/3 sec (0.135009/0 sec, 0.162785/0 sec, 0.157121/1 sec, 0.162258/0 sec, 0.154656/0 sec, 0.159259/0 sec, 0.150709/0 sec, 0.15618/0 sec, 0.154689/1 sec, 0.144441/0 sec, 0.150056/0 sec, 0.140054/0 sec, 0.137654/0 sec, 0.129821/0 sec, 0.130777/0 sec, 0.108739/0 sec, 0.098436/1 sec, 0.086467/0 sec, 0.010095/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.52187/3 sec (0.134528/0.134528 sec, 0.162414/0.162414 sec, 0.156747/0.156747 sec, 0.161882/0.161882 sec, 0.154282/0.154282 sec, 0.158882/0.158882 sec, 0.15033/0.15033 sec, 0.155807/0.155807 sec, 0.154309/0.154309 sec, 0.144062/0.144062 sec, 0.14968/0.14968 sec, 0.13967/0.13967 sec, 0.137258/0.137258 sec, 0.129426/0.129426 sec, 0.13039/0.13039 sec, 0.108356/0.108356 sec, 0.098059/0.098059 sec, 0.086085/0.086085 sec, 0.009707/0.009707 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.54166 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.68 sec (Real time) / 0.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 528 19 21 1 488
=====================  mv20y.aag =====================
[LOG] Relation determinization time: 2.06512 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.06016/2 sec (0.119154/0 sec, 0.119991/0 sec, 0.118127/0 sec, 0.1178/0 sec, 0.155322/1 sec, 0.112042/0 sec, 0.160069/0 sec, 0.119882/0 sec, 0.148976/0 sec, 0.145653/0 sec, 0.120552/0 sec, 0.109127/0 sec, 0.127346/1 sec, 0.106149/0 sec, 0.075616/0 sec, 0.073813/0 sec, 0.06668/0 sec, 0.058053/0 sec, 0.005804/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.05565/2 sec (0.118873/0.118873 sec, 0.119765/0.119765 sec, 0.117895/0.117895 sec, 0.11756/0.11756 sec, 0.155091/0.155091 sec, 0.111809/0.111809 sec, 0.159837/0.159837 sec, 0.119646/0.119646 sec, 0.14874/0.14874 sec, 0.145414/0.145414 sec, 0.120321/0.120321 sec, 0.108893/0.108893 sec, 0.127114/0.127114 sec, 0.105917/0.105917 sec, 0.075385/0.075385 sec, 0.073579/0.073579 sec, 0.066444/0.066444 sec, 0.057812/0.057812 sec, 0.00556/0.00556 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.06913 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.21 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 324 19 21 1 284
=====================  mvs20n.aag =====================
[LOG] Relation determinization time: 2.01488 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.00933/2 sec (0.147705/0 sec, 0.172553/1 sec, 0.143577/0 sec, 0.120098/0 sec, 0.200062/0 sec, 0.243027/0 sec, 0.218474/1 sec, 0.146354/0 sec, 0.105478/0 sec, 0.08653/0 sec, 0.072564/0 sec, 0.068194/0 sec, 0.051962/0 sec, 0.047938/0 sec, 0.046039/0 sec, 0.044544/0 sec, 0.04461/0 sec, 0.043066/0 sec, 0.006557/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.00425/2 sec (0.147379/0.147379 sec, 0.172286/0.172286 sec, 0.143317/0.143317 sec, 0.119831/0.119831 sec, 0.199793/0.199793 sec, 0.242758/0.242758 sec, 0.218212/0.218212 sec, 0.146086/0.146086 sec, 0.105213/0.105213 sec, 0.086262/0.086262 sec, 0.072299/0.072299 sec, 0.067936/0.067936 sec, 0.051701/0.051701 sec, 0.04768/0.04768 sec, 0.045761/0.045761 sec, 0.044285/0.044285 sec, 0.044348/0.044348 sec, 0.042804/0.042804 sec, 0.0063/0.0063 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.01819 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.16 sec (Real time) / 0.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 373 38 21 1 314
Raw AIGER output size: aag 373 19 21 1 333
=====================  mvs20y.aag =====================
[LOG] Relation determinization time: 1.86956 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.86565/1 sec (0.131736/0 sec, 0.163237/0 sec, 0.135531/0 sec, 0.131834/0 sec, 0.194265/0 sec, 0.236025/1 sec, 0.21672/0 sec, 0.138371/0 sec, 0.096893/0 sec, 0.078275/0 sec, 0.06376/0 sec, 0.058029/0 sec, 0.043535/0 sec, 0.03767/0 sec, 0.034447/0 sec, 0.035178/0 sec, 0.034543/0 sec, 0.03212/0 sec, 0.003477/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.86333/1 sec (0.131554/0.131554 sec, 0.16312/0.16312 sec, 0.135402/0.135402 sec, 0.131719/0.131719 sec, 0.194133/0.194133 sec, 0.235911/0.235911 sec, 0.21659/0.21659 sec, 0.138255/0.138255 sec, 0.096763/0.096763 sec, 0.078161/0.078161 sec, 0.06363/0.06363 sec, 0.057918/0.057918 sec, 0.043408/0.043408 sec, 0.037561/0.037561 sec, 0.034321/0.034321 sec, 0.035072/0.035072 sec, 0.034432/0.034432 sec, 0.032009/0.032009 sec, 0.003376/0.003376 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.87174 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.01 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 38 21 1 154
Raw AIGER output size: aag 213 19 21 1 173
=====================  mvs22n.aag =====================
[LOG] Relation determinization time: 2.37371 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.36755/2 sec (0.115198/0 sec, 0.174654/0 sec, 0.148962/0 sec, 0.1827/0 sec, 0.136593/0 sec, 0.118836/0 sec, 0.208434/1 sec, 0.248424/0 sec, 0.22303/0 sec, 0.151655/0 sec, 0.113323/0 sec, 0.090506/1 sec, 0.077972/0 sec, 0.072178/0 sec, 0.057364/0 sec, 0.049972/0 sec, 0.048137/0 sec, 0.046563/0 sec, 0.04742/0 sec, 0.048361/0 sec, 0.007271/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.36135/2 sec (0.114835/0.114835 sec, 0.174357/0.174357 sec, 0.14867/0.14867 sec, 0.182409/0.182409 sec, 0.136305/0.136305 sec, 0.118549/0.118549 sec, 0.208134/0.208134 sec, 0.248119/0.248119 sec, 0.222727/0.222727 sec, 0.151364/0.151364 sec, 0.113028/0.113028 sec, 0.090213/0.090213 sec, 0.07768/0.07768 sec, 0.071895/0.071895 sec, 0.057075/0.057075 sec, 0.049685/0.049685 sec, 0.047851/0.047851 sec, 0.046264/0.046264 sec, 0.047129/0.047129 sec, 0.048076/0.048076 sec, 0.006987/0.006987 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.37735 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.52 sec (Real time) / 0.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 42 23 1 346
Raw AIGER output size: aag 411 21 23 1 367
=====================  mvs22y.aag =====================
[LOG] Relation determinization time: 1.95255 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.94809/2 sec (0.110134/0 sec, 0.108351/0 sec, 0.135275/1 sec, 0.16573/0 sec, 0.138908/0 sec, 0.127352/0 sec, 0.128842/0 sec, 0.127341/0 sec, 0.213632/0 sec, 0.139112/1 sec, 0.102135/0 sec, 0.082601/0 sec, 0.068309/0 sec, 0.062135/0 sec, 0.046997/0 sec, 0.038347/0 sec, 0.039048/0 sec, 0.03792/0 sec, 0.037284/0 sec, 0.034867/0 sec, 0.003766/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.94527/2 sec (0.109942/0.109942 sec, 0.10823/0.10823 sec, 0.135133/0.135133 sec, 0.165608/0.165608 sec, 0.138765/0.138765 sec, 0.127226/0.127226 sec, 0.128697/0.128697 sec, 0.127213/0.127213 sec, 0.213486/0.213486 sec, 0.138985/0.138985 sec, 0.101996/0.101996 sec, 0.08248/0.08248 sec, 0.06817/0.06817 sec, 0.06201/0.06201 sec, 0.046861/0.046861 sec, 0.038231/0.038231 sec, 0.038906/0.038906 sec, 0.037794/0.037794 sec, 0.037149/0.037149 sec, 0.034755/0.034755 sec, 0.003633/0.003633 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.95498 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.09 sec (Real time) / 0.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 42 23 1 170
Raw AIGER output size: aag 235 21 23 1 191
=====================  mvs24n.aag =====================
[LOG] Relation determinization time: 2.45017 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.44311/3 sec (0.136486/1 sec, 0.128345/0 sec, 0.1126/0 sec, 0.124376/0 sec, 0.109906/0 sec, 0.180695/0 sec, 0.153912/0 sec, 0.164587/0 sec, 0.141604/1 sec, 0.120006/0 sec, 0.2254/0 sec, 0.152887/0 sec, 0.114955/0 sec, 0.095891/0 sec, 0.08142/0 sec, 0.076446/1 sec, 0.058939/0 sec, 0.054756/0 sec, 0.053076/0 sec, 0.050484/0 sec, 0.049548/0 sec, 0.04871/0 sec, 0.00808/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.43577/3 sec (0.136088/0.136088 sec, 0.128033/0.128033 sec, 0.112287/0.112287 sec, 0.124067/0.124067 sec, 0.109596/0.109596 sec, 0.180378/0.180378 sec, 0.153598/0.153598 sec, 0.164271/0.164271 sec, 0.141289/0.141289 sec, 0.119686/0.119686 sec, 0.225084/0.225084 sec, 0.152534/0.152534 sec, 0.114638/0.114638 sec, 0.09558/0.09558 sec, 0.081107/0.081107 sec, 0.076134/0.076134 sec, 0.058626/0.058626 sec, 0.054443/0.054443 sec, 0.052761/0.052761 sec, 0.050174/0.050174 sec, 0.04924/0.04924 sec, 0.048391/0.048391 sec, 0.007764/0.007764 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.45431 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.60 sec (Real time) / 0.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 449 46 25 1 378
Raw AIGER output size: aag 449 23 25 1 401
=====================  mvs24y.aag =====================
[LOG] Relation determinization time: 2.17472 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.16984/2 sec (0.10757/0 sec, 0.101325/0 sec, 0.107498/0 sec, 0.095982/0 sec, 0.104298/1 sec, 0.165632/0 sec, 0.141329/0 sec, 0.156484/0 sec, 0.153883/0 sec, 0.109687/0 sec, 0.215172/1 sec, 0.147466/0 sec, 0.063936/0 sec, 0.088284/0 sec, 0.074418/0 sec, 0.067283/0 sec, 0.052289/0 sec, 0.046067/0 sec, 0.043451/0 sec, 0.042658/0 sec, 0.041887/0 sec, 0.039105/0 sec, 0.004131/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.16652/2 sec (0.107354/0.107354 sec, 0.101189/0.101189 sec, 0.10735/0.10735 sec, 0.095848/0.095848 sec, 0.104145/0.104145 sec, 0.165496/0.165496 sec, 0.141177/0.141177 sec, 0.156349/0.156349 sec, 0.153731/0.153731 sec, 0.109552/0.109552 sec, 0.21502/0.21502 sec, 0.147332/0.147332 sec, 0.063786/0.063786 sec, 0.088155/0.088155 sec, 0.074268/0.074268 sec, 0.067152/0.067152 sec, 0.052141/0.052141 sec, 0.045938/0.045938 sec, 0.043306/0.043306 sec, 0.042533/0.042533 sec, 0.041738/0.041738 sec, 0.038971/0.038971 sec, 0.003987/0.003987 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.17763 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.32 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 46 25 1 186
Raw AIGER output size: aag 257 23 25 1 209
=====================  mvs28n.aag =====================
[LOG] Relation determinization time: 3.439 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.43037/4 sec (0.164174/1 sec, 0.165344/0 sec, 0.150525/0 sec, 0.139997/0 sec, 0.156383/0 sec, 0.138291/0 sec, 0.126908/1 sec, 0.138739/0 sec, 0.124877/0 sec, 0.182225/0 sec, 0.157929/0 sec, 0.183231/0 sec, 0.167297/0 sec, 0.136648/1 sec, 0.242327/0 sec, 0.172277/0 sec, 0.136994/0 sec, 0.117821/0 sec, 0.104988/0 sec, 0.09647/0 sec, 0.080036/1 sec, 0.07131/0 sec, 0.067878/0 sec, 0.06523/0 sec, 0.066151/0 sec, 0.067085/0 sec, 0.009239/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 3.42043/4 sec (0.163729/0.163729 sec, 0.164984/0.164984 sec, 0.150167/0.150167 sec, 0.139644/0.139644 sec, 0.156026/0.156026 sec, 0.137931/0.137931 sec, 0.12655/0.12655 sec, 0.138377/0.138377 sec, 0.124516/0.124516 sec, 0.181864/0.181864 sec, 0.157569/0.157569 sec, 0.182841/0.182841 sec, 0.166903/0.166903 sec, 0.136284/0.136284 sec, 0.241966/0.241966 sec, 0.171914/0.171914 sec, 0.136626/0.136626 sec, 0.117451/0.117451 sec, 0.104605/0.104605 sec, 0.0961/0.0961 sec, 0.079675/0.079675 sec, 0.070951/0.070951 sec, 0.06752/0.06752 sec, 0.064857/0.064857 sec, 0.065793/0.065793 sec, 0.06671/0.06671 sec, 0.008878/0.008878 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3.44399 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.59 sec (Real time) / 1.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 525 54 29 1 442
Raw AIGER output size: aag 525 27 29 1 469
=====================  mvs28y.aag =====================
[LOG] Relation determinization time: 2.94399 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.93853/3 sec (0.145116/0 sec, 0.137328/0 sec, 0.122324/1 sec, 0.140328/0 sec, 0.125239/0 sec, 0.129251/0 sec, 0.135706/0 sec, 0.126725/0 sec, 0.114566/0 sec, 0.165282/1 sec, 0.164384/0 sec, 0.129147/0 sec, 0.143418/0 sec, 0.120857/0 sec, 0.231345/0 sec, 0.158582/0 sec, 0.12129/1 sec, 0.102221/0 sec, 0.058808/0 sec, 0.054845/0 sec, 0.052596/0 sec, 0.051252/0 sec, 0.053707/0 sec, 0.05082/0 sec, 0.05152/0 sec, 0.046997/0 sec, 0.004872/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.93301/3 sec (0.144862/0.144862 sec, 0.137127/0.137127 sec, 0.122126/0.122126 sec, 0.14012/0.14012 sec, 0.125039/0.125039 sec, 0.12905/0.12905 sec, 0.135502/0.135502 sec, 0.126519/0.126519 sec, 0.114358/0.114358 sec, 0.165074/0.165074 sec, 0.164181/0.164181 sec, 0.128942/0.128942 sec, 0.143215/0.143215 sec, 0.120653/0.120653 sec, 0.231142/0.231142 sec, 0.158361/0.158361 sec, 0.121081/0.121081 sec, 0.102015/0.102015 sec, 0.058608/0.058608 sec, 0.054647/0.054647 sec, 0.0524/0.0524 sec, 0.051058/0.051058 sec, 0.053513/0.053513 sec, 0.050624/0.050624 sec, 0.05132/0.05132 sec, 0.046799/0.046799 sec, 0.004669/0.004669 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.94736 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.09 sec (Real time) / 1.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 301 54 29 1 218
Raw AIGER output size: aag 301 27 29 1 245
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.100741 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.099331/0 sec (0.016479/0 sec, 0.034328/0 sec, 0.033047/0 sec, 0.015477/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.030429/0 sec (0.005583/0.005583 sec, 0.012936/0.012936 sec, 0.008841/0.008841 sec, 0.003069/0.003069 sec )
[LOG] Total clause minimization time: 0.068728/0 sec (0.010855/0.010855 sec, 0.02134/0.02134 sec, 0.024164/0.024164 sec, 0.012369/0.012369 sec )
[LOG] Total clause size reduction: 70 --> 22 (10 --> 2, 25 --> 12, 15 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 3.88889 --> 1.22222 (3.33333 --> 0.666667, 4.16667 --> 2, 3.75 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0.101444 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 50.1169 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 420 new AND gates.
[LOG] Size before ABC: 871 AND gates.
[LOG] Size after ABC: 419 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 50.1134/50 sec (2.02787/2 sec, 2.46929/2 sec, 3.62454/4 sec, 9.43337/9 sec, 12.4614/13 sec, 11.8593/12 sec, 7.34741/7 sec, 0.890237/1 sec )
[LOG] Nr of iterations: 190 (3, 6, 14, 39, 46, 44, 26, 12 )
[LOG] Total clause computation time: 25.891/30 sec (0.378697/0.378697 sec, 0.817779/0.817779 sec, 1.86965/1.86965 sec, 5.87328/5.87328 sec, 7.00059/7.00059 sec, 6.45344/6.45344 sec, 3.3911/3.3911 sec, 0.106433/0.106433 sec )
[LOG] Total clause minimization time: 24.2192/20 sec (1.64901/1.64901 sec, 1.65136/1.65136 sec, 1.75468/1.75468 sec, 3.55962/3.55962 sec, 5.46022/5.46022 sec, 5.40523/5.40523 sec, 3.95572/3.95572 sec, 0.783324/0.783324 sec )
[LOG] Total clause size reduction: 1638 --> 871 (18 --> 2, 45 --> 12, 117 --> 47, 342 --> 206, 405 --> 249, 387 --> 219, 225 --> 106, 99 --> 30 )
[LOG] Average clause size reduction: 8.62105 --> 4.58421 (6 --> 0.666667, 7.5 --> 2, 8.35714 --> 3.35714, 8.76923 --> 5.28205, 8.80435 --> 5.41304, 8.79545 --> 4.97727, 8.65385 --> 4.07692, 8.25 --> 2.5 )
[LOG] Overall execution time: 50.1182 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 50.40 sec (Real time) / 16.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 563 8 0 1 548
=====================  mult5.aag =====================
[LOG] Relation determinization time: 508.11 sec CPU time.
[LOG] Relation determinization time: 510 sec real time.
[LOG] Final circuit size: 1825 new AND gates.
[LOG] Size before ABC: 4450 AND gates.
[LOG] Size after ABC: 1824 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 508.101/510 sec (2.41422/3 sec, 5.49675/5 sec, 10.8409/11 sec, 23.7519/24 sec, 55.1297/55 sec, 97.8694/98 sec, 119.21/120 sec, 113.175/113 sec, 68.497/69 sec, 11.7163/12 sec )
[LOG] Nr of iterations: 687 (3, 6, 13, 38, 139, 164, 141, 102, 52, 29 )
[LOG] Total clause computation time: 245.181/237 sec (0.38565/0.38565 sec, 0.731546/0.731546 sec, 1.47851/1.47851 sec, 5.38821/5.38821 sec, 18.6532/18.6532 sec, 49.3401/49.3401 sec, 66.3778/66.3778 sec, 63.6814/63.6814 sec, 37.6362/37.6362 sec, 1.50887/1.50887 sec )
[LOG] Total clause minimization time: 262.906/273 sec (2.02834/2.02834 sec, 4.765/4.765 sec, 9.36213/9.36213 sec, 18.3631/18.3631 sec, 36.4748/36.4748 sec, 48.5271/48.5271 sec, 52.8302/52.8302 sec, 49.4912/49.4912 sec, 30.8588/30.8588 sec, 10.2056/10.2056 sec )
[LOG] Total clause size reduction: 7447 --> 4450 (22 --> 2, 55 --> 12, 132 --> 44, 407 --> 204, 1518 --> 1003, 1793 --> 1192, 1540 --> 987, 1111 --> 627, 561 --> 273, 308 --> 106 )
[LOG] Average clause size reduction: 10.8399 --> 6.47744 (7.33333 --> 0.666667, 9.16667 --> 2, 10.1538 --> 3.38462, 10.7105 --> 5.36842, 10.9209 --> 7.21583, 10.9329 --> 7.26829, 10.922 --> 7, 10.8922 --> 6.14706, 10.7885 --> 5.25, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 508.112 sec CPU time.
[LOG] Overall execution time: 510 sec real time.
Synthesis time: 509.51 sec (Real time) / 182.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.23 sec (Real time) / 3.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2061 10 0 1 2042
=====================  mult6.aag =====================
Synthesis time: 10000.00 sec (Real time) / 5744.10 sec (User CPU time)
Timeout: 1
=====================  mult7.aag =====================
Synthesis time: 10000.00 sec (Real time) / 5334.01 sec (User CPU time)
Timeout: 1
=====================  mult8.aag =====================
Synthesis time: 10000.00 sec (Real time) / 5678.77 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.00 sec (Real time) / 8775.10 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9866.70 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9985.86 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9985.20 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9983.27 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9983.89 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9982.66 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9982.36 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.017784 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016087/0 sec (0.016087/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002577/0 sec (0.002577/0.002577 sec )
[LOG] Total clause minimization time: 0.013387/0 sec (0.013387/0.013387 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.018909 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.017463 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015904/0 sec (0.015904/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00249/0 sec (0.00249/0.00249 sec )
[LOG] Total clause minimization time: 0.013314/0 sec (0.013314/0.013314 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.018465 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.084519 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082271/0 sec (0.082271/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.007594/0 sec (0.007594/0.007594 sec )
[LOG] Total clause minimization time: 0.074387/0 sec (0.074387/0.074387 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.086668 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.086128 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.083801/0 sec (0.083801/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.007658/0 sec (0.007658/0.007658 sec )
[LOG] Total clause minimization time: 0.075863/0 sec (0.075863/0.075863 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.088361 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.338757 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.335127/0 sec (0.335127/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.017866/0 sec (0.017866/0.017866 sec )
[LOG] Total clause minimization time: 0.316614/0 sec (0.316614/0.316614 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.344148 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.33781 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.334207/1 sec (0.334207/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.017891/0 sec (0.017891/0.017891 sec )
[LOG] Total clause minimization time: 0.315659/1 sec (0.315659/0.315659 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.343164 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 1.46532 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.45833/1 sec (1.45833/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.043897/0 sec (0.043897/0.043897 sec )
[LOG] Total clause minimization time: 1.41298/1 sec (1.41298/1.41298 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 1.48113 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.62 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 1.4501 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.4434/1 sec (1.4434/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.04293/0 sec (0.04293/0.04293 sec )
[LOG] Total clause minimization time: 1.39904/1 sec (1.39904/1.39904 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 1.46568 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.61 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 6.55333 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.53921/6 sec (6.53921/6 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.107898/0 sec (0.107898/0.107898 sec )
[LOG] Total clause minimization time: 6.42812/6 sec (6.42812/6.42812 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 6.60733 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.76 sec (Real time) / 2.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 6.60271 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.58843/7 sec (6.58843/7 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.109125/1 sec (0.109125/0.109125 sec )
[LOG] Total clause minimization time: 6.47597/6 sec (6.47597/6.47597 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 6.6563 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.81 sec (Real time) / 2.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.00649 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.005194/0 sec (0.000523/0 sec, 0.000458/0 sec, 0.004213/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.001836/0 sec (0.000479/0.000479 sec, 0.000436/0.000436 sec, 0.000921/0.000921 sec )
[LOG] Total clause minimization time: 0.003264/0 sec (0/0 sec, 0/0 sec, 0.003264/0.003264 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.007258 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.004185 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002946/0 sec (0.000349/0 sec, 0.000282/0 sec, 0.002315/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.001232/0 sec (0.000319/0.000319 sec, 0.000267/0.000267 sec, 0.000646/0.000646 sec )
[LOG] Total clause minimization time: 0.001648/0 sec (0/0 sec, 0/0 sec, 0.001648/0.001648 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.005074 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.021419 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019784/0 sec (0.001197/0 sec, 0.001039/0 sec, 0.00107/0 sec, 0.001077/0 sec, 0.015401/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.006675/0 sec (0.001096/0.001096 sec, 0.000988/0.000988 sec, 0.00102/0.00102 sec, 0.001027/0.001027 sec, 0.002544/0.002544 sec )
[LOG] Total clause minimization time: 0.012791/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.012791/0.012791 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.022525 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.013837 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012339/0 sec (0.000815/0 sec, 0.000676/0 sec, 0.000728/0 sec, 0.000708/0 sec, 0.009412/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00457/0 sec (0.00074/0.00074 sec, 0.000639/0.000639 sec, 0.000694/0.000694 sec, 0.000674/0.000674 sec, 0.001823/0.001823 sec )
[LOG] Total clause minimization time: 0.007541/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.007541/0.007541 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.014779 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.060161 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057789/0 sec (0.002547/0 sec, 0.002286/0 sec, 0.002302/0 sec, 0.002321/0 sec, 0.002314/0 sec, 0.002361/0 sec, 0.043658/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.019212/0 sec (0.002344/0.002344 sec, 0.002176/0.002176 sec, 0.002196/0.002196 sec, 0.002216/0.002216 sec, 0.002211/0.002211 sec, 0.002256/0.002256 sec, 0.005813/0.005813 sec )
[LOG] Total clause minimization time: 0.03772/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03772/0.03772 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.06182 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.036799 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034867/0 sec (0.001652/0 sec, 0.001443/0 sec, 0.001515/0 sec, 0.001535/0 sec, 0.001558/0 sec, 0.001509/0 sec, 0.025655/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.012581/0 sec (0.001506/0.001506 sec, 0.001367/0.001367 sec, 0.001442/0.001442 sec, 0.001462/0.001462 sec, 0.001482/0.001482 sec, 0.001434/0.001434 sec, 0.003888/0.003888 sec )
[LOG] Total clause minimization time: 0.021674/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.021674/0.021674 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.038195 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.137089 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.133817/0 sec (0.004604/0 sec, 0.004313/0 sec, 0.00436/0 sec, 0.004362/0 sec, 0.004418/0 sec, 0.004429/0 sec, 0.004461/0 sec, 0.004469/0 sec, 0.098401/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.04418/0 sec (0.004254/0.004254 sec, 0.004036/0.004036 sec, 0.004085/0.004085 sec, 0.004086/0.004086 sec, 0.004141/0.004141 sec, 0.004146/0.004146 sec, 0.004177/0.004177 sec, 0.004192/0.004192 sec, 0.011063/0.011063 sec )
[LOG] Total clause minimization time: 0.087031/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.087031/0.087031 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.139906 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.081776 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079125/0 sec (0.002928/0 sec, 0.002695/0 sec, 0.002697/0 sec, 0.002726/0 sec, 0.002733/0 sec, 0.00277/0 sec, 0.002787/0 sec, 0.002754/0 sec, 0.057035/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.028007/0 sec (0.002684/0.002684 sec, 0.002565/0.002565 sec, 0.002569/0.002569 sec, 0.002594/0.002594 sec, 0.002607/0.002607 sec, 0.002644/0.002644 sec, 0.002661/0.002661 sec, 0.002601/0.002601 sec, 0.007082/0.007082 sec )
[LOG] Total clause minimization time: 0.049804/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.049804/0.049804 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.08394 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.267749 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.262706/1 sec (0.007478/0 sec, 0.007064/0 sec, 0.00709/0 sec, 0.007158/0 sec, 0.007141/0 sec, 0.007174/0 sec, 0.007191/0 sec, 0.007271/0 sec, 0.007307/0 sec, 0.007326/0 sec, 0.190506/1 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.085848/1 sec (0.006909/0.006909 sec, 0.006623/0.006623 sec, 0.006653/0.006653 sec, 0.006722/0.006722 sec, 0.006705/0.006705 sec, 0.006739/0.006739 sec, 0.006743/0.006743 sec, 0.006835/0.006835 sec, 0.006865/0.006865 sec, 0.006881/0.006881 sec, 0.018173/0.018173 sec )
[LOG] Total clause minimization time: 0.171865/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.171865/0.171865 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.272328 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.155334 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.151781/0 sec (0.00458/0 sec, 0.004297/0 sec, 0.004396/0 sec, 0.004373/0 sec, 0.004393/0 sec, 0.004422/0 sec, 0.004445/0 sec, 0.004493/0 sec, 0.004518/0 sec, 0.004483/0 sec, 0.107381/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.052796/0 sec (0.004219/0.004219 sec, 0.004015/0.004015 sec, 0.0041/0.0041 sec, 0.004097/0.004097 sec, 0.004118/0.004118 sec, 0.004145/0.004145 sec, 0.004161/0.004161 sec, 0.004215/0.004215 sec, 0.00424/0.00424 sec, 0.004203/0.004203 sec, 0.011283/0.011283 sec )
[LOG] Total clause minimization time: 0.095799/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.095799/0.095799 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.158513 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.475951 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.468297/1 sec (0.011341/0 sec, 0.010804/0 sec, 0.010752/0 sec, 0.010862/0 sec, 0.010969/0 sec, 0.010884/0 sec, 0.010993/0 sec, 0.01116/0 sec, 0.011033/0 sec, 0.011014/0 sec, 0.011005/0 sec, 0.01111/0 sec, 0.33637/1 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.151517/0 sec (0.010477/0.010477 sec, 0.010139/0.010139 sec, 0.010093/0.010093 sec, 0.010187/0.010187 sec, 0.010303/0.010303 sec, 0.010208/0.010208 sec, 0.010331/0.010331 sec, 0.010492/0.010492 sec, 0.010321/0.010321 sec, 0.010348/0.010348 sec, 0.01034/0.01034 sec, 0.010427/0.010427 sec, 0.027851/0.027851 sec )
[LOG] Total clause minimization time: 0.307827/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.307827/0.307827 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.483058 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.270364 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.265181/0 sec (0.0068/0 sec, 0.006386/0 sec, 0.006551/0 sec, 0.006519/0 sec, 0.006552/0 sec, 0.006573/0 sec, 0.006568/0 sec, 0.006575/0 sec, 0.006646/0 sec, 0.006641/0 sec, 0.006706/0 sec, 0.006583/0 sec, 0.186081/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.090897/0 sec (0.006285/0.006285 sec, 0.005973/0.005973 sec, 0.00613/0.00613 sec, 0.006106/0.006106 sec, 0.006137/0.006137 sec, 0.006145/0.006145 sec, 0.006164/0.006164 sec, 0.006171/0.006171 sec, 0.006222/0.006222 sec, 0.006234/0.006234 sec, 0.006287/0.006287 sec, 0.006176/0.006176 sec, 0.016867/0.016867 sec )
[LOG] Total clause minimization time: 0.16879/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.16879/0.16879 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.275113 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.766982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.755644/0 sec (0.015976/0 sec, 0.015422/0 sec, 0.015392/0 sec, 0.015485/0 sec, 0.015485/0 sec, 0.015625/0 sec, 0.015696/0 sec, 0.015529/0 sec, 0.015572/0 sec, 0.015616/0 sec, 0.015799/0 sec, 0.015726/0 sec, 0.015932/0 sec, 0.015825/0 sec, 0.536564/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.244952/0 sec (0.014773/0.014773 sec, 0.014465/0.014465 sec, 0.014402/0.014402 sec, 0.0145/0.0145 sec, 0.0145/0.0145 sec, 0.014675/0.014675 sec, 0.014721/0.014721 sec, 0.014551/0.014551 sec, 0.014601/0.014601 sec, 0.014627/0.014627 sec, 0.014816/0.014816 sec, 0.014697/0.014697 sec, 0.014961/0.014961 sec, 0.014796/0.014796 sec, 0.039867/0.039867 sec )
[LOG] Total clause minimization time: 0.495614/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.495614/0.495614 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.777474 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.426965 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.419914/0 sec (0.009453/0 sec, 0.008947/0 sec, 0.008982/0 sec, 0.009011/0 sec, 0.009108/0 sec, 0.009114/0 sec, 0.009181/0 sec, 0.009141/0 sec, 0.009234/0 sec, 0.009336/0 sec, 0.009297/0 sec, 0.009302/0 sec, 0.009494/0 sec, 0.009237/0 sec, 0.291077/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.143898/0 sec (0.008726/0.008726 sec, 0.008379/0.008379 sec, 0.008423/0.008423 sec, 0.008452/0.008452 sec, 0.008526/0.008526 sec, 0.008539/0.008539 sec, 0.008621/0.008621 sec, 0.008571/0.008571 sec, 0.008674/0.008674 sec, 0.008746/0.008746 sec, 0.008725/0.008725 sec, 0.008724/0.008724 sec, 0.00889/0.00889 sec, 0.008659/0.008659 sec, 0.023243/0.023243 sec )
[LOG] Total clause minimization time: 0.26719/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.26719/0.26719 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.433982 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 1.16478 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.14892/1 sec (0.021224/0 sec, 0.020511/0 sec, 0.020579/0 sec, 0.021449/0 sec, 0.021888/0 sec, 0.0209/0 sec, 0.020733/0 sec, 0.020736/0 sec, 0.020925/0 sec, 0.021317/0 sec, 0.021058/1 sec, 0.020944/0 sec, 0.021016/0 sec, 0.02108/0 sec, 0.021352/0 sec, 0.021092/0 sec, 0.81212/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.369817/1 sec (0.019619/0.019619 sec, 0.019238/0.019238 sec, 0.019282/0.019282 sec, 0.020198/0.020198 sec, 0.020603/0.020603 sec, 0.019597/0.019597 sec, 0.019484/0.019484 sec, 0.019476/0.019476 sec, 0.019657/0.019657 sec, 0.020075/0.020075 sec, 0.019774/0.019774 sec, 0.019671/0.019671 sec, 0.019724/0.019724 sec, 0.019753/0.019753 sec, 0.020067/0.020067 sec, 0.019801/0.019801 sec, 0.053798/0.053798 sec )
[LOG] Total clause minimization time: 0.756901/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.756901/0.756901 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 1.17982 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.32 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.641296 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.631271/0 sec (0.012553/0 sec, 0.01186/0 sec, 0.011876/0 sec, 0.012029/0 sec, 0.012157/0 sec, 0.012264/0 sec, 0.012061/0 sec, 0.012084/0 sec, 0.012186/0 sec, 0.012212/0 sec, 0.012225/0 sec, 0.012259/0 sec, 0.012299/0 sec, 0.012588/0 sec, 0.012512/0 sec, 0.012203/0 sec, 0.435903/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.213864/0 sec (0.011518/0.011518 sec, 0.011085/0.011085 sec, 0.011115/0.011115 sec, 0.011278/0.011278 sec, 0.011369/0.011369 sec, 0.011471/0.011471 sec, 0.011315/0.011315 sec, 0.011343/0.011343 sec, 0.011416/0.011416 sec, 0.011472/0.011472 sec, 0.011487/0.011487 sec, 0.011504/0.011504 sec, 0.011529/0.011529 sec, 0.011834/0.011834 sec, 0.011728/0.011728 sec, 0.011449/0.011449 sec, 0.030951/0.030951 sec )
[LOG] Total clause minimization time: 0.404112/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.404112/0.404112 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.650794 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 1.68749 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.66534/1 sec (0.027793/0 sec, 0.026791/0 sec, 0.026919/0 sec, 0.026914/0 sec, 0.027384/0 sec, 0.02713/0 sec, 0.027518/0 sec, 0.027307/0 sec, 0.027226/0 sec, 0.027316/0 sec, 0.027721/0 sec, 0.027619/0 sec, 0.027385/0 sec, 0.027288/0 sec, 0.027706/0 sec, 0.028147/0 sec, 0.027636/0 sec, 0.027436/0 sec, 1.17211/1 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.535129/0 sec (0.025729/0.025729 sec, 0.025175/0.025175 sec, 0.025294/0.025294 sec, 0.025283/0.025283 sec, 0.025745/0.025745 sec, 0.025477/0.025477 sec, 0.025852/0.025852 sec, 0.025674/0.025674 sec, 0.025589/0.025589 sec, 0.025664/0.025664 sec, 0.026019/0.026019 sec, 0.025915/0.025915 sec, 0.025726/0.025726 sec, 0.025637/0.025637 sec, 0.026094/0.026094 sec, 0.026517/0.026517 sec, 0.026002/0.026002 sec, 0.02579/0.02579 sec, 0.071947/0.071947 sec )
[LOG] Total clause minimization time: 1.0984/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.0984/1.0984 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 1.70813 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.85 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.924195 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.911157/1 sec (0.015922/0 sec, 0.015532/0 sec, 0.01551/0 sec, 0.015546/0 sec, 0.015791/0 sec, 0.016281/0 sec, 0.016518/0 sec, 0.016032/0 sec, 0.015953/0 sec, 0.015727/0 sec, 0.015846/0 sec, 0.01591/0 sec, 0.015957/0 sec, 0.016034/0 sec, 0.016106/0 sec, 0.016/0 sec, 0.016255/0 sec, 0.015823/0 sec, 0.624414/1 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.309308/0 sec (0.01469/0.01469 sec, 0.014573/0.014573 sec, 0.014555/0.014555 sec, 0.014592/0.014592 sec, 0.014804/0.014804 sec, 0.015267/0.015267 sec, 0.015521/0.015521 sec, 0.015013/0.015013 sec, 0.014973/0.014973 sec, 0.01476/0.01476 sec, 0.014854/0.014854 sec, 0.014954/0.014954 sec, 0.015005/0.015005 sec, 0.015072/0.015072 sec, 0.015148/0.015148 sec, 0.015039/0.015039 sec, 0.015283/0.015283 sec, 0.014816/0.014816 sec, 0.040389/0.040389 sec )
[LOG] Total clause minimization time: 0.582932/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.582932/0.582932 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.937027 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.07 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 2.42314 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.39287/2 sec (0.036198/0 sec, 0.035118/0 sec, 0.035871/0 sec, 0.035439/0 sec, 0.035326/0 sec, 0.03555/0 sec, 0.035902/0 sec, 0.035892/0 sec, 0.035864/0 sec, 0.036101/0 sec, 0.036429/0 sec, 0.036173/0 sec, 0.036646/0 sec, 0.036625/0 sec, 0.035855/0 sec, 0.036072/1 sec, 0.036912/0 sec, 0.037023/0 sec, 0.035859/0 sec, 0.035689/0 sec, 1.67233/1 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.77636/1 sec (0.03363/0.03363 sec, 0.03311/0.03311 sec, 0.033848/0.033848 sec, 0.033323/0.033323 sec, 0.033322/0.033322 sec, 0.033545/0.033545 sec, 0.033866/0.033866 sec, 0.033778/0.033778 sec, 0.033828/0.033828 sec, 0.034053/0.034053 sec, 0.034361/0.034361 sec, 0.03411/0.03411 sec, 0.034529/0.034529 sec, 0.034586/0.034586 sec, 0.033836/0.033836 sec, 0.034037/0.034037 sec, 0.034876/0.034876 sec, 0.034925/0.034925 sec, 0.033783/0.033783 sec, 0.033596/0.033596 sec, 0.097418/0.097418 sec )
[LOG] Total clause minimization time: 1.57267/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.57267/1.57267 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 2.45059 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.59 sec (Real time) / 0.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 3.22957 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.2107/3 sec (0.119163/0 sec, 0.116126/0 sec, 0.116351/0 sec, 0.113655/0 sec, 0.1122/0 sec, 0.110476/1 sec, 0.109146/0 sec, 0.10825/0 sec, 0.106894/0 sec, 0.106312/0 sec, 0.105492/0 sec, 0.105024/0 sec, 0.104611/0 sec, 0.104428/0 sec, 0.103996/1 sec, 0.103558/0 sec, 0.103748/0 sec, 0.103749/0 sec, 0.1039/0 sec, 0.100372/0 sec, 1.05325/1 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 2.18445/2 sec (0.117655/0.117655 sec, 0.114946/0.114946 sec, 0.115076/0.115076 sec, 0.112393/0.112393 sec, 0.110995/0.110995 sec, 0.109244/0.109244 sec, 0.107954/0.107954 sec, 0.107017/0.107017 sec, 0.105662/0.105662 sec, 0.105112/0.105112 sec, 0.104205/0.104205 sec, 0.103798/0.103798 sec, 0.103279/0.103279 sec, 0.103233/0.103233 sec, 0.102775/0.102775 sec, 0.10234/0.10234 sec, 0.1025/0.1025 sec, 0.102499/0.102499 sec, 0.102508/0.102508 sec, 0.099175/0.099175 sec, 0.052087/0.052087 sec )
[LOG] Total clause minimization time: 0.99984/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.99984/0.99984 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 3.2464 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.39 sec (Real time) / 0.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 3.18009 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.14067/4 sec (0.043003/0 sec, 0.042496/1 sec, 0.042076/0 sec, 0.042938/0 sec, 0.042783/0 sec, 0.042563/0 sec, 0.042949/0 sec, 0.042878/0 sec, 0.042957/0 sec, 0.043353/0 sec, 0.043016/0 sec, 0.04292/0 sec, 0.043333/0 sec, 0.043205/0 sec, 0.043453/0 sec, 0.043394/0 sec, 0.043496/0 sec, 0.043739/0 sec, 0.043178/0 sec, 0.043487/0 sec, 0.043334/0 sec, 0.042848/0 sec, 2.19327/3 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 1.01138/1 sec (0.039869/0.039869 sec, 0.039967/0.039967 sec, 0.039518/0.039518 sec, 0.040428/0.040428 sec, 0.040247/0.040247 sec, 0.040071/0.040071 sec, 0.040291/0.040291 sec, 0.040378/0.040378 sec, 0.040449/0.040449 sec, 0.040802/0.040802 sec, 0.04043/0.04043 sec, 0.040347/0.040347 sec, 0.040757/0.040757 sec, 0.040665/0.040665 sec, 0.040868/0.040868 sec, 0.040872/0.040872 sec, 0.040936/0.040936 sec, 0.041072/0.041072 sec, 0.040609/0.040609 sec, 0.040887/0.040887 sec, 0.040768/0.040768 sec, 0.040311/0.040311 sec, 0.12084/0.12084 sec )
[LOG] Total clause minimization time: 2.06961/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.06961/2.06961 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 3.21754 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.36 sec (Real time) / 1.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 1.74128 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.71829/2 sec (0.024936/0 sec, 0.024338/0 sec, 0.024545/0 sec, 0.02437/0 sec, 0.02458/0 sec, 0.024655/0 sec, 0.024592/0 sec, 0.024516/0 sec, 0.024417/0 sec, 0.02453/0 sec, 0.025257/0 sec, 0.024752/0 sec, 0.024896/0 sec, 0.024777/0 sec, 0.025056/0 sec, 0.025181/0 sec, 0.024928/0 sec, 0.024845/0 sec, 0.024955/0 sec, 0.024959/1 sec, 0.025246/0 sec, 0.025107/0 sec, 1.17285/1 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.576456/1 sec (0.023068/0.023068 sec, 0.022835/0.022835 sec, 0.023062/0.023062 sec, 0.022841/0.022841 sec, 0.023111/0.023111 sec, 0.023181/0.023181 sec, 0.02311/0.02311 sec, 0.023002/0.023002 sec, 0.022966/0.022966 sec, 0.023062/0.023062 sec, 0.023632/0.023632 sec, 0.023292/0.023292 sec, 0.023429/0.023429 sec, 0.023253/0.023253 sec, 0.023596/0.023596 sec, 0.02365/0.02365 sec, 0.023444/0.023444 sec, 0.023397/0.023397 sec, 0.023464/0.023464 sec, 0.023506/0.023506 sec, 0.02358/0.02358 sec, 0.023644/0.023644 sec, 0.064331/0.064331 sec )
[LOG] Total clause minimization time: 1.10682/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.10682/1.10682 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 1.7631 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.91 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 4.15922 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.10619/4 sec (0.0521/0 sec, 0.051134/0 sec, 0.05265/0 sec, 0.051159/0 sec, 0.051098/0 sec, 0.051621/0 sec, 0.051494/0 sec, 0.051723/1 sec, 0.052154/0 sec, 0.05231/0 sec, 0.051534/0 sec, 0.051949/0 sec, 0.051979/0 sec, 0.05173/0 sec, 0.051839/0 sec, 0.05273/0 sec, 0.052558/0 sec, 0.052325/0 sec, 0.052619/0 sec, 0.052375/0 sec, 0.052446/0 sec, 0.052418/0 sec, 0.053131/0 sec, 0.052352/0 sec, 2.85676/3 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 1.31977/1 sec (0.048106/0.048106 sec, 0.047874/0.047874 sec, 0.049431/0.049431 sec, 0.047811/0.047811 sec, 0.047891/0.047891 sec, 0.048375/0.048375 sec, 0.048317/0.048317 sec, 0.048427/0.048427 sec, 0.048913/0.048913 sec, 0.049136/0.049136 sec, 0.048294/0.048294 sec, 0.048866/0.048866 sec, 0.048815/0.048815 sec, 0.048471/0.048471 sec, 0.04863/0.04863 sec, 0.049513/0.049513 sec, 0.04934/0.04934 sec, 0.049009/0.049009 sec, 0.049381/0.049381 sec, 0.049169/0.049169 sec, 0.049247/0.049247 sec, 0.049145/0.049145 sec, 0.049938/0.049938 sec, 0.049181/0.049181 sec, 0.148489/0.148489 sec )
[LOG] Total clause minimization time: 2.70515/3 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.70515/2.70515 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 4.2058 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.35 sec (Real time) / 1.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 2.2874 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.25779/2 sec (0.0301/0 sec, 0.029409/0 sec, 0.029197/0 sec, 0.029394/0 sec, 0.029709/0 sec, 0.029574/0 sec, 0.029531/0 sec, 0.02998/0 sec, 0.029858/0 sec, 0.030008/0 sec, 0.029968/0 sec, 0.030151/0 sec, 0.029884/0 sec, 0.03036/0 sec, 0.029965/0 sec, 0.03026/0 sec, 0.030555/0 sec, 0.030203/0 sec, 0.030282/0 sec, 0.030359/0 sec, 0.030422/0 sec, 0.030201/0 sec, 0.031033/0 sec, 0.030605/0 sec, 1.53678/2 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.756282/0 sec (0.027824/0.027824 sec, 0.027626/0.027626 sec, 0.02742/0.02742 sec, 0.027585/0.027585 sec, 0.027909/0.027909 sec, 0.027755/0.027755 sec, 0.027714/0.027714 sec, 0.028214/0.028214 sec, 0.028058/0.028058 sec, 0.028192/0.028192 sec, 0.028167/0.028167 sec, 0.028281/0.028281 sec, 0.028076/0.028076 sec, 0.028571/0.028571 sec, 0.028173/0.028173 sec, 0.028457/0.028457 sec, 0.028729/0.028729 sec, 0.02839/0.02839 sec, 0.028453/0.028453 sec, 0.02861/0.02861 sec, 0.028581/0.028581 sec, 0.028427/0.028427 sec, 0.029234/0.029234 sec, 0.028799/0.028799 sec, 0.079037/0.079037 sec )
[LOG] Total clause minimization time: 1.45596/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.45596/1.45596 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 2.31547 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.46 sec (Real time) / 0.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 175.339 sec CPU time.
[LOG] Relation determinization time: 176 sec real time.
[LOG] Final circuit size: 101 new AND gates.
[LOG] Size before ABC: 171 AND gates.
[LOG] Size after ABC: 100 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 175.322/176 sec (55.4332/56 sec, 55.9776/56 sec, 24.1908/24 sec, 6.88626/7 sec, 31.0501/31 sec, 1.78375/2 sec )
[LOG] Nr of iterations: 74 (16, 23, 11, 2, 14, 8 )
[LOG] Total clause computation time: 15.4296/17 sec (3.35209/3.35209 sec, 5.30112/5.30112 sec, 3.43136/3.43136 sec, 0.40406/0.40406 sec, 2.85211/2.85211 sec, 0.088843/0.088843 sec )
[LOG] Total clause minimization time: 159.889/159 sec (52.0805/52.0805 sec, 50.6759/50.6759 sec, 20.759/20.759 sec, 6.48182/6.48182 sec, 28.1975/28.1975 sec, 1.69446/1.69446 sec )
[LOG] Total clause size reduction: 1836 --> 170 (405 --> 32, 594 --> 59, 270 --> 30, 27 --> 0, 351 --> 37, 189 --> 12 )
[LOG] Average clause size reduction: 24.8108 --> 2.2973 (25.3125 --> 2, 25.8261 --> 2.56522, 24.5455 --> 2.72727, 13.5 --> 0, 25.0714 --> 2.64286, 23.625 --> 1.5 )
[LOG] Overall execution time: 175.341 sec CPU time.
[LOG] Overall execution time: 176 sec real time.
Synthesis time: 175.86 sec (Real time) / 58.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 266 5 21 1 235
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 1233.8 sec CPU time.
[LOG] Relation determinization time: 1236 sec real time.
[LOG] Final circuit size: 249 new AND gates.
[LOG] Size before ABC: 441 AND gates.
[LOG] Size after ABC: 249 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1233.75/1236 sec (359.962/360 sec, 203.217/204 sec, 178.665/179 sec, 131.043/131 sec, 165.26/166 sec, 189.746/190 sec, 5.85711/6 sec )
[LOG] Nr of iterations: 149 (25, 23, 18, 22, 22, 31, 8 )
[LOG] Total clause computation time: 118.69/120 sec (24.5009/24.5009 sec, 20.0045/20.0045 sec, 12.3324/12.3324 sec, 13.0769/13.0769 sec, 17.338/17.338 sec, 31.1898/31.1898 sec, 0.247248/0.247248 sec )
[LOG] Total clause minimization time: 1115.05/1116 sec (335.459/335.459 sec, 183.21/183.21 sec, 166.331/166.331 sec, 117.964/117.964 sec, 147.92/147.92 sec, 158.553/158.553 sec, 5.60859/5.60859 sec )
[LOG] Total clause size reduction: 4402 --> 441 (744 --> 73, 682 --> 66, 527 --> 54, 651 --> 75, 651 --> 57, 930 --> 105, 217 --> 11 )
[LOG] Average clause size reduction: 29.5436 --> 2.95973 (29.76 --> 2.92, 29.6522 --> 2.86957, 29.2778 --> 3, 29.5909 --> 3.40909, 29.5909 --> 2.59091, 30 --> 3.3871, 27.125 --> 1.375 )
[LOG] Overall execution time: 1233.8 sec CPU time.
[LOG] Overall execution time: 1236 sec real time.
Synthesis time: 1236.64 sec (Real time) / 539.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 455 6 24 1 418
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 5036.38 sec CPU time.
[LOG] Relation determinization time: 5048 sec real time.
[LOG] Final circuit size: 573 new AND gates.
[LOG] Size before ABC: 1178 AND gates.
[LOG] Size after ABC: 573 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5036.26/5048 sec (1299.07/1302 sec, 450.466/451 sec, 585.06/587 sec, 580.545/582 sec, 296.759/297 sec, 206.876/207 sec, 1058.66/1061 sec, 539.463/541 sec, 19.3631/20 sec )
[LOG] Nr of iterations: 278 (41, 22, 25, 28, 20, 8, 81, 46, 7 )
[LOG] Total clause computation time: 385.823/391 sec (47.543/47.543 sec, 32.2976/32.2976 sec, 23.8081/23.8081 sec, 31.5294/31.5294 sec, 21.1897/21.1897 sec, 14.229/14.229 sec, 143.441/143.441 sec, 70.9147/70.9147 sec, 0.870766/0.870766 sec )
[LOG] Total clause minimization time: 4650.39/4657 sec (1251.52/1251.52 sec, 418.165/418.165 sec, 561.249/561.249 sec, 549.011/549.011 sec, 275.566/275.566 sec, 192.644/192.644 sec, 915.202/915.202 sec, 468.541/468.541 sec, 18.4902/18.4902 sec )
[LOG] Total clause size reduction: 9415 --> 1178 (1400 --> 176, 735 --> 74, 840 --> 90, 945 --> 96, 665 --> 74, 245 --> 18, 2800 --> 448, 1575 --> 193, 210 --> 9 )
[LOG] Average clause size reduction: 33.8669 --> 4.23741 (34.1463 --> 4.29268, 33.4091 --> 3.36364, 33.6 --> 3.6, 33.75 --> 3.42857, 33.25 --> 3.7, 30.625 --> 2.25, 34.5679 --> 5.53086, 34.2391 --> 4.19565, 30 --> 1.28571 )
[LOG] Overall execution time: 5036.38 sec CPU time.
[LOG] Overall execution time: 5048 sec real time.
Synthesis time: 5047.81 sec (Real time) / 2733.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.18 sec (Real time) / 2.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 818 7 27 1 775
=====================  genbuf4c3y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 7073.28 sec (User CPU time)
Timeout: 1
=====================  genbuf5c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 8899.11 sec (User CPU time)
Timeout: 1
=====================  genbuf6c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9848.44 sec (User CPU time)
Timeout: 1
=====================  genbuf7c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9823.86 sec (User CPU time)
Timeout: 1
=====================  genbuf8c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9714.10 sec (User CPU time)
Timeout: 1
=====================  genbuf9c3y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9847.45 sec (User CPU time)
Timeout: 1
=====================  genbuf10c3y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9880.94 sec (User CPU time)
Timeout: 1
=====================  genbuf11c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9885.43 sec (User CPU time)
Timeout: 1
=====================  genbuf12c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9868.07 sec (User CPU time)
Timeout: 1
=====================  genbuf13c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9803.66 sec (User CPU time)
Timeout: 1
=====================  genbuf14c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9867.92 sec (User CPU time)
Timeout: 1
=====================  genbuf15c3y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9979.40 sec (User CPU time)
Timeout: 1
=====================  genbuf16c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9719.56 sec (User CPU time)
Timeout: 1
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 156.853 sec CPU time.
[LOG] Relation determinization time: 157 sec real time.
[LOG] Final circuit size: 130 new AND gates.
[LOG] Size before ABC: 229 AND gates.
[LOG] Size after ABC: 129 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 156.839/157 sec (60.443/60 sec, 29.1931/29 sec, 24.23/25 sec, 2.77648/2 sec, 38.4483/39 sec, 1.7485/2 sec )
[LOG] Nr of iterations: 88 (24, 17, 16, 2, 21, 8 )
[LOG] Total clause computation time: 13.8376/17 sec (4.36277/4.36277 sec, 2.73906/2.73906 sec, 2.81665/2.81665 sec, 0.286927/0.286927 sec, 3.55591/3.55591 sec, 0.076248/0.076248 sec )
[LOG] Total clause minimization time: 142.999/140 sec (56.0796/56.0796 sec, 26.4535/26.4535 sec, 21.4128/21.4128 sec, 2.4892/2.4892 sec, 34.8919/34.8919 sec, 1.67178/1.67178 sec )
[LOG] Total clause size reduction: 2378 --> 228 (667 --> 68, 464 --> 37, 435 --> 52, 29 --> 0, 580 --> 60, 203 --> 11 )
[LOG] Average clause size reduction: 27.0227 --> 2.59091 (27.7917 --> 2.83333, 27.2941 --> 2.17647, 27.1875 --> 3.25, 14.5 --> 0, 27.619 --> 2.85714, 25.375 --> 1.375 )
[LOG] Overall execution time: 156.855 sec CPU time.
[LOG] Overall execution time: 157 sec real time.
Synthesis time: 157.31 sec (Real time) / 48.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 304 5 23 1 271
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 856.2 sec CPU time.
[LOG] Relation determinization time: 858 sec real time.
[LOG] Final circuit size: 263 new AND gates.
[LOG] Size before ABC: 542 AND gates.
[LOG] Size after ABC: 263 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 856.174/858 sec (231.902/233 sec, 88.9677/89 sec, 107.137/107 sec, 125.106/125 sec, 171.896/173 sec, 127.476/127 sec, 3.68977/4 sec )
[LOG] Nr of iterations: 170 (27, 17, 17, 29, 35, 37, 8 )
[LOG] Total clause computation time: 82.7018/88 sec (17.4295/17.4295 sec, 10.9428/10.9428 sec, 7.23032/7.23032 sec, 12.4778/12.4778 sec, 18.8018/18.8018 sec, 15.6424/15.6424 sec, 0.177098/0.177098 sec )
[LOG] Total clause minimization time: 773.461/770 sec (214.471/214.471 sec, 78.0236/78.0236 sec, 99.905/99.905 sec, 112.626/112.626 sec, 153.092/153.092 sec, 111.831/111.831 sec, 3.51165/3.51165 sec )
[LOG] Total clause size reduction: 5379 --> 542 (858 --> 82, 528 --> 47, 528 --> 50, 924 --> 108, 1122 --> 112, 1188 --> 131, 231 --> 12 )
[LOG] Average clause size reduction: 31.6412 --> 3.18824 (31.7778 --> 3.03704, 31.0588 --> 2.76471, 31.0588 --> 2.94118, 31.8621 --> 3.72414, 32.0571 --> 3.2, 32.1081 --> 3.54054, 28.875 --> 1.5 )
[LOG] Overall execution time: 856.202 sec CPU time.
[LOG] Overall execution time: 858 sec real time.
Synthesis time: 857.95 sec (Real time) / 324.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 476 6 26 1 437
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 4106.67 sec CPU time.
[LOG] Relation determinization time: 4115 sec real time.
[LOG] Final circuit size: 930 new AND gates.
[LOG] Size before ABC: 1790 AND gates.
[LOG] Size after ABC: 930 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4106.61/4115 sec (545.35/546 sec, 307.064/308 sec, 607.687/609 sec, 636.288/638 sec, 292.631/293 sec, 104.409/105 sec, 987.685/989 sec, 610.773/612 sec, 14.7259/15 sec )
[LOG] Nr of iterations: 379 (27, 22, 36, 44, 31, 8, 120, 82, 9 )
[LOG] Total clause computation time: 248.76/249 sec (24.7761/24.7761 sec, 19.1385/19.1385 sec, 23.0589/23.0589 sec, 29.252/29.252 sec, 17.8937/17.8937 sec, 5.55063/5.55063 sec, 74.3978/74.3978 sec, 53.9524/53.9524 sec, 0.740284/0.740284 sec )
[LOG] Total clause minimization time: 3857.82/3866 sec (520.571/520.571 sec, 287.924/287.924 sec, 584.625/584.625 sec, 607.032/607.032 sec, 274.735/274.735 sec, 98.8567/98.8567 sec, 913.277/913.277 sec, 556.813/556.813 sec, 13.9837/13.9837 sec )
[LOG] Total clause size reduction: 14060 --> 1790 (988 --> 99, 798 --> 80, 1330 --> 128, 1634 --> 174, 1140 --> 109, 266 --> 17, 4522 --> 796, 3078 --> 374, 304 --> 13 )
[LOG] Average clause size reduction: 37.0976 --> 4.72296 (36.5926 --> 3.66667, 36.2727 --> 3.63636, 36.9444 --> 3.55556, 37.1364 --> 3.95455, 36.7742 --> 3.51613, 33.25 --> 2.125, 37.6833 --> 6.63333, 37.5366 --> 4.56098, 33.7778 --> 1.44444 )
[LOG] Overall execution time: 4106.67 sec CPU time.
[LOG] Overall execution time: 4115 sec real time.
Synthesis time: 4115.47 sec (Real time) / 1815.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.26 sec (Real time) / 4.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 1184 7 30 1 1138
=====================  genbuf4b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 5143.85 sec (User CPU time)
Timeout: 1
=====================  genbuf5b4y.aag =====================
Synthesis time: 9999.99 sec (Real time) / 8803.87 sec (User CPU time)
Timeout: 1
=====================  genbuf6b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9830.47 sec (User CPU time)
Timeout: 1
=====================  genbuf7b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9874.58 sec (User CPU time)
Timeout: 1
=====================  genbuf8b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9917.70 sec (User CPU time)
Timeout: 1
=====================  genbuf9b4y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9925.14 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9916.38 sec (User CPU time)
Timeout: 1
=====================  genbuf11b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9920.80 sec (User CPU time)
Timeout: 1
=====================  genbuf12b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9921.79 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9936.86 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9853.59 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9978.03 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9853.22 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 168.68 sec CPU time.
[LOG] Relation determinization time: 169 sec real time.
[LOG] Final circuit size: 103 new AND gates.
[LOG] Size before ABC: 210 AND gates.
[LOG] Size after ABC: 102 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 168.667/169 sec (49.6837/50 sec, 32.0198/32 sec, 36.8441/37 sec, 4.34714/4 sec, 44.3695/45 sec, 1.40275/1 sec )
[LOG] Nr of iterations: 85 (19, 18, 18, 2, 21, 7 )
[LOG] Total clause computation time: 13.8608/14 sec (3.67469/3.67469 sec, 2.97346/2.97346 sec, 3.30484/3.30484 sec, 0.302212/0.302212 sec, 3.53987/3.53987 sec, 0.065756/0.065756 sec )
[LOG] Total clause minimization time: 154.804/155 sec (46.0087/46.0087 sec, 29.046/29.046 sec, 33.5389/33.5389 sec, 4.04464/4.04464 sec, 40.8292/40.8292 sec, 1.33666/1.33666 sec )
[LOG] Total clause size reduction: 2291 --> 209 (522 --> 44, 493 --> 43, 493 --> 56, 29 --> 0, 580 --> 56, 174 --> 10 )
[LOG] Average clause size reduction: 26.9529 --> 2.45882 (27.4737 --> 2.31579, 27.3889 --> 2.38889, 27.3889 --> 3.11111, 14.5 --> 0, 27.619 --> 2.66667, 24.8571 --> 1.42857 )
[LOG] Overall execution time: 168.681 sec CPU time.
[LOG] Overall execution time: 169 sec real time.
Synthesis time: 169.14 sec (Real time) / 52.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 274 5 23 1 241
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1123.77 sec CPU time.
[LOG] Relation determinization time: 1126 sec real time.
[LOG] Final circuit size: 334 new AND gates.
[LOG] Size before ABC: 630 AND gates.
[LOG] Size after ABC: 334 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1123.74/1126 sec (295.798/296 sec, 186.639/187 sec, 113.005/113 sec, 136.752/137 sec, 217.435/218 sec, 170.534/171 sec, 3.58228/4 sec )
[LOG] Nr of iterations: 189 (29, 28, 15, 29, 38, 43, 7 )
[LOG] Total clause computation time: 83.3523/89 sec (17.3311/17.3311 sec, 14.1539/14.1539 sec, 7.18129/7.18129 sec, 11.847/11.847 sec, 16.4546/16.4546 sec, 16.2335/16.2335 sec, 0.151001/0.151001 sec )
[LOG] Total clause minimization time: 1040.38/1037 sec (278.465/278.465 sec, 172.483/172.483 sec, 105.822/105.822 sec, 124.904/124.904 sec, 200.979/200.979 sec, 154.298/154.298 sec, 3.43039/3.43039 sec )
[LOG] Total clause size reduction: 6006 --> 630 (924 --> 87, 891 --> 94, 462 --> 43, 924 --> 104, 1221 --> 128, 1386 --> 165, 198 --> 9 )
[LOG] Average clause size reduction: 31.7778 --> 3.33333 (31.8621 --> 3, 31.8214 --> 3.35714, 30.8 --> 2.86667, 31.8621 --> 3.58621, 32.1316 --> 3.36842, 32.2326 --> 3.83721, 28.2857 --> 1.28571 )
[LOG] Overall execution time: 1123.77 sec CPU time.
[LOG] Overall execution time: 1126 sec real time.
Synthesis time: 1125.96 sec (Real time) / 433.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.99 sec (Real time) / 0.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 541 6 26 1 502
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 5652.35 sec CPU time.
[LOG] Relation determinization time: 5662 sec real time.
[LOG] Final circuit size: 986 new AND gates.
[LOG] Size before ABC: 1947 AND gates.
[LOG] Size after ABC: 986 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5652.28/5662 sec (1138.36/1140 sec, 654.924/656 sec, 735.947/737 sec, 547.687/549 sec, 555.561/557 sec, 88.0419/88 sec, 1169.05/1171 sec, 753.022/754 sec, 9.69769/10 sec )
[LOG] Nr of iterations: 425 (56, 44, 41, 35, 43, 6, 102, 92, 6 )
[LOG] Total clause computation time: 373.602/366 sec (46.883/46.883 sec, 27.8468/27.8468 sec, 28.7898/28.7898 sec, 25.852/25.852 sec, 30.2342/30.2342 sec, 6.39259/6.39259 sec, 125.928/125.928 sec, 81.0131/81.0131 sec, 0.661925/0.661925 sec )
[LOG] Total clause minimization time: 5278.63/5296 sec (1091.47/1091.47 sec, 627.073/627.073 sec, 707.153/707.153 sec, 521.833/521.833 sec, 525.323/525.323 sec, 81.6469/81.6469 sec, 1043.1/1043.1 sec, 671.999/671.999 sec, 9.03406/9.03406 sec )
[LOG] Total clause size reduction: 15808 --> 1947 (2090 --> 225, 1634 --> 192, 1520 --> 143, 1292 --> 123, 1596 --> 188, 190 --> 11, 3838 --> 618, 3458 --> 439, 190 --> 8 )
[LOG] Average clause size reduction: 37.1953 --> 4.58118 (37.3214 --> 4.01786, 37.1364 --> 4.36364, 37.0732 --> 3.4878, 36.9143 --> 3.51429, 37.1163 --> 4.37209, 31.6667 --> 1.83333, 37.6275 --> 6.05882, 37.587 --> 4.77174, 31.6667 --> 1.33333 )
[LOG] Overall execution time: 5652.35 sec CPU time.
[LOG] Overall execution time: 5662 sec real time.
Synthesis time: 5662.45 sec (Real time) / 2689.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.74 sec (Real time) / 7.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 1232 7 30 1 1186
=====================  genbuf4f4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 7384.12 sec (User CPU time)
Timeout: 1
=====================  genbuf5f5y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9917.76 sec (User CPU time)
Timeout: 1
=====================  genbuf6f6y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9830.26 sec (User CPU time)
Timeout: 1
=====================  genbuf7f7y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9740.24 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9785.81 sec (User CPU time)
Timeout: 1
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9758.58 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9936.83 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1797.77 sec CPU time.
[LOG] Relation determinization time: 1801 sec real time.
[LOG] Final circuit size: 832 new AND gates.
[LOG] Size before ABC: 1784 AND gates.
[LOG] Size after ABC: 832 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1797.73/1801 sec (59.6396/59 sec, 94.1003/95 sec, 609.863/611 sec, 30.2813/30 sec, 660.452/662 sec, 38.3028/38 sec, 231.298/232 sec, 73.794/74 sec )
[LOG] Nr of iterations: 327 (8, 9, 68, 5, 84, 7, 51, 95 )
[LOG] Total clause computation time: 188.985/188 sec (6.91964/6.91964 sec, 21.659/21.659 sec, 48.2814/48.2814 sec, 5.44887/5.44887 sec, 52.568/52.568 sec, 4.85542/4.85542 sec, 43.0208/43.0208 sec, 6.23172/6.23172 sec )
[LOG] Total clause minimization time: 1608.73/1613 sec (52.7192/52.7192 sec, 72.4404/72.4404 sec, 561.579/561.579 sec, 24.8315/24.8315 sec, 607.88/607.88 sec, 33.4462/33.4462 sec, 188.273/188.273 sec, 67.5608/67.5608 sec )
[LOG] Total clause size reduction: 11484 --> 1784 (252 --> 12, 288 --> 49, 2412 --> 365, 144 --> 6, 2988 --> 448, 216 --> 18, 1800 --> 386, 3384 --> 500 )
[LOG] Average clause size reduction: 35.1193 --> 5.45566 (31.5 --> 1.5, 32 --> 5.44444, 35.4706 --> 5.36765, 28.8 --> 1.2, 35.5714 --> 5.33333, 30.8571 --> 2.57143, 35.2941 --> 7.56863, 35.6211 --> 5.26316 )
[LOG] Overall execution time: 1797.77 sec CPU time.
[LOG] Overall execution time: 1801 sec real time.
Synthesis time: 1801.27 sec (Real time) / 797.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.55 sec (Real time) / 2.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1052 7 28 1 1009
=====================  amba3c5y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 6991.81 sec (User CPU time)
Timeout: 1
=====================  amba4c7y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9916.86 sec (User CPU time)
Timeout: 1
=====================  amba5c5y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9914.14 sec (User CPU time)
Timeout: 1
=====================  amba6c5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9903.27 sec (User CPU time)
Timeout: 1
=====================  amba7c5y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9544.42 sec (User CPU time)
Timeout: 1
=====================  amba8c7y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9609.02 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9844.14 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9643.14 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 2707.45 sec CPU time.
[LOG] Relation determinization time: 2713 sec real time.
[LOG] Final circuit size: 1119 new AND gates.
[LOG] Size before ABC: 2465 AND gates.
[LOG] Size after ABC: 1118 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2707.4/2713 sec (68.5944/69 sec, 66.1884/66 sec, 811.487/813 sec, 53.1419/53 sec, 1066.66/1069 sec, 61.1461/61 sec, 425.365/426 sec, 154.824/156 sec )
[LOG] Nr of iterations: 416 (6, 6, 78, 6, 108, 9, 67, 136 )
[LOG] Total clause computation time: 315.409/329 sec (12.0777/12.0777 sec, 18.3849/18.3849 sec, 78.7761/78.7761 sec, 7.16524/7.16524 sec, 110.646/110.646 sec, 11.6912/11.6912 sec, 64.6467/64.6467 sec, 12.0211/12.0211 sec )
[LOG] Total clause minimization time: 2391.97/2384 sec (56.5156/56.5156 sec, 47.8026/47.8026 sec, 732.706/732.706 sec, 45.9755/45.9755 sec, 956.002/956.002 sec, 49.4534/49.4534 sec, 360.716/360.716 sec, 142.796/142.796 sec )
[LOG] Total clause size reduction: 15912 --> 2465 (195 --> 8, 195 --> 25, 3003 --> 416, 195 --> 8, 4173 --> 655, 312 --> 25, 2574 --> 497, 5265 --> 831 )
[LOG] Average clause size reduction: 38.25 --> 5.92548 (32.5 --> 1.33333, 32.5 --> 4.16667, 38.5 --> 5.33333, 32.5 --> 1.33333, 38.6389 --> 6.06481, 34.6667 --> 2.77778, 38.4179 --> 7.41791, 38.7132 --> 6.11029 )
[LOG] Overall execution time: 2707.46 sec CPU time.
[LOG] Overall execution time: 2713 sec real time.
Synthesis time: 2712.81 sec (Real time) / 1230.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.63 sec (Real time) / 3.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1353 7 31 1 1308
=====================  amba3b5y.aag =====================
Synthesis time: 9999.99 sec (Real time) / 8813.05 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9886.60 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9909.32 sec (User CPU time)
Timeout: 1
=====================  amba6b5y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9837.02 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9209.66 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9927.54 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9839.42 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 3095.85 sec CPU time.
[LOG] Relation determinization time: 3102 sec real time.
[LOG] Final circuit size: 1124 new AND gates.
[LOG] Size before ABC: 2368 AND gates.
[LOG] Size after ABC: 1123 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3095.81/3101 sec (83.0053/83 sec, 103.268/104 sec, 975.586/977 sec, 66.4241/67 sec, 1119.59/1121 sec, 80.0992/80 sec, 539.517/541 sec, 128.318/128 sec )
[LOG] Nr of iterations: 405 (7, 8, 80, 6, 99, 9, 87, 109 )
[LOG] Total clause computation time: 470.012/468 sec (14.2864/14.2864 sec, 29.5557/29.5557 sec, 154.872/154.872 sec, 7.89426/7.89426 sec, 146.485/146.485 sec, 18.025/18.025 sec, 85.3005/85.3005 sec, 13.594/13.594 sec )
[LOG] Total clause minimization time: 2625.77/2633 sec (68.7178/68.7178 sec, 73.7116/73.7116 sec, 820.709/820.709 sec, 58.5287/58.5287 sec, 973.098/973.098 sec, 62.0724/62.0724 sec, 454.215/454.215 sec, 114.716/114.716 sec )
[LOG] Total clause size reduction: 15483 --> 2368 (234 --> 12, 273 --> 40, 3081 --> 427, 195 --> 8, 3822 --> 562, 312 --> 25, 3354 --> 672, 4212 --> 622 )
[LOG] Average clause size reduction: 38.2296 --> 5.84691 (33.4286 --> 1.71429, 34.125 --> 5, 38.5125 --> 5.3375, 32.5 --> 1.33333, 38.6061 --> 5.67677, 34.6667 --> 2.77778, 38.5517 --> 7.72414, 38.6422 --> 5.70642 )
[LOG] Overall execution time: 3095.86 sec CPU time.
[LOG] Overall execution time: 3102 sec real time.
Synthesis time: 3101.38 sec (Real time) / 1562.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.02 sec (Real time) / 3.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1350 7 31 1 1305
=====================  amba3f9y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9246.23 sec (User CPU time)
Timeout: 1
=====================  amba4f25y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9902.42 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9782.77 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9724.96 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9839.79 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.167033 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.16207/0 sec (0.16207/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.006437/0 sec (0.006437/0.006437 sec )
[LOG] Total clause minimization time: 0.155273/0 sec (0.155273/0.155273 sec )
[LOG] Total clause size reduction: 52 --> 1 (52 --> 1 )
[LOG] Average clause size reduction: 26 --> 0.5 (26 --> 0.5 )
[LOG] Overall execution time: 0.16976 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 5.99558 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.96583/6 sec (5.96583/6 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.101525/1 sec (0.101525/0.101525 sec )
[LOG] Total clause minimization time: 5.86337/5 sec (5.86337/5.86337 sec )
[LOG] Total clause size reduction: 616 --> 7 (616 --> 7 )
[LOG] Average clause size reduction: 77 --> 0.875 (77 --> 0.875 )
[LOG] Overall execution time: 6.00009 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.15 sec (Real time) / 2.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 562 3 84 1 474
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 12.485 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.425/13 sec (12.425/13 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.208082/0 sec (0.208082/0.208082 sec )
[LOG] Total clause minimization time: 12.2154/13 sec (12.2154/12.2154 sec )
[LOG] Total clause size reduction: 959 --> 28 (959 --> 28 )
[LOG] Average clause size reduction: 119.875 --> 3.5 (119.875 --> 3.5 )
[LOG] Overall execution time: 12.4929 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.66 sec (Real time) / 4.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 888 3 133 1 751
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.852721 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.844315/1 sec (0.844315/1 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.019013/0 sec (0.019013/0.019013 sec )
[LOG] Total clause minimization time: 0.824802/1 sec (0.824802/0.824802 sec )
[LOG] Total clause size reduction: 204 --> 7 (204 --> 7 )
[LOG] Average clause size reduction: 51 --> 1.75 (51 --> 1.75 )
[LOG] Overall execution time: 0.855824 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.99 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 432 3 64 1 364
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 10.9638 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.9025/11 sec (10.9025/11 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.428258/0 sec (0.428258/0.428258 sec )
[LOG] Total clause minimization time: 10.4729/11 sec (10.4729/10.4729 sec )
[LOG] Total clause size reduction: 812 --> 21 (812 --> 21 )
[LOG] Average clause size reduction: 101.5 --> 2.625 (101.5 --> 2.625 )
[LOG] Overall execution time: 10.97 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.13 sec (Real time) / 4.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 732 3 112 1 616
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 13.9636 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.8686/14 sec (13.8686/14 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.162307/1 sec (0.162307/0.162307 sec )
[LOG] Total clause minimization time: 13.7047/13 sec (13.7047/13.7047 sec )
[LOG] Total clause size reduction: 825 --> 17 (825 --> 17 )
[LOG] Average clause size reduction: 137.5 --> 2.83333 (137.5 --> 2.83333 )
[LOG] Overall execution time: 13.9736 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.15 sec (Real time) / 5.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 976 3 161 1 811
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 1.0903 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.08145/1 sec (1.08145/1 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.02737/0 sec (0.02737/0.02737 sec )
[LOG] Total clause minimization time: 1.05358/1 sec (1.05358/1.05358 sec )
[LOG] Total clause size reduction: 240 --> 6 (240 --> 6 )
[LOG] Average clause size reduction: 48 --> 1.2 (48 --> 1.2 )
[LOG] Overall execution time: 1.09314 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.23 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 387 3 56 1 327
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 2.3982 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.35177/3 sec (2.35177/3 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.051998/0 sec (0.051998/0.051998 sec )
[LOG] Total clause minimization time: 2.29885/3 sec (2.29885/2.29885 sec )
[LOG] Total clause size reduction: 204 --> 12 (204 --> 12 )
[LOG] Average clause size reduction: 68 --> 4 (68 --> 4 )
[LOG] Overall execution time: 2.40341 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.55 sec (Real time) / 0.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 646 3 98 1 545
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001744 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000564/0 sec (0.000564/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000493/0 sec (0.000493/0.000493 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.0027 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002143 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000847/0 sec (0.000847/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000752/0 sec (0.000752/0.000752 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00326 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.152168 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.149235/0 sec (0.149235/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.006254/0 sec (0.006254/0.006254 sec )
[LOG] Total clause minimization time: 0.142754/0 sec (0.142754/0.142754 sec )
[LOG] Total clause size reduction: 68 --> 3 (68 --> 3 )
[LOG] Average clause size reduction: 22.6667 --> 1 (22.6667 --> 1 )
[LOG] Overall execution time: 0.153691 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 185 1 32 1 151
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.564872 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.557502/0 sec (0.557502/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.012457/0 sec (0.012457/0.012457 sec )
[LOG] Total clause minimization time: 0.54466/0 sec (0.54466/0.54466 sec )
[LOG] Total clause size reduction: 116 --> 3 (116 --> 3 )
[LOG] Average clause size reduction: 38.6667 --> 1 (38.6667 --> 1 )
[LOG] Overall execution time: 0.567306 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 311 1 56 1 253
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.02372 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019111/0 sec (0.014062/0 sec, 0.005049/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.018395/0 sec (0.013671/0.013671 sec, 0.004724/0.004724 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.026707 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.025076 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015503/0 sec (0.006853/0 sec, 0.00865/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.014289/0 sec (0.006179/0.006179 sec, 0.00811/0.00811 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.030649 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005644 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003439/0 sec (0.0018/0 sec, 0.001639/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.00315/0 sec (0.00162/0.00162 sec, 0.00153/0.00153 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007311 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.008425 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.005634/0 sec (0.002957/0 sec, 0.002677/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.005094/0 sec (0.002654/0.002654 sec, 0.00244/0.00244 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011103 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.021482 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020017/0 sec (0.020017/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002154/0 sec (0.002154/0.002154 sec )
[LOG] Total clause minimization time: 0.017782/0 sec (0.017782/0.017782 sec )
[LOG] Total clause size reduction: 28 --> 3 (28 --> 3 )
[LOG] Average clause size reduction: 9.33333 --> 1 (9.33333 --> 1 )
[LOG] Overall execution time: 0.022318 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 59 1 12 1 45
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.048925 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047116/0 sec (0.047116/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.00339/0 sec (0.00339/0.00339 sec )
[LOG] Total clause minimization time: 0.04362/0 sec (0.04362/0.04362 sec )
[LOG] Total clause size reduction: 46 --> 3 (46 --> 3 )
[LOG] Average clause size reduction: 15.3333 --> 1 (15.3333 --> 1 )
[LOG] Overall execution time: 0.049991 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 95 1 21 1 72
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.868341 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.864149/1 sec (0.42185/0 sec, 0.442299/1 sec )
[LOG] Nr of iterations: 7 (2, 5 )
[LOG] Total clause computation time: 0.050603/0 sec (0.035511/0.035511 sec, 0.015092/0.015092 sec )
[LOG] Total clause minimization time: 0.813115/1 sec (0.386095/0.386095 sec, 0.42702/0.42702 sec )
[LOG] Total clause size reduction: 195 --> 14 (39 --> 2, 156 --> 12 )
[LOG] Average clause size reduction: 27.8571 --> 2 (19.5 --> 1, 31.2 --> 2.4 )
[LOG] Overall execution time: 0.870048 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.01 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 204 2 36 1 166
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 2.43538 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.42475/3 sec (1.67803/2 sec, 0.746721/1 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.123828/0 sec (0.1064/0.1064 sec, 0.017428/0.017428 sec )
[LOG] Total clause minimization time: 2.30005/3 sec (1.57116/1.57116 sec, 0.728893/0.728893 sec )
[LOG] Total clause size reduction: 198 --> 8 (66 --> 2, 132 --> 6 )
[LOG] Average clause size reduction: 39.6 --> 1.6 (33 --> 1, 44 --> 2 )
[LOG] Overall execution time: 2.43819 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.58 sec (Real time) / 0.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 338 2 63 1 273
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 1.46708 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.46382/1 sec (1.14772/1 sec, 0.316101/0 sec )
[LOG] Nr of iterations: 10 (5, 5 )
[LOG] Total clause computation time: 0.08736/0 sec (0.073263/0.073263 sec, 0.014097/0.014097 sec )
[LOG] Total clause minimization time: 1.37606/1 sec (1.07423/1.07423 sec, 0.301825/0.301825 sec )
[LOG] Total clause size reduction: 248 --> 14 (124 --> 4, 124 --> 10 )
[LOG] Average clause size reduction: 24.8 --> 1.4 (24.8 --> 0.8, 24.8 --> 2 )
[LOG] Overall execution time: 1.46872 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.61 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 189 2 28 1 157
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 11.7874 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.7784/11 sec (9.91638/9 sec, 1.862/2 sec )
[LOG] Nr of iterations: 16 (8, 8 )
[LOG] Total clause computation time: 0.458098/0 sec (0.410691/0.410691 sec, 0.047407/0.047407 sec )
[LOG] Total clause minimization time: 11.3195/11 sec (9.5053/9.5053 sec, 1.81416/1.81416 sec )
[LOG] Total clause size reduction: 728 --> 23 (364 --> 7, 364 --> 16 )
[LOG] Average clause size reduction: 45.5 --> 1.4375 (45.5 --> 0.875, 45.5 --> 2 )
[LOG] Overall execution time: 11.7898 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.95 sec (Real time) / 3.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 313 2 49 1 261
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 8.00707 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.00164/8 sec (2.84293/2 sec, 3.5705/4 sec, 1.58821/2 sec )
[LOG] Nr of iterations: 24 (5, 8, 11 )
[LOG] Total clause computation time: 0.527366/1 sec (0.166675/0.166675 sec, 0.313151/0.313151 sec, 0.04754/0.04754 sec )
[LOG] Total clause minimization time: 7.47314/7 sec (2.67596/2.67596 sec, 3.25699/3.25699 sec, 1.54019/1.54019 sec )
[LOG] Total clause size reduction: 840 --> 45 (160 --> 4, 280 --> 14, 400 --> 27 )
[LOG] Average clause size reduction: 35 --> 1.875 (32 --> 0.8, 35 --> 1.75, 36.3636 --> 2.45455 )
[LOG] Overall execution time: 8.00914 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.17 sec (Real time) / 2.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 276 3 36 1 235
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 78.7207 sec CPU time.
[LOG] Relation determinization time: 79 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 92 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 78.701/79 sec (27.4366/27 sec, 40.1474/41 sec, 11.117/11 sec )
[LOG] Nr of iterations: 45 (8, 17, 20 )
[LOG] Total clause computation time: 3.14758/4 sec (0.890009/0.890009 sec, 2.05351/2.05351 sec, 0.204064/0.204064 sec )
[LOG] Total clause minimization time: 75.5505/75 sec (26.5459/26.5459 sec, 38.0929/38.0929 sec, 10.9117/10.9117 sec )
[LOG] Total clause size reduction: 2814 --> 92 (469 --> 7, 1072 --> 35, 1273 --> 50 )
[LOG] Average clause size reduction: 62.5333 --> 2.04444 (58.625 --> 0.875, 63.0588 --> 2.05882, 63.65 --> 2.5 )
[LOG] Overall execution time: 78.7242 sec CPU time.
[LOG] Overall execution time: 79 sec real time.
Synthesis time: 79.01 sec (Real time) / 26.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 455 3 63 1 387
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 6368.77 sec CPU time.
[LOG] Relation determinization time: 6383 sec real time.
[LOG] Final circuit size: 821 new AND gates.
[LOG] Size before ABC: 1715 AND gates.
[LOG] Size after ABC: 821 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6368.45/6383 sec (2972.86/2979 sec, 2678.52/2685 sec, 717.066/719 sec )
[LOG] Nr of iterations: 225 (46, 67, 112 )
[LOG] Total clause computation time: 740.001/738 sec (377.129/377.129 sec, 290.695/290.695 sec, 72.1769/72.1769 sec )
[LOG] Total clause minimization time: 5628.32/5645 sec (2595.71/2595.71 sec, 2387.78/2387.78 sec, 644.83/644.83 sec )
[LOG] Total clause size reduction: 12210 --> 1715 (2475 --> 201, 3630 --> 505, 6105 --> 1009 )
[LOG] Average clause size reduction: 54.2667 --> 7.62222 (53.8043 --> 4.36957, 54.1791 --> 7.53731, 54.5089 --> 9.00893 )
[LOG] Overall execution time: 6368.78 sec CPU time.
[LOG] Overall execution time: 6383 sec real time.
Synthesis time: 6383.07 sec (Real time) / 4356.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 1112 2 52 1 1055
=====================  demo-v17_5_REAL.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9784.94 sec (User CPU time)
Timeout: 1
=====================  demo-v18_5_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 5820.54 sec (User CPU time)
Timeout: 1
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 9.72249 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 77 new AND gates.
[LOG] Size before ABC: 147 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.71525/9 sec (4.37385/4 sec, 5.3414/5 sec )
[LOG] Nr of iterations: 41 (8, 33 )
[LOG] Total clause computation time: 0.582844/0 sec (0.420564/0.420564 sec, 0.16228/0.16228 sec )
[LOG] Total clause minimization time: 9.13123/9 sec (3.95274/3.95274 sec, 5.17849/5.17849 sec )
[LOG] Total clause size reduction: 1521 --> 147 (273 --> 24, 1248 --> 123 )
[LOG] Average clause size reduction: 37.0976 --> 3.58537 (34.125 --> 3, 37.8182 --> 3.72727 )
[LOG] Overall execution time: 9.72508 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.91 sec (Real time) / 2.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 310 2 36 1 270
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 110.636 sec CPU time.
[LOG] Relation determinization time: 111 sec real time.
[LOG] Final circuit size: 168 new AND gates.
[LOG] Size before ABC: 339 AND gates.
[LOG] Size after ABC: 168 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 110.601/111 sec (47.8935/48 sec, 62.7072/63 sec )
[LOG] Nr of iterations: 91 (9, 82 )
[LOG] Total clause computation time: 5.27595/5 sec (3.81855/3.81855 sec, 1.4574/1.4574 sec )
[LOG] Total clause minimization time: 105.32/106 sec (44.0737/44.0737 sec, 61.2462/61.2462 sec )
[LOG] Total clause size reduction: 5874 --> 339 (528 --> 27, 5346 --> 312 )
[LOG] Average clause size reduction: 64.5495 --> 3.72527 (58.6667 --> 3, 65.1951 --> 3.80488 )
[LOG] Overall execution time: 110.64 sec CPU time.
[LOG] Overall execution time: 111 sec real time.
Synthesis time: 111.10 sec (Real time) / 43.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 557 2 63 1 490
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 36.8906 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.8439/37 sec (0.104642/0 sec, 14.2899/14 sec, 22.4494/23 sec )
[LOG] Nr of iterations: 22 (1, 6, 15 )
[LOG] Total clause computation time: 0.834035/1 sec (0.103368/0.103368 sec, 0.470008/0.470008 sec, 0.260659/0.260659 sec )
[LOG] Total clause minimization time: 36.0052/36 sec (0/0 sec, 13.8185/13.8185 sec, 22.1867/22.1867 sec )
[LOG] Total clause size reduction: 1881 --> 42 (0 --> 0, 495 --> 11, 1386 --> 31 )
[LOG] Average clause size reduction: 85.5 --> 1.90909 (0 --> 0, 82.5 --> 1.83333, 92.4 --> 2.06667 )
[LOG] Overall execution time: 36.8998 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.14 sec (Real time) / 11.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1125 2 96 1 1026
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 205.763 sec CPU time.
[LOG] Relation determinization time: 207 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 205.588/207 sec (0.211434/1 sec, 134.829/135 sec, 70.5478/71 sec )
[LOG] Nr of iterations: 25 (1, 11, 13 )
[LOG] Total clause computation time: 2.10363/3 sec (0.209106/0.209106 sec, 1.42329/1.42329 sec, 0.471226/0.471226 sec )
[LOG] Total clause minimization time: 203.476/204 sec (0/0 sec, 133.403/133.403 sec, 70.0732/70.0732 sec )
[LOG] Total clause size reduction: 3762 --> 44 (0 --> 0, 1710 --> 20, 2052 --> 24 )
[LOG] Average clause size reduction: 150.48 --> 1.76 (0 --> 0, 155.455 --> 1.81818, 157.846 --> 1.84615 )
[LOG] Overall execution time: 205.78 sec CPU time.
[LOG] Overall execution time: 207 sec real time.
Synthesis time: 206.45 sec (Real time) / 65.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1873 2 168 1 1703
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 42.1529 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 42.1419/42 sec (10.8006/11 sec, 10.4401/10 sec, 18.2328/19 sec, 2.66842/2 sec )
[LOG] Nr of iterations: 24 (4, 4, 8, 8 )
[LOG] Total clause computation time: 1.62624/1 sec (0.47652/0.47652 sec, 0.426219/0.426219 sec, 0.668513/0.668513 sec, 0.054987/0.054987 sec )
[LOG] Total clause minimization time: 40.5132/41 sec (10.3235/10.3235 sec, 10.0133/10.0133 sec, 17.5637/17.5637 sec, 2.61274/2.61274 sec )
[LOG] Total clause size reduction: 1220 --> 29 (183 --> 4, 183 --> 6, 427 --> 11, 427 --> 8 )
[LOG] Average clause size reduction: 50.8333 --> 1.20833 (45.75 --> 1, 45.75 --> 1.5, 53.375 --> 1.375, 53.375 --> 1 )
[LOG] Overall execution time: 42.1566 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 42.41 sec (Real time) / 12.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 412 4 56 1 348
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 2835.65 sec CPU time.
[LOG] Relation determinization time: 2840 sec real time.
[LOG] Final circuit size: 103 new AND gates.
[LOG] Size before ABC: 156 AND gates.
[LOG] Size after ABC: 103 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2835.56/2839 sec (438.212/439 sec, 920.362/922 sec, 1397.76/1399 sec, 79.2301/79 sec )
[LOG] Nr of iterations: 69 (4, 15, 25, 25 )
[LOG] Total clause computation time: 103.379/102 sec (6.05228/6.05228 sec, 47.0733/47.0733 sec, 49.0851/49.0851 sec, 1.16837/1.16837 sec )
[LOG] Total clause minimization time: 2732.16/2737 sec (432.158/432.158 sec, 873.282/873.282 sec, 1348.67/1348.67 sec, 78.0589/78.0589 sec )
[LOG] Total clause size reduction: 6695 --> 156 (309 --> 12, 1442 --> 45, 2472 --> 61, 2472 --> 38 )
[LOG] Average clause size reduction: 97.029 --> 2.26087 (77.25 --> 3, 96.1333 --> 3, 98.88 --> 2.44, 98.88 --> 1.52 )
[LOG] Overall execution time: 2835.66 sec CPU time.
[LOG] Overall execution time: 2840 sec real time.
Synthesis time: 2840.01 sec (Real time) / 1979.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 701 4 98 1 595
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 42.6552 sec CPU time.
[LOG] Relation determinization time: 43 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 42.5622/43 sec (42.5622/43 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.265239/2 sec (0.265239/0.265239 sec )
[LOG] Total clause minimization time: 42.294/41 sec (42.294/42.294 sec )
[LOG] Total clause size reduction: 1924 --> 24 (1924 --> 24 )
[LOG] Average clause size reduction: 137.429 --> 1.71429 (137.429 --> 1.71429 )
[LOG] Overall execution time: 42.6662 sec CPU time.
[LOG] Overall execution time: 43 sec real time.
Synthesis time: 42.91 sec (Real time) / 21.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1254 3 144 1 1106
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 346.937 sec CPU time.
[LOG] Relation determinization time: 348 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 346.51/347 sec (346.51/347 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.975686/0 sec (0.975686/0.975686 sec )
[LOG] Total clause minimization time: 345.527/347 sec (345.527/345.527 sec )
[LOG] Total clause size reduction: 4096 --> 27 (4096 --> 27 )
[LOG] Average clause size reduction: 240.941 --> 1.58824 (240.941 --> 1.58824 )
[LOG] Overall execution time: 346.962 sec CPU time.
[LOG] Overall execution time: 348 sec real time.
Synthesis time: 348.03 sec (Real time) / 250.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.62 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2130 3 252 1 1874
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.149677 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.144822/0 sec (0.144822/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.007812/0 sec (0.007812/0.007812 sec )
[LOG] Total clause minimization time: 0.136673/0 sec (0.136673/0.136673 sec )
[LOG] Total clause size reduction: 38 --> 3 (38 --> 3 )
[LOG] Average clause size reduction: 19 --> 1.5 (19 --> 1.5 )
[LOG] Overall execution time: 0.152044 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 259 1 36 1 222
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.612684 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.596569/0 sec (0.596569/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.018369/0 sec (0.018369/0.018369 sec )
[LOG] Total clause minimization time: 0.577581/0 sec (0.577581/0.577581 sec )
[LOG] Total clause size reduction: 65 --> 6 (65 --> 6 )
[LOG] Average clause size reduction: 32.5 --> 3 (32.5 --> 3 )
[LOG] Overall execution time: 0.616579 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 375
=====================  demo-v24_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 4115.34 sec (User CPU time)
Timeout: 1
=====================  demo-v24_5_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 5208.91 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 179.631 sec CPU time.
[LOG] Relation determinization time: 180 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 203 AND gates.
[LOG] Size after ABC: 115 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 179.604/180 sec (25.3371/25 sec, 32.5588/33 sec, 49.5871/49 sec, 0.395923/1 sec, 5.15523/5 sec, 34.7732/35 sec, 22.5687/22 sec, 9.22748/10 sec )
[LOG] Nr of iterations: 72 (4, 5, 15, 1, 2, 12, 9, 24 )
[LOG] Total clause computation time: 10.7353/12 sec (0.6951/0.6951 sec, 0.858545/0.858545 sec, 4.18403/4.18403 sec, 0.395471/0.395471 sec, 0.223484/0.223484 sec, 2.74804/2.74804 sec, 1.27254/1.27254 sec, 0.358055/0.358055 sec )
[LOG] Total clause minimization time: 168.863/168 sec (24.6413/24.6413 sec, 31.6997/31.6997 sec, 45.402/45.402 sec, 0/0 sec, 4.93126/4.93126 sec, 32.0243/32.0243 sec, 21.2954/21.2954 sec, 8.86879/8.86879 sec )
[LOG] Total clause size reduction: 2368 --> 201 (111 --> 5, 148 --> 10, 518 --> 70, 0 --> 0, 37 --> 0, 407 --> 28, 296 --> 16, 851 --> 72 )
[LOG] Average clause size reduction: 32.8889 --> 2.79167 (27.75 --> 1.25, 29.6 --> 2, 34.5333 --> 4.66667, 0 --> 0, 18.5 --> 0, 33.9167 --> 2.33333, 32.8889 --> 1.77778, 35.4583 --> 3 )
[LOG] Overall execution time: 179.633 sec CPU time.
[LOG] Overall execution time: 180 sec real time.
Synthesis time: 180.04 sec (Real time) / 66.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 303 13 23 1 261
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 1584.42 sec CPU time.
[LOG] Relation determinization time: 1588 sec real time.
[LOG] Final circuit size: 169 new AND gates.
[LOG] Size before ABC: 324 AND gates.
[LOG] Size after ABC: 166 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1584.33/1588 sec (222.322/223 sec, 64.6157/64 sec, 35.2364/36 sec, 464.539/465 sec, 281.795/283 sec, 109.146/109 sec, 26.1117/26 sec, 70.1493/71 sec, 285.969/286 sec, 24.4496/25 sec )
[LOG] Nr of iterations: 121 (9, 4, 2, 21, 18, 9, 2, 5, 23, 28 )
[LOG] Total clause computation time: 58.7476/56 sec (5.0615/5.0615 sec, 1.36306/1.36306 sec, 0.303436/0.303436 sec, 10.8699/10.8699 sec, 10.2245/10.2245 sec, 11.1911/11.1911 sec, 1.32955/1.32955 sec, 6.246/6.246 sec, 11.2068/11.2068 sec, 0.951756/0.951756 sec )
[LOG] Total clause minimization time: 1525.57/1532 sec (217.259/217.259 sec, 63.2518/63.2518 sec, 34.9322/34.9322 sec, 453.667/453.667 sec, 271.569/271.569 sec, 97.9537/97.9537 sec, 24.7812/24.7812 sec, 63.9023/63.9023 sec, 274.76/274.76 sec, 23.4949/23.4949 sec )
[LOG] Total clause size reduction: 4773 --> 322 (344 --> 22, 129 --> 6, 43 --> 0, 860 --> 49, 731 --> 60, 344 --> 37, 43 --> 0, 172 --> 6, 946 --> 61, 1161 --> 81 )
[LOG] Average clause size reduction: 39.4463 --> 2.66116 (38.2222 --> 2.44444, 32.25 --> 1.5, 21.5 --> 0, 40.9524 --> 2.33333, 40.6111 --> 3.33333, 38.2222 --> 4.11111, 21.5 --> 0, 34.4 --> 1.2, 41.1304 --> 2.65217, 41.4643 --> 2.89286 )
[LOG] Overall execution time: 1584.43 sec CPU time.
[LOG] Overall execution time: 1588 sec real time.
Synthesis time: 1587.93 sec (Real time) / 815.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 453 15 27 1 404
=====================  factory_assembly_5x3_1_4errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 7725.54 sec (User CPU time)
Timeout: 1
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 19.7364 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.6981/20 sec (14.9219/15 sec, 4.77611/5 sec )
[LOG] Nr of iterations: 7 (3, 4 )
[LOG] Total clause computation time: 0.246014/0 sec (0.188446/0.188446 sec, 0.057568/0.057568 sec )
[LOG] Total clause minimization time: 19.4493/20 sec (14.7321/14.7321 sec, 4.71716/4.71716 sec )
[LOG] Total clause size reduction: 500 --> 5 (200 --> 2, 300 --> 3 )
[LOG] Average clause size reduction: 71.4286 --> 0.714286 (66.6667 --> 0.666667, 75 --> 0.75 )
[LOG] Overall execution time: 19.7458 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.94 sec (Real time) / 6.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 1965.85 sec CPU time.
[LOG] Relation determinization time: 1971 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 159 AND gates.
[LOG] Size after ABC: 100 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1965.56/1969 sec (603.979/605 sec, 1180.83/1183 sec, 180.749/181 sec )
[LOG] Nr of iterations: 49 (7, 19, 23 )
[LOG] Total clause computation time: 16.5013/14 sec (2.54483/2.54483 sec, 12.2917/12.2917 sec, 1.66474/1.66474 sec )
[LOG] Total clause minimization time: 1949.04/1955 sec (601.43/601.43 sec, 1168.53/1168.53 sec, 179.079/179.079 sec )
[LOG] Total clause size reduction: 6670 --> 159 (870 --> 42, 2610 --> 53, 3190 --> 64 )
[LOG] Average clause size reduction: 136.122 --> 3.2449 (124.286 --> 6, 137.368 --> 2.78947, 138.696 --> 2.78261 )
[LOG] Overall execution time: 1965.87 sec CPU time.
[LOG] Overall execution time: 1971 sec real time.
Synthesis time: 1970.29 sec (Real time) / 1021.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2164 4 140 1 2017
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 783.597 sec CPU time.
[LOG] Relation determinization time: 785 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 79 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 783.451/785 sec (736.484/738 sec, 46.9674/47 sec )
[LOG] Nr of iterations: 27 (16, 11 )
[LOG] Total clause computation time: 9.21541/7 sec (8.64638/8.64638 sec, 0.569033/0.569033 sec )
[LOG] Total clause minimization time: 774.229/778 sec (727.834/727.834 sec, 46.3952/46.3952 sec )
[LOG] Total clause size reduction: 3900 --> 79 (2340 --> 51, 1560 --> 28 )
[LOG] Average clause size reduction: 144.444 --> 2.92593 (146.25 --> 3.1875, 141.818 --> 2.54545 )
[LOG] Overall execution time: 783.614 sec CPU time.
[LOG] Overall execution time: 785 sec real time.
Synthesis time: 785.04 sec (Real time) / 316.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1709 3 152 1 1552
=====================  load_full_3_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 6145.01 sec (User CPU time)
Timeout: 1
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 3.46165 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.44903/3 sec (3.44903/3 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.072018/0 sec (0.072018/0.072018 sec )
[LOG] Total clause minimization time: 3.3762/3 sec (3.3762/3.3762 sec )
[LOG] Total clause size reduction: 495 --> 30 (495 --> 30 )
[LOG] Average clause size reduction: 49.5 --> 3 (49.5 --> 3 )
[LOG] Overall execution time: 3.46495 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.62 sec (Real time) / 1.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 413 3 51 1 358
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 4.00812 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.97828/4 sec (3.97828/4 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.080752/0 sec (0.080752/0.080752 sec )
[LOG] Total clause minimization time: 3.89667/4 sec (3.89667/3.89667 sec )
[LOG] Total clause size reduction: 360 --> 14 (360 --> 14 )
[LOG] Average clause size reduction: 60 --> 2.33333 (60 --> 2.33333 )
[LOG] Overall execution time: 4.01231 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.17 sec (Real time) / 1.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 532 3 68 1 460
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 4821.61 sec CPU time.
[LOG] Relation determinization time: 4833 sec real time.
[LOG] Final circuit size: 216 new AND gates.
[LOG] Size before ABC: 290 AND gates.
[LOG] Size after ABC: 216 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4815.95/4828 sec (4815.95/4828 sec )
[LOG] Nr of iterations: 53 (53 )
[LOG] Total clause computation time: 51.7784/51 sec (51.7784/51.7784 sec )
[LOG] Total clause minimization time: 4764.04/4777 sec (4764.04/4764.04 sec )
[LOG] Total clause size reduction: 19084 --> 290 (19084 --> 290 )
[LOG] Average clause size reduction: 360.075 --> 5.4717 (360.075 --> 5.4717 )
[LOG] Overall execution time: 4821.68 sec CPU time.
[LOG] Overall execution time: 4833 sec real time.
Synthesis time: 4833.23 sec (Real time) / 2944.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.26 sec (Real time) / 1.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.97 sec (Real time) / 7.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4737 3 363 1 4370
=====================  ltl2dba_02_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9029.15 sec (User CPU time)
Timeout: 1
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 5.55372 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.52915/5 sec (5.52915/5 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.075619/0 sec (0.075619/0.075619 sec )
[LOG] Total clause minimization time: 5.45258/5 sec (5.45258/5.45258 sec )
[LOG] Total clause size reduction: 546 --> 19 (546 --> 19 )
[LOG] Average clause size reduction: 78 --> 2.71429 (78 --> 2.71429 )
[LOG] Overall execution time: 5.55903 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.71 sec (Real time) / 2.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 578 3 87 1 487
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 38.9968 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 38.9281/39 sec (38.9281/39 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.488668/0 sec (0.488668/0.488668 sec )
[LOG] Total clause minimization time: 38.4373/39 sec (38.4373/38.4373 sec )
[LOG] Total clause size reduction: 2040 --> 57 (2040 --> 57 )
[LOG] Average clause size reduction: 113.333 --> 3.16667 (113.333 --> 3.16667 )
[LOG] Overall execution time: 39.0035 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 39.23 sec (Real time) / 18.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 788 3 116 1 668
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 5.06658 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.047/5 sec (5.047/5 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.109126/0 sec (0.109126/0.109126 sec )
[LOG] Total clause minimization time: 4.93691/5 sec (4.93691/4.93691 sec )
[LOG] Total clause size reduction: 576 --> 19 (576 --> 19 )
[LOG] Average clause size reduction: 57.6 --> 1.9 (57.6 --> 1.9 )
[LOG] Overall execution time: 5.07005 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.23 sec (Real time) / 2.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 458 3 60 1 394
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 19.5867 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.4944/19 sec (19.4944/19 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.569123/0 sec (0.569123/0.569123 sec )
[LOG] Total clause minimization time: 18.9232/19 sec (18.9232/18.9232 sec )
[LOG] Total clause size reduction: 930 --> 32 (930 --> 32 )
[LOG] Average clause size reduction: 84.5455 --> 2.90909 (84.5455 --> 2.90909 )
[LOG] Overall execution time: 19.593 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.78 sec (Real time) / 8.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 790 4 88 1 697
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 15.8281 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.6591/16 sec (15.6591/16 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.217513/0 sec (0.217513/0.217513 sec )
[LOG] Total clause minimization time: 15.4398/16 sec (15.4398/15.4398 sec )
[LOG] Total clause size reduction: 266 --> 7 (266 --> 7 )
[LOG] Average clause size reduction: 88.6667 --> 2.33333 (88.6667 --> 2.33333 )
[LOG] Overall execution time: 15.8367 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.01 sec (Real time) / 11.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 860 4 128 1 728
=====================  ltl2dba_07_2_REAL.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9719.80 sec (User CPU time)
Timeout: 1
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 70.3837 sec CPU time.
[LOG] Relation determinization time: 71 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 70.3034/71 sec (70.3034/71 sec )
[LOG] Nr of iterations: 34 (34 )
[LOG] Total clause computation time: 0.896502/0 sec (0.896502/0.896502 sec )
[LOG] Total clause minimization time: 69.4028/71 sec (69.4028/69.4028 sec )
[LOG] Total clause size reduction: 3762 --> 113 (3762 --> 113 )
[LOG] Average clause size reduction: 110.647 --> 3.32353 (110.647 --> 3.32353 )
[LOG] Overall execution time: 70.3906 sec CPU time.
[LOG] Overall execution time: 71 sec real time.
Synthesis time: 70.70 sec (Real time) / 29.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 878 5 108 1 764
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.332785 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.328934/1 sec (0.328934/1 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.010157/0 sec (0.010157/0.010157 sec )
[LOG] Total clause minimization time: 0.318455/1 sec (0.318455/0.318455 sec )
[LOG] Total clause size reduction: 96 --> 5 (96 --> 5 )
[LOG] Average clause size reduction: 32 --> 1.66667 (32 --> 1.66667 )
[LOG] Overall execution time: 0.334851 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 246 3 44 1 198
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 1.32356 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.31438/1 sec (1.31438/1 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.031909/0 sec (0.031909/0.031909 sec )
[LOG] Total clause minimization time: 1.28194/1 sec (1.28194/1.28194 sec )
[LOG] Total clause size reduction: 220 --> 10 (220 --> 10 )
[LOG] Average clause size reduction: 44 --> 2 (44 --> 2 )
[LOG] Overall execution time: 1.32618 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.47 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 346 2 52 1 292
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 145.033 sec CPU time.
[LOG] Relation determinization time: 146 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 89 AND gates.
[LOG] Size after ABC: 56 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 144.802/145 sec (144.802/145 sec )
[LOG] Nr of iterations: 25 (25 )
[LOG] Total clause computation time: 1.00528/2 sec (1.00528/1.00528 sec )
[LOG] Total clause minimization time: 143.792/143 sec (143.792/143.792 sec )
[LOG] Total clause size reduction: 2856 --> 89 (2856 --> 89 )
[LOG] Average clause size reduction: 114.24 --> 3.56 (114.24 --> 3.56 )
[LOG] Overall execution time: 145.042 sec CPU time.
[LOG] Overall execution time: 146 sec real time.
Synthesis time: 145.50 sec (Real time) / 90.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1099 2 116 1 980
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 9.79618 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.74168/9 sec (9.74168/9 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.171849/0 sec (0.171849/0.171849 sec )
[LOG] Total clause minimization time: 9.56817/9 sec (9.56817/9.56817 sec )
[LOG] Total clause size reduction: 639 --> 30 (639 --> 30 )
[LOG] Average clause size reduction: 63.9 --> 3 (63.9 --> 3 )
[LOG] Overall execution time: 9.80035 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.97 sec (Real time) / 4.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 539 2 68 1 468
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 8.5827 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.51861/8 sec (8.51861/8 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.101145/0 sec (0.101145/0.101145 sec )
[LOG] Total clause minimization time: 8.41585/8 sec (8.41585/8.41585 sec )
[LOG] Total clause size reduction: 448 --> 5 (448 --> 5 )
[LOG] Average clause size reduction: 89.6 --> 1 (89.6 --> 1 )
[LOG] Overall execution time: 8.5902 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.75 sec (Real time) / 3.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 918 3 108 1 806
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 3.36718 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.3465/3 sec (3.3465/3 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.073962/0 sec (0.073962/0.073962 sec )
[LOG] Total clause minimization time: 3.27181/3 sec (3.27181/3.27181 sec )
[LOG] Total clause size reduction: 384 --> 15 (384 --> 15 )
[LOG] Average clause size reduction: 54.8571 --> 2.14286 (54.8571 --> 2.14286 )
[LOG] Overall execution time: 3.37055 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.52 sec (Real time) / 1.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 438 3 60 1 374
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 15.0523 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.9864/15 sec (14.9864/15 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.179814/0 sec (0.179814/0.179814 sec )
[LOG] Total clause minimization time: 14.8047/15 sec (14.8047/14.8047 sec )
[LOG] Total clause size reduction: 792 --> 26 (792 --> 26 )
[LOG] Average clause size reduction: 88 --> 2.88889 (88 --> 2.88889 )
[LOG] Overall execution time: 15.0591 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.23 sec (Real time) / 5.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 967 2 96 1 868
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1911.93 sec CPU time.
[LOG] Relation determinization time: 1916 sec real time.
[LOG] Final circuit size: 449 new AND gates.
[LOG] Size before ABC: 740 AND gates.
[LOG] Size after ABC: 449 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1911.31/1915 sec (1911.31/1915 sec )
[LOG] Nr of iterations: 97 (97 )
[LOG] Total clause computation time: 25.2486/21 sec (25.2486/25.2486 sec )
[LOG] Total clause minimization time: 1886.03/1894 sec (1886.03/1886.03 sec )
[LOG] Total clause size reduction: 18336 --> 740 (18336 --> 740 )
[LOG] Average clause size reduction: 189.031 --> 7.62887 (189.031 --> 7.62887 )
[LOG] Overall execution time: 1911.94 sec CPU time.
[LOG] Overall execution time: 1916 sec real time.
Synthesis time: 1916.16 sec (Real time) / 1330.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 2107 2 188 1 1916
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 22.4915 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 22.3856/23 sec (22.3856/23 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.24861/0 sec (0.24861/0.24861 sec )
[LOG] Total clause minimization time: 22.1348/23 sec (22.1348/22.1348 sec )
[LOG] Total clause size reduction: 864 --> 27 (864 --> 27 )
[LOG] Average clause size reduction: 96 --> 3 (96 --> 3 )
[LOG] Overall execution time: 22.4994 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.70 sec (Real time) / 10.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1099 3 104 1 991
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 9.67876 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.51524/10 sec (9.51524/10 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.400407/0 sec (0.400407/0.400407 sec )
[LOG] Total clause minimization time: 9.11311/10 sec (9.11311/9.11311 sec )
[LOG] Total clause size reduction: 270 --> 2 (270 --> 2 )
[LOG] Average clause size reduction: 90 --> 0.666667 (90 --> 0.666667 )
[LOG] Overall execution time: 9.68711 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.85 sec (Real time) / 5.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 24.0442 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.8975/24 sec (23.8975/24 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.331471/1 sec (0.331471/0.331471 sec )
[LOG] Total clause minimization time: 23.5636/23 sec (23.5636/23.5636 sec )
[LOG] Total clause size reduction: 791 --> 25 (791 --> 25 )
[LOG] Average clause size reduction: 98.875 --> 3.125 (98.875 --> 3.125 )
[LOG] Overall execution time: 24.053 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.25 sec (Real time) / 11.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1198 4 108 1 1085
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 621.94 sec CPU time.
[LOG] Relation determinization time: 624 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 621.827/623 sec (318.214/319 sec, 272.276/273 sec, 31.3372/31 sec )
[LOG] Nr of iterations: 19 (5, 7, 7 )
[LOG] Total clause computation time: 4.45535/3 sec (0.784674/0.784674 sec, 3.50117/3.50117 sec, 0.169505/0.169505 sec )
[LOG] Total clause minimization time: 617.367/620 sec (317.428/317.428 sec, 268.773/268.773 sec, 31.1663/31.1663 sec )
[LOG] Total clause size reduction: 2784 --> 39 (696 --> 13, 1044 --> 15, 1044 --> 11 )
[LOG] Average clause size reduction: 146.526 --> 2.05263 (139.2 --> 2.6, 149.143 --> 2.14286, 149.143 --> 1.57143 )
[LOG] Overall execution time: 621.953 sec CPU time.
[LOG] Overall execution time: 624 sec real time.
Synthesis time: 623.42 sec (Real time) / 318.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1311 1 172 1 1135
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 2.54409 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.53163/2 sec (1.64705/2 sec, 0.884578/0 sec )
[LOG] Nr of iterations: 6 (3, 3 )
[LOG] Total clause computation time: 0.185098/1 sec (0.160425/0.160425 sec, 0.024673/0.024673 sec )
[LOG] Total clause minimization time: 2.34558/1 sec (1.48613/1.48613 sec, 0.859447/0.859447 sec )
[LOG] Total clause size reduction: 252 --> 7 (126 --> 4, 126 --> 3 )
[LOG] Average clause size reduction: 42 --> 1.16667 (42 --> 1.33333, 42 --> 1 )
[LOG] Overall execution time: 2.54701 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.69 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 387 2 60 1 324
=====================  ltl2dpa_03_2_REAL.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9670.79 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 1.77821 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.77066/1 sec (0.549319/0 sec, 1.22134/1 sec )
[LOG] Nr of iterations: 9 (3, 6 )
[LOG] Total clause computation time: 0.12879/0 sec (0.095859/0.095859 sec, 0.032931/0.032931 sec )
[LOG] Total clause minimization time: 1.64106/1 sec (0.453051/0.453051 sec, 1.18801/1.18801 sec )
[LOG] Total clause size reduction: 357 --> 13 (102 --> 6, 255 --> 7 )
[LOG] Average clause size reduction: 39.6667 --> 1.44444 (34 --> 2, 42.5 --> 1.16667 )
[LOG] Overall execution time: 1.78072 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.93 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 296 2 48 1 245
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 1.92334 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.91879/2 sec (1.10747/1 sec, 0.811316/1 sec )
[LOG] Nr of iterations: 8 (3, 5 )
[LOG] Total clause computation time: 0.080958/0 sec (0.058538/0.058538 sec, 0.02242/0.02242 sec )
[LOG] Total clause minimization time: 1.83718/2 sec (1.04859/1.04859 sec, 0.788594/0.788594 sec )
[LOG] Total clause size reduction: 330 --> 12 (110 --> 4, 220 --> 8 )
[LOG] Average clause size reduction: 41.25 --> 1.5 (36.6667 --> 1.33333, 44 --> 1.6 )
[LOG] Overall execution time: 1.92582 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.07 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 284 2 52 1 229
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 1.18022 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.17414/1 sec (0.775809/1 sec, 0.398331/0 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.072648/0 sec (0.055026/0.055026 sec, 0.017622/0.017622 sec )
[LOG] Total clause minimization time: 1.10092/1 sec (0.720483/0.720483 sec, 0.380439/0.380439 sec )
[LOG] Total clause size reduction: 144 --> 4 (48 --> 2, 96 --> 2 )
[LOG] Average clause size reduction: 28.8 --> 0.8 (24 --> 1, 32 --> 0.666667 )
[LOG] Overall execution time: 1.18229 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.32 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 241 3 44 1 193
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 6.59409 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.58148/7 sec (4.38169/5 sec, 2.19979/2 sec )
[LOG] Nr of iterations: 11 (5, 6 )
[LOG] Total clause computation time: 0.316296/0 sec (0.264453/0.264453 sec, 0.051843/0.051843 sec )
[LOG] Total clause minimization time: 6.26399/7 sec (4.11662/4.11662 sec, 2.14737/2.14737 sec )
[LOG] Total clause size reduction: 576 --> 22 (256 --> 12, 320 --> 10 )
[LOG] Average clause size reduction: 52.3636 --> 2 (51.2 --> 2.4, 53.3333 --> 1.66667 )
[LOG] Overall execution time: 6.5972 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.75 sec (Real time) / 1.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 396 3 60 1 332
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 9.07489 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.05626/9 sec (6.23041/6 sec, 2.82585/3 sec )
[LOG] Nr of iterations: 11 (5, 6 )
[LOG] Total clause computation time: 0.415124/0 sec (0.347309/0.347309 sec, 0.067815/0.067815 sec )
[LOG] Total clause minimization time: 8.63983/9 sec (5.88244/5.88244 sec, 2.75739/2.75739 sec )
[LOG] Total clause size reduction: 639 --> 20 (284 --> 10, 355 --> 10 )
[LOG] Average clause size reduction: 58.0909 --> 1.81818 (56.8 --> 2, 59.1667 --> 1.66667 )
[LOG] Overall execution time: 9.07829 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.24 sec (Real time) / 2.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 417 2 68 1 345
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 10.1043 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.0903/10 sec (8.18021/8 sec, 1.91012/2 sec )
[LOG] Nr of iterations: 14 (9, 5 )
[LOG] Total clause computation time: 0.495274/0 sec (0.448032/0.448032 sec, 0.047242/0.047242 sec )
[LOG] Total clause minimization time: 9.59356/10 sec (7.73139/7.73139 sec, 1.86218/1.86218 sec )
[LOG] Total clause size reduction: 768 --> 30 (512 --> 17, 256 --> 13 )
[LOG] Average clause size reduction: 54.8571 --> 2.14286 (56.8889 --> 1.88889, 51.2 --> 2.6 )
[LOG] Overall execution time: 10.1077 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.27 sec (Real time) / 2.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 405 3 60 1 341
=====================  ltl2dpa_10_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9868.05 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 56.5309 sec CPU time.
[LOG] Relation determinization time: 57 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 56.5139/57 sec (51.4448/51 sec, 5.06911/6 sec )
[LOG] Nr of iterations: 31 (21, 10 )
[LOG] Total clause computation time: 1.86224/1 sec (1.76064/1.76064 sec, 0.101592/0.101592 sec )
[LOG] Total clause minimization time: 54.6498/56 sec (49.6831/49.6831 sec, 4.9667/4.9667 sec )
[LOG] Total clause size reduction: 2088 --> 100 (1440 --> 64, 648 --> 36 )
[LOG] Average clause size reduction: 67.3548 --> 3.22581 (68.5714 --> 3.04762, 64.8 --> 3.6 )
[LOG] Overall execution time: 56.5343 sec CPU time.
[LOG] Overall execution time: 57 sec real time.
Synthesis time: 56.80 sec (Real time) / 16.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 454 3 68 1 381
=====================  ltl2dpa_12_2_REAL.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9894.86 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_13_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 5313.30 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 1451.78 sec CPU time.
[LOG] Relation determinization time: 1455 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 99 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1451.66/1455 sec (365.001/366 sec, 976.768/979 sec, 109.892/110 sec )
[LOG] Nr of iterations: 37 (5, 16, 16 )
[LOG] Total clause computation time: 10.5583/11 sec (1.17507/1.17507 sec, 8.74707/8.74707 sec, 0.636157/0.636157 sec )
[LOG] Total clause minimization time: 1441.1/1444 sec (363.824/363.824 sec, 968.018/968.018 sec, 109.253/109.253 sec )
[LOG] Total clause size reduction: 7412 --> 177 (872 --> 8, 3270 --> 112, 3270 --> 57 )
[LOG] Average clause size reduction: 200.324 --> 4.78378 (174.4 --> 1.6, 204.375 --> 7, 204.375 --> 3.5625 )
[LOG] Overall execution time: 1451.8 sec CPU time.
[LOG] Overall execution time: 1455 sec real time.
Synthesis time: 1455.18 sec (Real time) / 638.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1665 1 216 1 1445
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 37.8641 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 88 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 37.8485/38 sec (31.7489/32 sec, 6.09961/6 sec )
[LOG] Nr of iterations: 29 (17, 12 )
[LOG] Total clause computation time: 1.40365/3 sec (1.26822/1.26822 sec, 0.135435/0.135435 sec )
[LOG] Total clause minimization time: 36.443/35 sec (30.4797/30.4797 sec, 5.96324/5.96324 sec )
[LOG] Total clause size reduction: 1917 --> 88 (1136 --> 43, 781 --> 45 )
[LOG] Average clause size reduction: 66.1034 --> 3.03448 (66.8235 --> 2.52941, 65.0833 --> 3.75 )
[LOG] Overall execution time: 37.8675 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 38.10 sec (Real time) / 10.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 443 2 68 1 371
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 34.1038 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.0598/34 sec (22.0209/22 sec, 12.0389/12 sec )
[LOG] Nr of iterations: 20 (9, 11 )
[LOG] Total clause computation time: 1.69841/1 sec (1.48214/1.48214 sec, 0.216274/0.216274 sec )
[LOG] Total clause minimization time: 32.3586/33 sec (20.5374/20.5374 sec, 11.8212/11.8212 sec )
[LOG] Total clause size reduction: 1566 --> 49 (696 --> 25, 870 --> 24 )
[LOG] Average clause size reduction: 78.3 --> 2.45 (77.3333 --> 2.77778, 79.0909 --> 2.18182 )
[LOG] Overall execution time: 34.109 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.34 sec (Real time) / 11.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 639 3 84 1 550
=====================  ltl2dpa_17_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 8383.21 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_18_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 8542.19 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_8x8_0glitches.aag =====================
Synthesis time: 10000.00 sec (Real time) / 8154.62 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9870.00 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 2965.74 sec CPU time.
[LOG] Relation determinization time: 2972 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 147 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2965.61/2972 sec (0.37812/1 sec, 106.135/106 sec, 104.813/105 sec, 96.2067/97 sec, 0.399807/0 sec, 94.896/95 sec, 95.6186/96 sec, 101.541/102 sec, 96.0493/96 sec, 0.359993/0 sec, 0.343671/1 sec, 85.9568/86 sec, 83.695/84 sec, 80.2004/80 sec, 75.4008/76 sec, 81.9972/82 sec, 81.3292/81 sec, 83.7799/84 sec, 0.342537/1 sec, 402.257/403 sec, 34.7716/34 sec, 67.9272/69 sec, 757.228/758 sec, 0.346285/1 sec, 0.37834/0 sec, 0.365391/0 sec, 0.401963/1 sec, 0.400096/0 sec, 0.349637/0 sec, 0.372956/1 sec, 0.329843/0 sec, 0.380378/1 sec, 0.340686/0 sec, 0.336428/0 sec, 0.345895/1 sec, 0.379035/0 sec, 0.344222/0 sec, 0.38958/1 sec, 0.33546/0 sec, 0.330541/0 sec, 0.398188/1 sec, 0.406082/0 sec, 0.402246/1 sec, 0.349672/0 sec, 0.325353/0 sec, 0.32751/1 sec, 0.333206/0 sec, 0.319837/0 sec, 0.327103/1 sec, 0.329254/0 sec, 0.388082/0 sec, 0.328184/1 sec, 0.33657/0 sec, 0.39483/0 sec, 0.391262/1 sec, 0.332191/0 sec, 0.326303/0 sec, 0.351845/1 sec, 0.3405/0 sec, 0.384029/0 sec, 0.390322/1 sec, 0.329057/0 sec, 0.399104/1 sec, 0.392845/0 sec, 0.39308/0 sec, 0.390081/1 sec, 0.330201/0 sec, 0.358582/0 sec, 0.385347/1 sec, 0.392082/0 sec, 0.335703/1 sec, 0.338038/0 sec, 0.39801/0 sec, 63.0177/63 sec, 0.334827/1 sec, 67.8611/68 sec, 64.7411/65 sec, 64.7972/65 sec, 67.8171/68 sec, 66.2963/66 sec, 21.0715/21 sec )
[LOG] Nr of iterations: 133 (1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 11, 2, 2, 20, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 36.5675/38 sec (0.376145/0.376145 sec, 0.351826/0.351826 sec, 0.350903/0.350903 sec, 0.361892/0.361892 sec, 0.398038/0.398038 sec, 0.360104/0.360104 sec, 0.352964/0.352964 sec, 0.34779/0.34779 sec, 0.355852/0.355852 sec, 0.358288/0.358288 sec, 0.341971/0.341971 sec, 0.347529/0.347529 sec, 0.358699/0.358699 sec, 0.34072/0.34072 sec, 0.341125/0.341125 sec, 0.335696/0.335696 sec, 0.330495/0.330495 sec, 0.339412/0.339412 sec, 0.340811/0.340811 sec, 3.37743/3.37743 sec, 0.190983/0.190983 sec, 0.179646/0.179646 sec, 5.42958/5.42958 sec, 0.344469/0.344469 sec, 0.376512/0.376512 sec, 0.36345/0.36345 sec, 0.399925/0.399925 sec, 0.398313/0.398313 sec, 0.347537/0.347537 sec, 0.371202/0.371202 sec, 0.328044/0.328044 sec, 0.37836/0.37836 sec, 0.338606/0.338606 sec, 0.334656/0.334656 sec, 0.344096/0.344096 sec, 0.377246/0.377246 sec, 0.342396/0.342396 sec, 0.387576/0.387576 sec, 0.333642/0.333642 sec, 0.328771/0.328771 sec, 0.39635/0.39635 sec, 0.404267/0.404267 sec, 0.400383/0.400383 sec, 0.34788/0.34788 sec, 0.323591/0.323591 sec, 0.325727/0.325727 sec, 0.331468/0.331468 sec, 0.318015/0.318015 sec, 0.325317/0.325317 sec, 0.327496/0.327496 sec, 0.386331/0.386331 sec, 0.326155/0.326155 sec, 0.334726/0.334726 sec, 0.392861/0.392861 sec, 0.389161/0.389161 sec, 0.330398/0.330398 sec, 0.324504/0.324504 sec, 0.350064/0.350064 sec, 0.338683/0.338683 sec, 0.382285/0.382285 sec, 0.388508/0.388508 sec, 0.327046/0.327046 sec, 0.397184/0.397184 sec, 0.390753/0.390753 sec, 0.391292/0.391292 sec, 0.388263/0.388263 sec, 0.328338/0.328338 sec, 0.356713/0.356713 sec, 0.383558/0.383558 sec, 0.390259/0.390259 sec, 0.333664/0.333664 sec, 0.336023/0.336023 sec, 0.396231/0.396231 sec, 0.599515/0.599515 sec, 0.333042/0.333042 sec, 0.333353/0.333353 sec, 0.341148/0.341148 sec, 0.33838/0.33838 sec, 0.338371/0.338371 sec, 0.334144/0.334144 sec, 0.123345/0.123345 sec )
[LOG] Total clause minimization time: 2928.89/2934 sec (0/0 sec, 105.781/105.781 sec, 104.46/104.46 sec, 95.8429/95.8429 sec, 0/0 sec, 94.534/94.534 sec, 95.2637/95.2637 sec, 101.191/101.191 sec, 95.6916/95.6916 sec, 0/0 sec, 0/0 sec, 85.6076/85.6076 sec, 83.3343/83.3343 sec, 79.8577/79.8577 sec, 75.0579/75.0579 sec, 81.6597/81.6597 sec, 80.9967/80.9967 sec, 83.4385/83.4385 sec, 0/0 sec, 398.877/398.877 sec, 34.5789/34.5789 sec, 67.7459/67.7459 sec, 751.796/751.796 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 62.416/62.416 sec, 0/0 sec, 67.5256/67.5256 sec, 64.398/64.398 sec, 64.457/64.457 sec, 67.4767/67.4767 sec, 65.9602/65.9602 sec, 20.946/20.946 sec )
[LOG] Total clause size reduction: 22152 --> 71 (0 --> 0, 426 --> 0, 426 --> 0, 426 --> 0, 0 --> 0, 426 --> 0, 426 --> 0, 426 --> 0, 426 --> 0, 0 --> 0, 0 --> 0, 426 --> 0, 426 --> 0, 426 --> 0, 426 --> 0, 426 --> 0, 426 --> 0, 426 --> 0, 0 --> 0, 4260 --> 32, 426 --> 1, 426 --> 0, 8094 --> 36, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 426 --> 1, 0 --> 0, 426 --> 0, 426 --> 0, 426 --> 0, 426 --> 0, 426 --> 0, 426 --> 1 )
[LOG] Average clause size reduction: 166.556 --> 0.533835 (0 --> 0, 213 --> 0, 213 --> 0, 213 --> 0, 0 --> 0, 213 --> 0, 213 --> 0, 213 --> 0, 213 --> 0, 0 --> 0, 0 --> 0, 213 --> 0, 213 --> 0, 213 --> 0, 213 --> 0, 213 --> 0, 213 --> 0, 213 --> 0, 0 --> 0, 387.273 --> 2.90909, 213 --> 0.5, 213 --> 0, 404.7 --> 1.8, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 213 --> 0.5, 0 --> 0, 213 --> 0, 213 --> 0, 213 --> 0, 213 --> 0, 213 --> 0, 213 --> 0.5 )
[LOG] Overall execution time: 2965.76 sec CPU time.
[LOG] Overall execution time: 2972 sec real time.
Synthesis time: 2971.90 sec (Real time) / 840.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2486 98 327 1 2059
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 1697.66 sec CPU time.
[LOG] Relation determinization time: 1701 sec real time.
[LOG] Final circuit size: 107 new AND gates.
[LOG] Size before ABC: 119 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1697.56/1701 sec (0.388014/0 sec, 65.4933/66 sec, 62.025/62 sec, 61.4243/62 sec, 62.0295/62 sec, 61.7455/62 sec, 63.0527/63 sec, 61.2199/61 sec, 54.4299/55 sec, 0.433904/0 sec, 58.7546/59 sec, 58.4041/59 sec, 58.4419/58 sec, 58.8785/59 sec, 57.2715/58 sec, 54.6945/54 sec, 0.411298/1 sec, 0.336051/0 sec, 0.33296/0 sec, 0.348129/1 sec, 0.327514/0 sec, 0.332755/0 sec, 0.326223/1 sec, 0.491774/0 sec, 0.341919/1 sec, 0.334311/0 sec, 0.370089/0 sec, 0.460334/1 sec, 0.317413/0 sec, 0.331655/0 sec, 0.330795/1 sec, 0.334487/0 sec, 0.333969/0 sec, 0.366373/1 sec, 0.335646/0 sec, 0.332213/0 sec, 0.311422/1 sec, 0.336953/0 sec, 0.457114/1 sec, 0.338671/0 sec, 0.331495/0 sec, 0.32352/1 sec, 0.348285/0 sec, 0.333863/0 sec, 0.353116/1 sec, 0.358666/0 sec, 0.329925/0 sec, 0.369092/1 sec, 0.326064/0 sec, 55.9608/56 sec, 58.2191/58 sec, 57.2548/58 sec, 0.332214/0 sec, 56.1277/56 sec, 57.0135/57 sec, 56.6632/57 sec, 55.09/55 sec, 0.340066/1 sec, 0.319828/0 sec, 0.420271/1 sec, 0.324356/0 sec, 0.329627/0 sec, 0.333593/1 sec, 0.326217/0 sec, 0.337982/0 sec, 0.317336/1 sec, 0.367525/0 sec, 0.339276/0 sec, 0.421291/1 sec, 0.314527/0 sec, 0.315393/0 sec, 0.330417/1 sec, 0.317634/0 sec, 0.378853/0 sec, 0.317131/1 sec, 0.325928/0 sec, 48.8472/49 sec, 27.1076/27 sec, 34.2088/34 sec, 320.33/321 sec, 13.6216/14 sec )
[LOG] Nr of iterations: 124 (1, 2, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 3, 2, 2, 18, 2 )
[LOG] Total clause computation time: 31.7849/34 sec (0.386263/0.386263 sec, 0.373619/0.373619 sec, 0.313566/0.313566 sec, 0.361911/0.361911 sec, 0.326937/0.326937 sec, 0.333901/0.333901 sec, 0.28699/0.28699 sec, 0.359849/0.359849 sec, 0.677569/0.677569 sec, 0.432484/0.432484 sec, 0.354411/0.354411 sec, 0.369971/0.369971 sec, 0.34399/0.34399 sec, 0.363605/0.363605 sec, 0.438789/0.438789 sec, 0.636643/0.636643 sec, 0.40983/0.40983 sec, 0.334588/0.334588 sec, 0.33136/0.33136 sec, 0.346598/0.346598 sec, 0.326017/0.326017 sec, 0.331171/0.331171 sec, 0.324773/0.324773 sec, 0.490325/0.490325 sec, 0.340334/0.340334 sec, 0.332817/0.332817 sec, 0.368508/0.368508 sec, 0.45886/0.45886 sec, 0.315932/0.315932 sec, 0.33008/0.33008 sec, 0.329287/0.329287 sec, 0.332861/0.332861 sec, 0.332489/0.332489 sec, 0.364885/0.364885 sec, 0.333942/0.333942 sec, 0.330762/0.330762 sec, 0.309969/0.309969 sec, 0.335457/0.335457 sec, 0.455596/0.455596 sec, 0.337141/0.337141 sec, 0.33/0.33 sec, 0.321943/0.321943 sec, 0.34679/0.34679 sec, 0.332339/0.332339 sec, 0.351639/0.351639 sec, 0.357132/0.357132 sec, 0.328458/0.328458 sec, 0.367612/0.367612 sec, 0.324599/0.324599 sec, 0.325649/0.325649 sec, 0.353343/0.353343 sec, 0.340034/0.340034 sec, 0.330767/0.330767 sec, 0.328129/0.328129 sec, 0.340096/0.340096 sec, 0.362658/0.362658 sec, 0.503333/0.503333 sec, 0.338545/0.338545 sec, 0.318343/0.318343 sec, 0.418777/0.418777 sec, 0.322778/0.322778 sec, 0.32815/0.32815 sec, 0.332091/0.332091 sec, 0.324727/0.324727 sec, 0.336492/0.336492 sec, 0.315652/0.315652 sec, 0.365984/0.365984 sec, 0.337601/0.337601 sec, 0.419808/0.419808 sec, 0.312999/0.312999 sec, 0.31387/0.31387 sec, 0.328736/0.328736 sec, 0.316143/0.316143 sec, 0.377067/0.377067 sec, 0.315622/0.315622 sec, 0.324446/0.324446 sec, 0.849242/0.849242 sec, 0.175331/0.175331 sec, 0.170521/0.170521 sec, 3.24042/3.24042 sec, 0.09291/0.09291 sec )
[LOG] Total clause minimization time: 1665.64/1667 sec (0/0 sec, 65.1182/65.1182 sec, 61.7099/61.7099 sec, 61.0608/61.0608 sec, 61.701/61.701 sec, 61.41/61.41 sec, 62.7642/62.7642 sec, 60.8584/60.8584 sec, 53.7508/53.7508 sec, 0/0 sec, 58.3986/58.3986 sec, 58.0325/58.0325 sec, 58.0964/58.0964 sec, 58.5133/58.5133 sec, 56.831/56.831 sec, 54.0564/54.0564 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 55.6335/55.6335 sec, 57.8641/57.8641 sec, 56.9131/56.9131 sec, 0/0 sec, 55.798/55.798 sec, 56.6718/56.6718 sec, 56.2991/56.2991 sec, 54.5851/54.5851 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 47.9959/47.9959 sec, 26.9307/26.9307 sec, 34.0367/34.0367 sec, 317.088/317.088 sec, 13.527/13.527 sec )
[LOG] Total clause size reduction: 14620 --> 44 (0 --> 0, 340 --> 0, 340 --> 0, 340 --> 0, 340 --> 0, 340 --> 0, 340 --> 0, 340 --> 0, 340 --> 1, 0 --> 0, 340 --> 0, 340 --> 0, 340 --> 0, 340 --> 0, 340 --> 0, 340 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 340 --> 0, 340 --> 0, 340 --> 0, 0 --> 0, 340 --> 0, 340 --> 0, 340 --> 0, 340 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 680 --> 7, 340 --> 1, 340 --> 0, 5780 --> 33, 340 --> 1 )
[LOG] Average clause size reduction: 117.903 --> 0.354839 (0 --> 0, 170 --> 0, 170 --> 0, 170 --> 0, 170 --> 0, 170 --> 0, 170 --> 0, 170 --> 0, 170 --> 0.5, 0 --> 0, 170 --> 0, 170 --> 0, 170 --> 0, 170 --> 0, 170 --> 0, 170 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 170 --> 0, 170 --> 0, 170 --> 0, 0 --> 0, 170 --> 0, 170 --> 0, 170 --> 0, 170 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 226.667 --> 2.33333, 170 --> 0.5, 170 --> 0, 321.111 --> 1.83333, 170 --> 0.5 )
[LOG] Overall execution time: 1697.68 sec CPU time.
[LOG] Overall execution time: 1701 sec real time.
Synthesis time: 1701.10 sec (Real time) / 500.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2068 98 241 1 1728
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 72.2828 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 46 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 72.2665/72 sec (0.163748/0 sec, 8.90682/9 sec, 8.01713/8 sec, 7.67874/7 sec, 0.157938/1 sec, 0.164996/0 sec, 0.206281/0 sec, 0.152925/0 sec, 0.157179/0 sec, 0.192164/0 sec, 0.166257/1 sec, 0.147235/0 sec, 0.15089/0 sec, 0.152737/0 sec, 0.150984/0 sec, 0.147821/0 sec, 0.14554/1 sec, 0.161952/0 sec, 0.146003/0 sec, 5.73853/6 sec, 3.31398/3 sec, 4.4855/4 sec, 31.5459/32 sec, 0.015265/0 sec )
[LOG] Nr of iterations: 45 (1, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 3, 2, 2, 15, 1 )
[LOG] Total clause computation time: 4.70583/6 sec (0.163119/0.163119 sec, 0.151343/0.151343 sec, 0.150334/0.150334 sec, 0.279582/0.279582 sec, 0.157414/0.157414 sec, 0.164467/0.164467 sec, 0.205758/0.205758 sec, 0.152397/0.152397 sec, 0.156652/0.156652 sec, 0.191643/0.191643 sec, 0.165735/0.165735 sec, 0.146709/0.146709 sec, 0.150367/0.150367 sec, 0.15221/0.15221 sec, 0.150379/0.150379 sec, 0.147277/0.147277 sec, 0.14497/0.14497 sec, 0.161392/0.161392 sec, 0.145474/0.145474 sec, 0.357102/0.357102 sec, 0.072355/0.072355 sec, 0.067036/0.067036 sec, 1.05739/1.05739 sec, 0.014724/0.014724 sec )
[LOG] Total clause minimization time: 67.547/66 sec (0/0 sec, 8.75486/8.75486 sec, 7.86621/7.86621 sec, 7.39857/7.39857 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.38075/5.38075 sec, 3.24108/3.24108 sec, 4.41792/4.41792 sec, 30.4876/30.4876 sec, 0/0 sec )
[LOG] Total clause size reduction: 2289 --> 35 (0 --> 0, 109 --> 0, 109 --> 0, 109 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 218 --> 7, 109 --> 1, 109 --> 0, 1526 --> 26, 0 --> 0 )
[LOG] Average clause size reduction: 50.8667 --> 0.777778 (0 --> 0, 54.5 --> 0, 54.5 --> 0, 54.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72.6667 --> 2.33333, 54.5 --> 0.5, 54.5 --> 0, 101.733 --> 1.73333, 0 --> 0 )
[LOG] Overall execution time: 72.2886 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 72.54 sec (Real time) / 19.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 743 28 80 1 634
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 47.023 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 68 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 47.01/47 sec (0.144222/1 sec, 5.30702/5 sec, 5.21817/5 sec, 5.15858/5 sec, 0.131599/0 sec, 0.149141/1 sec, 0.148243/0 sec, 0.167919/0 sec, 0.136505/0 sec, 0.143753/0 sec, 0.135811/0 sec, 0.149296/0 sec, 0.137289/1 sec, 0.140645/0 sec, 0.141568/0 sec, 0.177464/0 sec, 0.153362/0 sec, 0.141554/0 sec, 0.151118/0 sec, 4.31463/5 sec, 2.17361/2 sec, 2.40445/2 sec, 20.0714/20 sec, 0.012618/0 sec )
[LOG] Nr of iterations: 49 (1, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 3, 2, 2, 19, 1 )
[LOG] Total clause computation time: 4.47767/6 sec (0.143696/0.143696 sec, 0.152055/0.152055 sec, 0.13131/0.13131 sec, 0.288906/0.288906 sec, 0.131199/0.131199 sec, 0.148806/0.148806 sec, 0.147789/0.147789 sec, 0.167502/0.167502 sec, 0.136093/0.136093 sec, 0.143347/0.143347 sec, 0.135411/0.135411 sec, 0.148895/0.148895 sec, 0.136879/0.136879 sec, 0.140245/0.140245 sec, 0.141149/0.141149 sec, 0.17706/0.17706 sec, 0.152936/0.152936 sec, 0.141121/0.141121 sec, 0.150655/0.150655 sec, 0.297623/0.297623 sec, 0.060888/0.060888 sec, 0.066746/0.066746 sec, 1.12525/1.12525 sec, 0.012117/0.012117 sec )
[LOG] Total clause minimization time: 42.5216/41 sec (0/0 sec, 5.15453/5.15453 sec, 5.08641/5.08641 sec, 4.86923/4.86923 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.01649/4.01649 sec, 2.11224/2.11224 sec, 2.33725/2.33725 sec, 18.9454/18.9454 sec, 0/0 sec )
[LOG] Total clause size reduction: 1825 --> 48 (0 --> 0, 73 --> 0, 73 --> 0, 73 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 146 --> 7, 73 --> 1, 73 --> 0, 1314 --> 39, 0 --> 0 )
[LOG] Average clause size reduction: 37.2449 --> 0.979592 (0 --> 0, 36.5 --> 0, 36.5 --> 0, 36.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 48.6667 --> 2.33333, 36.5 --> 0.5, 36.5 --> 0, 69.1579 --> 2.05263, 0 --> 0 )
[LOG] Overall execution time: 47.0277 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 47.24 sec (Real time) / 12.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 569 16 56 1 496
