{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676405348907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676405348907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 20:09:08 2023 " "Processing started: Tue Feb 14 20:09:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676405348907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676405348907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off posit-add -c posit-add " "Command: quartus_map --read_settings_files=on --write_settings_files=off posit-add -c posit-add" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676405348907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676405349481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676405349482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posit_add.v 15 15 " "Found 15 design units, including 15 entities, in source file posit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 posit_add " "Found entity 1: posit_add" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_extract_v1 " "Found entity 2: data_extract_v1" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_N " "Found entity 3: sub_N" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_N " "Found entity 4: add_N" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "5 sub_N_in " "Found entity 5: sub_N_in" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "6 add_N_in " "Found entity 6: add_N_in" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "7 add_sub_N " "Found entity 7: add_sub_N" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "8 add_1 " "Found entity 8: add_1" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "9 abs_regime " "Found entity 9: abs_regime" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "10 conv_2c " "Found entity 10: conv_2c" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "11 reg_exp_op " "Found entity 11: reg_exp_op" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "12 DSR_left_N_S " "Found entity 12: DSR_left_N_S" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "13 DSR_right_N_S " "Found entity 13: DSR_right_N_S" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "14 LOD_N " "Found entity 14: LOD_N" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""} { "Info" "ISGN_ENTITY_NAME" "15 LOD " "Found entity 15: LOD" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676405356342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676405356342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "posit_add " "Elaborating entity \"posit_add\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676405356368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_extract_v1 data_extract_v1:uut_de1 " "Elaborating entity \"data_extract_v1\" for hierarchy \"data_extract_v1:uut_de1\"" {  } { { "posit_add.v" "uut_de1" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 posit_add.v(183) " "Verilog HDL assignment warning at posit_add.v(183): truncated value with size 32 to match size of target (4)" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676405356391 "|posit_add|data_extract_v1:uut_de1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOD_N data_extract_v1:uut_de1\|LOD_N:xinst_k " "Elaborating entity \"LOD_N\" for hierarchy \"data_extract_v1:uut_de1\|LOD_N:xinst_k\"" {  } { { "posit_add.v" "xinst_k" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOD data_extract_v1:uut_de1\|LOD_N:xinst_k\|LOD:l1 " "Elaborating entity \"LOD\" for hierarchy \"data_extract_v1:uut_de1\|LOD_N:xinst_k\|LOD:l1\"" {  } { { "posit_add.v" "l1" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOD data_extract_v1:uut_de1\|LOD_N:xinst_k\|LOD:l1\|LOD:l " "Elaborating entity \"LOD\" for hierarchy \"data_extract_v1:uut_de1\|LOD_N:xinst_k\|LOD:l1\|LOD:l\"" {  } { { "posit_add.v" "l" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOD data_extract_v1:uut_de1\|LOD_N:xinst_k\|LOD:l1\|LOD:l\|LOD:l " "Elaborating entity \"LOD\" for hierarchy \"data_extract_v1:uut_de1\|LOD_N:xinst_k\|LOD:l1\|LOD:l\|LOD:l\"" {  } { { "posit_add.v" "l" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOD data_extract_v1:uut_de1\|LOD_N:xinst_k\|LOD:l1\|LOD:l\|LOD:l\|LOD:l " "Elaborating entity \"LOD\" for hierarchy \"data_extract_v1:uut_de1\|LOD_N:xinst_k\|LOD:l1\|LOD:l\|LOD:l\|LOD:l\"" {  } { { "posit_add.v" "l" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSR_left_N_S data_extract_v1:uut_de1\|DSR_left_N_S:ls " "Elaborating entity \"DSR_left_N_S\" for hierarchy \"data_extract_v1:uut_de1\|DSR_left_N_S:ls\"" {  } { { "posit_add.v" "ls" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_regime abs_regime:uut_abs_regime1 " "Elaborating entity \"abs_regime\" for hierarchy \"abs_regime:uut_abs_regime1\"" {  } { { "posit_add.v" "uut_abs_regime1" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_N sub_N:uut_ediff " "Elaborating entity \"sub_N\" for hierarchy \"sub_N:uut_ediff\"" {  } { { "posit_add.v" "uut_ediff" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_N_in sub_N:uut_ediff\|sub_N_in:s1 " "Elaborating entity \"sub_N_in\" for hierarchy \"sub_N:uut_ediff\|sub_N_in:s1\"" {  } { { "posit_add.v" "s1" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSR_right_N_S DSR_right_N_S:dsr1 " "Elaborating entity \"DSR_right_N_S\" for hierarchy \"DSR_right_N_S:dsr1\"" {  } { { "posit_add.v" "dsr1" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_N add_sub_N:uut_add_sub_N " "Elaborating entity \"add_sub_N\" for hierarchy \"add_sub_N:uut_add_sub_N\"" {  } { { "posit_add.v" "uut_add_sub_N" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_N add_sub_N:uut_add_sub_N\|add_N:a11 " "Elaborating entity \"add_N\" for hierarchy \"add_sub_N:uut_add_sub_N\|add_N:a11\"" {  } { { "posit_add.v" "a11" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_N_in add_sub_N:uut_add_sub_N\|add_N:a11\|add_N_in:a1 " "Elaborating entity \"add_N_in\" for hierarchy \"add_sub_N:uut_add_sub_N\|add_N:a11\|add_N_in:a1\"" {  } { { "posit_add.v" "a1" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_N add_sub_N:uut_add_sub_N\|sub_N:s11 " "Elaborating entity \"sub_N\" for hierarchy \"add_sub_N:uut_add_sub_N\|sub_N:s11\"" {  } { { "posit_add.v" "s11" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_N_in add_sub_N:uut_add_sub_N\|sub_N:s11\|sub_N_in:s1 " "Elaborating entity \"sub_N_in\" for hierarchy \"add_sub_N:uut_add_sub_N\|sub_N:s11\|sub_N_in:s1\"" {  } { { "posit_add.v" "s1" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_1 add_1:uut_add_mantovf " "Elaborating entity \"add_1\" for hierarchy \"add_1:uut_add_mantovf\"" {  } { { "posit_add.v" "uut_add_mantovf" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_exp_op reg_exp_op:uut_reg_ro " "Elaborating entity \"reg_exp_op\" for hierarchy \"reg_exp_op:uut_reg_ro\"" {  } { { "posit_add.v" "uut_reg_ro" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 posit_add.v(281) " "Verilog HDL assignment warning at posit_add.v(281): truncated value with size 32 to match size of target (4)" {  } { { "posit_add.v" "" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676405356522 "|posit_add|reg_exp_op:uut_reg_ro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_2c reg_exp_op:uut_reg_ro\|conv_2c:uut_conv_2c1 " "Elaborating entity \"conv_2c\" for hierarchy \"reg_exp_op:uut_reg_ro\|conv_2c:uut_conv_2c1\"" {  } { { "posit_add.v" "uut_conv_2c1" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSR_right_N_S DSR_right_N_S:dsr2 " "Elaborating entity \"DSR_right_N_S\" for hierarchy \"DSR_right_N_S:dsr2\"" {  } { { "posit_add.v" "dsr2" { Text "H:/INDIVIDUAL PROJECT/Posit/Reference Code/add/posit_add.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405356534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676405357620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676405358504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676405358504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676405358560 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676405358560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "505 " "Implemented 505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676405358560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676405358560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676405358583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 20:09:18 2023 " "Processing ended: Tue Feb 14 20:09:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676405358583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676405358583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676405358583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676405358583 ""}
