<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_PFR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ID_PFR0, Processor Feature Register 0</h1><p>The ID_PFR0 characteristics are:</p><h2>Purpose</h2>
        <p>Gives top-level information about the instruction sets and other features supported by the PE in AArch32 state.</p>

      
        <p>Must be interpreted with <a href="AArch32-id_pfr1.html">ID_PFR1</a>.</p>

      
        <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section G7.1.3</span>.</p>
      <h2>Configuration</h2><p>AArch32 System register ID_PFR0 bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-id_pfr0_el1.html">ID_PFR0_EL1[31:0]
            </a>.
          </p><p>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to ID_PFR0 are <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Attributes</h2>
            <p>ID_PFR0 is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The ID_PFR0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#RAS_31">RAS</a></td><td class="lr" colspan="4"><a href="#DIT_27">DIT</a></td><td class="lr" colspan="4"><a href="#AMU_23">AMU</a></td><td class="lr" colspan="4"><a href="#CSV2_19">CSV2</a></td><td class="lr" colspan="4"><a href="#State3_15">State3</a></td><td class="lr" colspan="4"><a href="#State2_11">State2</a></td><td class="lr" colspan="4"><a href="#State1_7">State1</a></td><td class="lr" colspan="4"><a href="#State0_3">State0</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="RAS_31">RAS, bits [31:28]
                  </h4>
          
  <p>RAS Extension version. Defined values are:</p>

          <table class="valuetable"><tr><th>RAS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>No RAS Extension.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>RAS Extension present.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>ARMv8.4-RAS present. As <span class="binarynumber">0b0001</span>, and adds support for additional ERXMISC&lt;m&gt; System registers.</p>
<p>Error records accessed through System registers conform to RAS System Architecture v1.1, which includes simplifications to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a> and support for the optional RAS Timestamp Extension.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>From Armv8.4, when ARMv8.4-DFE is not implemented, and <a href="AArch32-erridr.html">ERRIDR</a>.NUM is zero, the permitted values are <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> <span class="binarynumber">0b0001</span> or <span class="binarynumber">0b0010</span>. Otherwise from Armv8.4 the only permitted value is <span class="binarynumber">0b0010</span>.</p>
<p><span class="xref">ARMv8.4-RAS</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>In Armv8.2, the only permitted value is <span class="binarynumber">0b0001</span>.</p>
<p>In Armv8.1 and Armv8.0, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>

          <h4 id="DIT_27">DIT, bits [27:24]
                  </h4>
          
  <p>Data Independent Timing. Defined values are:</p>

          <table class="valuetable"><tr><th>DIT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>AArch32 does not guarantee constant execution time of any instructions.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>AArch32 provides the CPSR.DIT mechanism to guarantee constant execution time of certain instructions.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p><span class="xref">ARMv8.4-DIT</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.4, the only permitted value is <span class="binarynumber">0b0001</span>.</p>

          <h4 id="AMU_23">AMU, bits [23:20]
                  </h4>
          
  <p>Activity Monitors Extension. Defined values are:</p>

          <table class="valuetable"><tr><th>AMU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Activity Monitors Extension is not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>AMUv1 for Armv8.4 is implemented.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>AMUv1 for Armv8.6 is implemented. As <span class="binarynumber">0b0001</span> and adds support for virtualization of the activity monitor event counters.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p><span class="xref">AMUv1</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">ARMv8.6-AMU</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>

          <h4 id="CSV2_19">CSV2, bits [19:16]
                  </h4>
          
  <p>Speculative use of out of context branch targets. Defined values are:</p>

          <table class="valuetable"><tr><th>CSV2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>This Device does not disclose whether branch targets trained in one hardware described context can affect speculative execution in a different hardware described context.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Branch targets trained in one hardware described context can only affect speculative execution in a different hardware described context in a hard-to-determine way.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p><span class="xref">ARMv8.0-CSV2</span> implements the functionality identified by <span class="binarynumber">0b0001</span>.</p>
<p>From Armv8.5, the only permitted value is <span class="binarynumber">0b0001</span>.</p>

          <h4 id="State3_15">State3, bits [15:12]
                  </h4>
          
  <p>T32EE instruction set support. Defined values are:</p>

          <table class="valuetable"><tr><th>State3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>T32EE instruction set implemented.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>In Armv8-A the only permitted value is <span class="binarynumber">0b0000</span>.</p>

          <h4 id="State2_11">State2, bits [11:8]
                  </h4>
          
  <p>Jazelle extension support. Defined values are:</p>

          <table class="valuetable"><tr><th>State2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Jazelle extension implemented, without clearing of <a href="AArch32-joscr.html">JOSCR</a>.CV on exception entry.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>Jazelle extension implemented, with clearing of <a href="AArch32-joscr.html">JOSCR</a>.CV on exception entry.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>In Armv8-A the only permitted value is <span class="binarynumber">0b0001</span>.</p>

          <h4 id="State1_7">State1, bits [7:4]
                  </h4>
          
  <p>T32 instruction set support. Defined values are:</p>

          <table class="valuetable"><tr><th>State1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>T32 instruction set not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>T32 encodings before the introduction of Thumb-2 technology implemented:</p>
<ul>
<li>
<p>All instructions are 16-bit.</p>

</li><li>
<p>A BL or BLX is a pair of 16-bit instructions</p>

</li><li>
<p>32-bit instructions other than BL and BLX cannot be encoded.</p>

</li></ul>
</td></tr><tr><td class="bitfield">0b0011</td><td>
  <p>T32 encodings after the introduction of Thumb-2 technology implemented, for all 16-bit and 32-bit T32 basic instructions.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>In Armv8-A the only permitted value is <span class="binarynumber">0b0011</span>.</p>

          <h4 id="State0_3">State0, bits [3:0]
                  </h4>
          
  <p>A32 instruction set support. Defined values are:</p>

          <table class="valuetable"><tr><th>State0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>A32 instruction set not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>A32 instruction set implemented.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>In Armv8-A the only permitted value is <span class="binarynumber">0b0001</span>.</p>

          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the ID_PFR0</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0000</td><td>0b0001</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TID3 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        return ID_PFR0;
elsif PSTATE.EL == EL2 then
    return ID_PFR0;
elsif PSTATE.EL == EL3 then
    return ID_PFR0;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
