#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 14 09:35:42 2017
# Process ID: 4284
# Current directory: D:/VivdoProjects/SCRs_SB7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6100 D:\VivdoProjects\SCRs_SB7\SCRs_AXI.xpr
# Log file: D:/VivdoProjects/SCRs_SB7/vivado.log
# Journal file: D:/VivdoProjects/SCRs_SB7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivdoProjects/SCRs_SB7/SCRs_AXI.xpr
INFO: [Project 1-313] Project file moved from 'D:/VivdoProjects/SCRs_AXI' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivdoProjects/ip_repo/SCRs_Controller_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 838.719 ; gain = 155.500
open_bd_design {D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:SCRs_Controller:1.0 - SCRs_Controller_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 864.020 ; gain = 21.676
ipx::edit_ip_in_project -upgrade true -name SCRs_Controller_v1_0_project -directory D:/VivdoProjects/SCRs_SB7/SCRs_AXI.tmp/SCRs_Controller_v1_0_project d:/VivdoProjects/ip_repo/SCRs_Controller_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivdoProjects/ip_repo/SCRs_Controller_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
close_project
ipx::edit_ip_in_project -upgrade true -name SCRs_Controller_v1_0_project -directory D:/VivdoProjects/SCRs_SB7/SCRs_AXI.tmp/SCRs_Controller_v1_0_project d:/VivdoProjects/ip_repo/SCRs_Controller_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivdoProjects/ip_repo/SCRs_Controller_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "d:/VivdoProjects/ip_repo/SCRs_Controller_1.0/hdl/SCRs_Controller_v1_0.vhd" into library xil_defaultlib [d:/VivdoProjects/ip_repo/SCRs_Controller_1.0/hdl/SCRs_Controller_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "d:/VivdoProjects/ip_repo/SCRs_Controller_1.0/hdl/SCRs_Controller_v1_0_S00_AXI.vhd" into library xil_defaultlib [d:/VivdoProjects/ip_repo/SCRs_Controller_1.0/hdl/SCRs_Controller_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "d:/VivdoProjects/ip_repo/SCRs_Controller_1.0/src/Sinewaves.vhd" into library xil_defaultlib [d:/VivdoProjects/ip_repo/SCRs_Controller_1.0/src/Sinewaves.vhd:1]
[Wed Jun 14 09:52:28 2017] Launched synth_1...
Run output will be captured here: d:/vivdoprojects/scrs_sb7/scrs_axi.tmp/scrs_controller_v1_0_project/SCRs_Controller_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 994.957 ; gain = 0.000
update_ip_catalog -rebuild -repo_path d:/VivdoProjects/ip_repo/SCRs_Controller_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/VivdoProjects/ip_repo/SCRs_Controller_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:SCRs_Controller:1.0 [get_ips  design_1_SCRs_Controller_0_1] -log ip_upgrade.log
Upgrading 'D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_SCRs_Controller_0_1 (SCRs_Controller_v1.0 1.0) from revision 18 to revision 19
WARNING: [IP_Flow 19-4698] Upgrade has added port 'SquareWave1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'SquareWave2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'SquareWave3'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_SCRs_Controller_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP design_1_SCRs_Controller_0_1' has identified issues that may require user intervention. Please review the upgrade log 'd:/VivdoProjects/SCRs_SB7/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/VivdoProjects/SCRs_SB7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_SCRs_Controller_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/SCRs_Controller_0/SquareWave1
/SCRs_Controller_0/SquareWave2
/SCRs_Controller_0/SquareWave3

VHDL Output written to : D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCRs_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.266 ; gain = 102.027
export_ip_user_files -of_objects [get_files D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files/sim_scripts -ip_user_files_dir D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files -ipstatic_source_dir D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/modelsim} {questa=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/questa} {riviera=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/riviera} {activehdl=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_port -dir I SquareWave1
connect_bd_net [get_bd_pins /SCRs_Controller_0/SquareWave1] [get_bd_ports SquareWave1]
create_bd_port -dir I SquareWave2
connect_bd_net [get_bd_pins /SCRs_Controller_0/SquareWave2] [get_bd_ports SquareWave2]
create_bd_port -dir I SquareWave3
connect_bd_net [get_bd_pins /SCRs_Controller_0/SquareWave3] [get_bd_ports SquareWave3]
endgroup
regenerate_bd_layout
report_ip_status -name ip_status 
generate_target all [get_files  D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd]
VHDL Output written to : D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCRs_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1168.469 ; gain = 39.258
export_ip_user_files -of_objects [get_files D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files/sim_scripts -ip_user_files_dir D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files -ipstatic_source_dir D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/modelsim} {questa=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/questa} {riviera=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/riviera} {activehdl=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd] -top
save_bd_design
Wrote  : <D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 14 09:56:04 2017] Launched synth_1...
Run output will be captured here: D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/synth_1/runme.log
[Wed Jun 14 09:56:04 2017] Launched impl_1...
Run output will be captured here: D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivdoProjects/SCRs_SB7/.Xil/Vivado-4284-IT-100/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [D:/VivdoProjects/SCRs_SB7/.Xil/Vivado-4284-IT-100/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [D:/VivdoProjects/SCRs_SB7/.Xil/Vivado-4284-IT-100/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [D:/VivdoProjects/SCRs_SB7/.Xil/Vivado-4284-IT-100/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1338.152 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1338.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1386.512 ; gain = 218.043
file copy -force D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/impl_1/design_1_wrapper.sysdef D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk -hwspec D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk -hwspec D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk -hwspec D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk -hwspec D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 10:02:26 2017...
