Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Sun Apr 28 20:07:44 2024
| Host              : LAPTOP-Q0IGC5S0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file FIR_TOP_timing_summary_routed.rpt -pb FIR_TOP_timing_summary_routed.pb -rpx FIR_TOP_timing_summary_routed.rpx -warn_on_violation
| Design            : FIR_TOP
| Device            : xczu29dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.212        0.000                      0                   48        0.048        0.000                      0                   48        4.725        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 9.212        0.000                      0                   48        0.048        0.000                      0                   48        4.725        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.212ns  (required time - arrival time)
  Source:                 u_shift_Register/reg_file_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.079ns (11.286%)  route 0.621ns (88.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 11.302 - 10.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.636ns (routing 0.010ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.009ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.269    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.297 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.636     1.933    u_shift_Register/CLK
    SLICE_X100Y321       FDCE                                         r  u_shift_Register/reg_file_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y321       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.012 r  u_shift_Register/reg_file_reg[4][3]/Q
                         net (fo=6, routed)           0.621     2.633    u_shift_Register/reg_file_reg[4][3]_0[3]
    SLICE_X102Y321       FDCE                                         r  u_shift_Register/reg_file_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F10                                               0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.558    10.558 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.558    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.558 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.727    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.751 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.551    11.302    u_shift_Register/CLK
    SLICE_X102Y321       FDCE                                         r  u_shift_Register/reg_file_reg[5][3]/C
                         clock pessimism              0.554    11.856    
                         clock uncertainty           -0.035    11.821    
    SLICE_X102Y321       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.846    u_shift_Register/reg_file_reg[5][3]
  -------------------------------------------------------------------
                         required time                         11.846    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  9.212    

Slack (MET) :             9.300ns  (required time - arrival time)
  Source:                 u_shift_Register/reg_file_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.076ns (12.418%)  route 0.536ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 11.303 - 10.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.637ns (routing 0.010ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.552ns (routing 0.009ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.269    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.297 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.637     1.934    u_shift_Register/CLK
    SLICE_X104Y321       FDCE                                         r  u_shift_Register/reg_file_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y321       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.010 r  u_shift_Register/reg_file_reg[0][0]/Q
                         net (fo=6, routed)           0.536     2.546    u_shift_Register/Q[0]
    SLICE_X101Y320       FDCE                                         r  u_shift_Register/reg_file_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F10                                               0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.558    10.558 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.558    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.558 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.727    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.751 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.552    11.303    u_shift_Register/CLK
    SLICE_X101Y320       FDCE                                         r  u_shift_Register/reg_file_reg[1][0]/C
                         clock pessimism              0.554    11.857    
                         clock uncertainty           -0.035    11.822    
    SLICE_X101Y320       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.847    u_shift_Register/reg_file_reg[1][0]
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  9.300    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 u_shift_Register/reg_file_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.076ns (12.688%)  route 0.523ns (87.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 11.308 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.642ns (routing 0.010ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.557ns (routing 0.009ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.269    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.297 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.642     1.939    u_shift_Register/CLK
    SLICE_X97Y320        FDCE                                         r  u_shift_Register/reg_file_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y320        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.015 r  u_shift_Register/reg_file_reg[2][3]/Q
                         net (fo=6, routed)           0.523     2.538    u_shift_Register/reg_file_reg[2][3]_0[3]
    SLICE_X99Y320        FDCE                                         r  u_shift_Register/reg_file_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F10                                               0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.558    10.558 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.558    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.558 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.727    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.751 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.557    11.308    u_shift_Register/CLK
    SLICE_X99Y320        FDCE                                         r  u_shift_Register/reg_file_reg[3][3]/C
                         clock pessimism              0.554    11.862    
                         clock uncertainty           -0.035    11.827    
    SLICE_X99Y320        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.852    u_shift_Register/reg_file_reg[3][3]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.353ns  (required time - arrival time)
  Source:                 u_shift_Register/reg_file_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.079ns (14.082%)  route 0.482ns (85.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 11.305 - 10.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.637ns (routing 0.010ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.554ns (routing 0.009ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.269    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.297 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.637     1.934    u_shift_Register/CLK
    SLICE_X104Y321       FDCE                                         r  u_shift_Register/reg_file_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y321       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.013 r  u_shift_Register/reg_file_reg[0][1]/Q
                         net (fo=4, routed)           0.482     2.495    u_shift_Register/Q[1]
    SLICE_X101Y318       FDCE                                         r  u_shift_Register/reg_file_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F10                                               0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.558    10.558 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.558    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.558 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.727    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.751 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.554    11.305    u_shift_Register/CLK
    SLICE_X101Y318       FDCE                                         r  u_shift_Register/reg_file_reg[1][1]/C
                         clock pessimism              0.554    11.859    
                         clock uncertainty           -0.035    11.824    
    SLICE_X101Y318       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.849    u_shift_Register/reg_file_reg[1][1]
  -------------------------------------------------------------------
                         required time                         11.849    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  9.353    

Slack (MET) :             9.359ns  (required time - arrival time)
  Source:                 u_shift_Register/reg_file_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.079ns (14.082%)  route 0.482ns (85.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 11.310 - 10.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.636ns (routing 0.010ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.559ns (routing 0.009ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.269    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.297 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.636     1.933    u_shift_Register/CLK
    SLICE_X101Y320       FDCE                                         r  u_shift_Register/reg_file_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y320       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.012 r  u_shift_Register/reg_file_reg[1][0]/Q
                         net (fo=12, routed)          0.482     2.494    u_shift_Register/reg_file_reg[1][1]_0[0]
    SLICE_X97Y318        FDCE                                         r  u_shift_Register/reg_file_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F10                                               0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.558    10.558 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.558    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.558 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.727    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.751 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.559    11.310    u_shift_Register/CLK
    SLICE_X97Y318        FDCE                                         r  u_shift_Register/reg_file_reg[2][0]/C
                         clock pessimism              0.554    11.864    
                         clock uncertainty           -0.035    11.829    
    SLICE_X97Y318        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.854    u_shift_Register/reg_file_reg[2][0]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  9.359    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 u_shift_Register/reg_file_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.079ns (15.737%)  route 0.423ns (84.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 11.310 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.638ns (routing 0.010ns, distribution 0.628ns)
  Clock Net Delay (Destination): 0.559ns (routing 0.009ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.269    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.297 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.638     1.935    u_shift_Register/CLK
    SLICE_X101Y318       FDCE                                         r  u_shift_Register/reg_file_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y318       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.014 r  u_shift_Register/reg_file_reg[1][4]/Q
                         net (fo=7, routed)           0.423     2.437    u_shift_Register/reg_file_reg[1][4]
    SLICE_X97Y318        FDCE                                         r  u_shift_Register/reg_file_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F10                                               0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.558    10.558 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.558    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.558 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.727    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.751 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.559    11.310    u_shift_Register/CLK
    SLICE_X97Y318        FDCE                                         r  u_shift_Register/reg_file_reg[2][4]/C
                         clock pessimism              0.554    11.864    
                         clock uncertainty           -0.035    11.829    
    SLICE_X97Y318        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.854    u_shift_Register/reg_file_reg[2][4]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                  9.416    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 u_shift_Register/reg_file_reg[4][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[5][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.081ns (16.981%)  route 0.396ns (83.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 11.313 - 10.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.636ns (routing 0.010ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.562ns (routing 0.009ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.269    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.297 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.636     1.933    u_shift_Register/CLK
    SLICE_X100Y321       FDCE                                         r  u_shift_Register/reg_file_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y321       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.014 r  u_shift_Register/reg_file_reg[4][4]/Q
                         net (fo=6, routed)           0.396     2.410    u_shift_Register/reg_file_reg[4][4]
    SLICE_X101Y315       FDCE                                         r  u_shift_Register/reg_file_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F10                                               0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.558    10.558 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.558    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.558 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.727    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.751 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.562    11.313    u_shift_Register/CLK
    SLICE_X101Y315       FDCE                                         r  u_shift_Register/reg_file_reg[5][4]/C
                         clock pessimism              0.554    11.867    
                         clock uncertainty           -0.035    11.832    
    SLICE_X101Y315       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.857    u_shift_Register/reg_file_reg[5][4]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.446ns  (required time - arrival time)
  Source:                 u_shift_Register/reg_file_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.079ns (16.953%)  route 0.387ns (83.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 11.302 - 10.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.636ns (routing 0.010ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.009ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.269    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.297 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.636     1.933    u_shift_Register/CLK
    SLICE_X100Y321       FDCE                                         r  u_shift_Register/reg_file_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y321       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.012 r  u_shift_Register/reg_file_reg[4][7]/Q
                         net (fo=14, routed)          0.387     2.399    u_shift_Register/reg_file_reg[4][7]
    SLICE_X102Y321       FDCE                                         r  u_shift_Register/reg_file_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F10                                               0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.558    10.558 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.558    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.558 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.727    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.751 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.551    11.302    u_shift_Register/CLK
    SLICE_X102Y321       FDCE                                         r  u_shift_Register/reg_file_reg[5][7]/C
                         clock pessimism              0.554    11.856    
                         clock uncertainty           -0.035    11.821    
    SLICE_X102Y321       FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    11.846    u_shift_Register/reg_file_reg[5][7]
  -------------------------------------------------------------------
                         required time                         11.846    
                         arrival time                          -2.399    
  -------------------------------------------------------------------
                         slack                                  9.446    

Slack (MET) :             9.449ns  (required time - arrival time)
  Source:                 u_shift_Register/reg_file_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.076ns (16.379%)  route 0.388ns (83.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 11.307 - 10.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.010ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.556ns (routing 0.009ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.269    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.297 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.640     1.937    u_shift_Register/CLK
    SLICE_X103Y320       FDCE                                         r  u_shift_Register/reg_file_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y320       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.013 r  u_shift_Register/reg_file_reg[0][5]/Q
                         net (fo=5, routed)           0.388     2.401    u_shift_Register/reg_file_reg[0][5]
    SLICE_X100Y317       FDCE                                         r  u_shift_Register/reg_file_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F10                                               0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.558    10.558 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.558    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.558 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.727    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.751 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.556    11.307    u_shift_Register/CLK
    SLICE_X100Y317       FDCE                                         r  u_shift_Register/reg_file_reg[1][5]/C
                         clock pessimism              0.554    11.861    
                         clock uncertainty           -0.035    11.826    
    SLICE_X100Y317       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.851    u_shift_Register/reg_file_reg[1][5]
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -2.401    
  -------------------------------------------------------------------
                         slack                                  9.449    

Slack (MET) :             9.464ns  (required time - arrival time)
  Source:                 u_shift_Register/reg_file_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.079ns (15.737%)  route 0.423ns (84.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 11.305 - 10.000 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.010ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.554ns (routing 0.009ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.269    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.297 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.635     1.932    u_shift_Register/CLK
    SLICE_X102Y321       FDCE                                         r  u_shift_Register/reg_file_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y321       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.011 r  u_shift_Register/reg_file_reg[0][4]/Q
                         net (fo=5, routed)           0.423     2.434    u_shift_Register/reg_file_reg[0][4]
    SLICE_X101Y318       FDCE                                         r  u_shift_Register/reg_file_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F10                                               0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.558    10.558 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.558    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.558 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.727    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.751 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.554    11.305    u_shift_Register/CLK
    SLICE_X101Y318       FDCE                                         r  u_shift_Register/reg_file_reg[1][4]/C
                         clock pessimism              0.604    11.909    
                         clock uncertainty           -0.035    11.873    
    SLICE_X101Y318       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.898    u_shift_Register/reg_file_reg[1][4]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  9.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_shift_Register/reg_file_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.366ns (routing 0.007ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.424ns (routing 0.008ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.399 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.490    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.507 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.366     0.873    u_shift_Register/CLK
    SLICE_X100Y317       FDCE                                         r  u_shift_Register/reg_file_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y317       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.912 r  u_shift_Register/reg_file_reg[4][2]/Q
                         net (fo=6, routed)           0.109     1.021    u_shift_Register/reg_file_reg[4][3]_0[2]
    SLICE_X101Y315       FDCE                                         r  u_shift_Register/reg_file_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.687 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.800    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.819 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.424     1.243    u_shift_Register/CLK
    SLICE_X101Y315       FDCE                                         r  u_shift_Register/reg_file_reg[5][2]/C
                         clock pessimism             -0.318     0.926    
    SLICE_X101Y315       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.973    u_shift_Register/reg_file_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_shift_Register/reg_file_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.369ns (routing 0.007ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.422ns (routing 0.008ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.399 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.490    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.507 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.369     0.876    u_shift_Register/CLK
    SLICE_X97Y318        FDCE                                         r  u_shift_Register/reg_file_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y318        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.915 r  u_shift_Register/reg_file_reg[2][1]/Q
                         net (fo=7, routed)           0.109     1.024    u_shift_Register/reg_file_reg[2][3]_0[1]
    SLICE_X99Y318        FDCE                                         r  u_shift_Register/reg_file_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.687 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.800    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.819 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.422     1.241    u_shift_Register/CLK
    SLICE_X99Y318        FDCE                                         r  u_shift_Register/reg_file_reg[3][1]/C
                         clock pessimism             -0.318     0.924    
    SLICE_X99Y318        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.970    u_shift_Register/reg_file_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_shift_Register/reg_file_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.562ns (routing 0.009ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.010ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.558     0.558 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.558    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.558 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.727    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.751 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.562     1.313    u_shift_Register/CLK
    SLICE_X101Y315       FDCE                                         r  u_shift_Register/reg_file_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y315       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.371 r  u_shift_Register/reg_file_reg[5][1]/Q
                         net (fo=9, routed)           0.135     1.506    u_shift_Register/reg_file_reg[5][1]_0[1]
    SLICE_X103Y316       FDCE                                         r  u_shift_Register/reg_file_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.269    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.297 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.644     1.941    u_shift_Register/CLK
    SLICE_X103Y316       FDCE                                         r  u_shift_Register/reg_file_reg[6][1]/C
                         clock pessimism             -0.554     1.387    
    SLICE_X103Y316       FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.447    u_shift_Register/reg_file_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_shift_Register/reg_file_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.369ns (routing 0.007ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.421ns (routing 0.008ns, distribution 0.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.399 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.490    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.507 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.369     0.876    u_shift_Register/CLK
    SLICE_X97Y318        FDCE                                         r  u_shift_Register/reg_file_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y318        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.915 r  u_shift_Register/reg_file_reg[2][5]/Q
                         net (fo=7, routed)           0.115     1.030    u_shift_Register/reg_file_reg[2][5]
    SLICE_X99Y320        FDCE                                         r  u_shift_Register/reg_file_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.687 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.800    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.819 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.421     1.240    u_shift_Register/CLK
    SLICE_X99Y320        FDCE                                         r  u_shift_Register/reg_file_reg[3][5]/C
                         clock pessimism             -0.318     0.923    
    SLICE_X99Y320        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.969    u_shift_Register/reg_file_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_shift_Register/reg_file_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.364ns (routing 0.007ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.424ns (routing 0.008ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.399 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.490    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.507 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.364     0.871    u_shift_Register/CLK
    SLICE_X100Y321       FDCE                                         r  u_shift_Register/reg_file_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y321       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.910 r  u_shift_Register/reg_file_reg[4][5]/Q
                         net (fo=7, routed)           0.124     1.034    u_shift_Register/reg_file_reg[4][5]
    SLICE_X101Y315       FDCE                                         r  u_shift_Register/reg_file_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.687 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.800    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.819 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.424     1.243    u_shift_Register/CLK
    SLICE_X101Y315       FDCE                                         r  u_shift_Register/reg_file_reg[5][5]/C
                         clock pessimism             -0.318     0.926    
    SLICE_X101Y315       FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.973    u_shift_Register/reg_file_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_shift_Register/reg_file_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.365ns (routing 0.007ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.417ns (routing 0.008ns, distribution 0.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.399 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.490    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.507 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.365     0.872    u_shift_Register/CLK
    SLICE_X103Y321       FDCE                                         r  u_shift_Register/reg_file_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y321       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.911 r  u_shift_Register/reg_file_reg[0][3]/Q
                         net (fo=5, routed)           0.116     1.027    u_shift_Register/reg_file_reg[0][3]
    SLICE_X101Y320       FDCE                                         r  u_shift_Register/reg_file_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.687 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.800    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.819 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.417     1.236    u_shift_Register/CLK
    SLICE_X101Y320       FDCE                                         r  u_shift_Register/reg_file_reg[1][3]/C
                         clock pessimism             -0.318     0.919    
    SLICE_X101Y320       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.966    u_shift_Register/reg_file_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_shift_Register/reg_file_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.038ns (24.051%)  route 0.120ns (75.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.365ns (routing 0.007ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.399 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.490    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.507 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.365     0.872    u_shift_Register/CLK
    SLICE_X103Y321       FDCE                                         r  u_shift_Register/reg_file_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y321       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.910 r  u_shift_Register/reg_file_reg[0][2]/Q
                         net (fo=4, routed)           0.120     1.030    u_shift_Register/reg_file_reg[0][2]
    SLICE_X101Y318       FDCE                                         r  u_shift_Register/reg_file_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.687 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.800    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.819 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.418     1.237    u_shift_Register/CLK
    SLICE_X101Y318       FDCE                                         r  u_shift_Register/reg_file_reg[1][2]/C
                         clock pessimism             -0.318     0.920    
    SLICE_X101Y318       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.967    u_shift_Register/reg_file_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_shift_Register/reg_file_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.369ns (routing 0.007ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.421ns (routing 0.008ns, distribution 0.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.399 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.490    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.507 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.369     0.876    u_shift_Register/CLK
    SLICE_X97Y318        FDCE                                         r  u_shift_Register/reg_file_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y318        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.916 r  u_shift_Register/reg_file_reg[2][4]/Q
                         net (fo=6, routed)           0.119     1.035    u_shift_Register/reg_file_reg[2][4]
    SLICE_X99Y320        FDCE                                         r  u_shift_Register/reg_file_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.687 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.800    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.819 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.421     1.240    u_shift_Register/CLK
    SLICE_X99Y320        FDCE                                         r  u_shift_Register/reg_file_reg[3][4]/C
                         clock pessimism             -0.318     0.923    
    SLICE_X99Y320        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.970    u_shift_Register/reg_file_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_shift_Register/reg_file_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.040ns (24.390%)  route 0.124ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.364ns (routing 0.007ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.420ns (routing 0.008ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.399 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.490    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.507 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.364     0.871    u_shift_Register/CLK
    SLICE_X102Y321       FDCE                                         r  u_shift_Register/reg_file_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y321       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.911 r  u_shift_Register/reg_file_reg[0][6]/Q
                         net (fo=5, routed)           0.124     1.035    u_shift_Register/reg_file_reg[0][6]
    SLICE_X100Y317       FDCE                                         r  u_shift_Register/reg_file_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.687 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.800    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.819 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.420     1.239    u_shift_Register/CLK
    SLICE_X100Y317       FDCE                                         r  u_shift_Register/reg_file_reg[1][6]/C
                         clock pessimism             -0.318     0.922    
    SLICE_X100Y317       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.969    u_shift_Register/reg_file_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_shift_Register/reg_file_reg[5][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_shift_Register/reg_file_reg[6][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.371ns (routing 0.007ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.419ns (routing 0.008ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.399     0.399 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.399 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.490    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.507 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.371     0.878    u_shift_Register/CLK
    SLICE_X101Y315       FDCE                                         r  u_shift_Register/reg_file_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y315       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.917 r  u_shift_Register/reg_file_reg[5][6]/Q
                         net (fo=7, routed)           0.089     1.006    u_shift_Register/reg_file_reg[5][6]
    SLICE_X102Y316       FDCE                                         r  u_shift_Register/reg_file_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F10                                               0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_top_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_top_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.687 r  clk_top_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.800    clk_top_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.819 r  clk_top_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=56, routed)          0.419     1.238    u_shift_Register/CLK
    SLICE_X102Y316       FDCE                                         r  u_shift_Register/reg_file_reg[6][6]/C
                         clock pessimism             -0.346     0.892    
    SLICE_X102Y316       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.939    u_shift_Register/reg_file_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_top }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_HDIO_X1Y6  clk_top_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X104Y321    u_shift_Register/reg_file_reg[0][0]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X104Y321    u_shift_Register/reg_file_reg[0][1]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X103Y321    u_shift_Register/reg_file_reg[0][2]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X103Y321    u_shift_Register/reg_file_reg[0][3]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X102Y321    u_shift_Register/reg_file_reg[0][4]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X103Y320    u_shift_Register/reg_file_reg[0][5]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X102Y321    u_shift_Register/reg_file_reg[0][6]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X102Y315    u_shift_Register/reg_file_reg[0][7]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X101Y320    u_shift_Register/reg_file_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X104Y321    u_shift_Register/reg_file_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X104Y321    u_shift_Register/reg_file_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X102Y321    u_shift_Register/reg_file_reg[0][4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X102Y321    u_shift_Register/reg_file_reg[0][6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X101Y320    u_shift_Register/reg_file_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X101Y320    u_shift_Register/reg_file_reg[1][3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X100Y321    u_shift_Register/reg_file_reg[4][3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X100Y321    u_shift_Register/reg_file_reg[4][4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X100Y321    u_shift_Register/reg_file_reg[4][5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X100Y321    u_shift_Register/reg_file_reg[4][6]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X103Y321    u_shift_Register/reg_file_reg[0][2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X103Y321    u_shift_Register/reg_file_reg[0][2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X103Y321    u_shift_Register/reg_file_reg[0][3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X103Y321    u_shift_Register/reg_file_reg[0][3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X102Y315    u_shift_Register/reg_file_reg[0][7]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X101Y320    u_shift_Register/reg_file_reg[1][0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X101Y318    u_shift_Register/reg_file_reg[1][1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X101Y318    u_shift_Register/reg_file_reg[1][1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X101Y318    u_shift_Register/reg_file_reg[1][2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X101Y318    u_shift_Register/reg_file_reg[1][2]/C



