_I0/chip/vga_controller/mem_addr_demux vga_demux 0
di2_7_0_2 2 31758 12186
/ 0
di1_7_0_2 2 31758 12114
/ 0
do_7_0_2 2 31758 12568
/ 0
di1_7_0_5 2 34358 12186
/ 0
do_7_0_5 2 34358 12680
/ 0
di1_7_0_7 2 33078 11906
/ 0
s1 2 34358 11946
/ 0
vdd 2 32918 12361
/ 0
vss 2 32918 12855
/ 0
di2_7_0_0 3 33798 11906
/ 0
s2 3 32838 12816
/ 0
def_7_0_0 3 33198 12816
/ 0
di1_7_0_0 3 33678 11906
/ 0
do_7_0_0 3 33838 12816
/ 0
di2_7_0_1 3 33918 11906
/ 0
def_7_0_1 3 33318 11906
/ 0
di1_7_0_1 3 34038 11906
/ 0
do_7_0_1 3 34078 12816
/ 0
def_7_0_2 3 32238 11906
/ 0
di2_7_0_3 3 33558 11906
/ 0
def_7_0_3 3 33198 11906
/ 0
di1_7_0_3 3 33438 11906
/ 0
do_7_0_3 3 33598 12816
/ 0
di2_7_0_4 3 32238 12816
/ 0
def_7_0_4 3 32478 11906
/ 0
di1_7_0_4 3 32598 11906
/ 0
do_7_0_4 3 32638 12816
/ 0
di2_7_0_5 3 34158 11906
/ 0
def_7_0_5 3 33318 12816
/ 0
di2_7_0_6 3 31998 11906
/ 0
def_7_0_6 3 32358 12816
/ 0
di1_7_0_6 3 32118 11906
/ 0
do_7_0_6 3 32158 12816
/ 0
di2_7_0_7 3 33078 12816
/ 0
def_7_0_7 3 32918 11906
/ 0
do_7_0_7 3 33038 12816
/ 1
3 n39 ~ 2 32324 12646 0 0 ~
/ 1
3 n54 ~ 2 32884 12646 0 0 ~
/ 1
3 n28 ~ 2 33164 12646 0 0 ~
/ 1
3 n34 ~ 2 32444 12646 0 0 ~
/ 1
3 n52 ~ 2 33284 12646 0 0 ~
/ 1
3 n44 ~ 2 33524 12088 0 0 ~
/ 1
3 n47 ~ 2 31844 12088 0 0 ~
/ 1
3 n53 ~ 2 33764 12088 0 0 ~
/ 1
3 n29 ~ 2 32964 12646 0 0 ~
/ 1
3 n40 ~ 2 32524 12646 0 0 ~
/ 1
3 n33 ~ 2 32084 12088 0 0 ~
/ 1
3 n36 ~ 2 34244 12088 0 0 ~
/ 1
3 n48 ~ 2 34004 12088 0 0 ~
/ 1
3 n30 ~ 2 33004 12646 0 0 ~
/ 1
3 n35 ~ 2 32084 12646 0 0 ~
/ 1
3 n38 ~ 2 34244 12646 0 0 ~
/ 1
3 n41 ~ 2 32564 12646 0 0 ~
/ 1
3 n50 ~ 2 34004 12646 0 0 ~
/ 1
3 n37 ~ 2 33404 12646 0 0 ~
/ 1
3 n42 ~ 2 33444 12646 0 0 ~
/ 1
3 n43 ~ 2 33284 12088 0 0 ~
/ 1
3 n45 ~ 2 31764 12646 0 0 ~
/ 1
3 n51 ~ 2 33684 12646 0 0 ~
/ 1
3 n46 ~ 2 31804 12646 0 0 ~
/ 1
3 n49 ~ 2 33404 12088 0 0 ~
/ 1
3 n31 ~ 2 32804 12120 0 0 ~
/ 1
3 n32 ~ 2 33124 12646 0 0 ~
_I0/chip/vga_controller/np_translation vga_np_trans 0
new_line_in 2 38878 14416
/ 0
new_frame_in 2 38878 14512
/ 0
mem_addr_out_7_0_3 2 35398 16274
/ 0
mem_addr_out_7_0_4 2 35398 16592
/ 0
mem_addr_out_7_0_5 2 38878 16456
/ 0
mem_addr_reset_in_1_0_0 2 35398 14974
/ 0
mem_addr_reset_in_1_0_1 2 35398 15604
/ 0
rst 2 35398 14616
/ 0
clk 2 35398 16918
/ 0
in_np_in 3 37158 13882
/ 0
mem_addr_out_7_0_0 3 36758 17756
/ 0
mem_addr_out_7_0_1 3 38158 17756
/ 0
mem_addr_out_7_0_2 3 37798 17756
/ 0
mem_addr_out_7_0_6 3 36718 17756
/ 0
mem_addr_out_7_0_7 3 37878 17756
/ 0
vdd 3 38038 17756
/ 0
vss 3 36998 17756
/ 1
3 n1 ~ 2 38844 14064 0 0 ~
/ 1
3 n5 ~ 2 38444 14064 0 0 ~
/ 1
3 n21 ~ 2 38444 14622 0 0 ~
/ 1
3 n20 ~ 2 37044 14622 0 0 ~
/ 1
3 n3 ~ 2 37244 14064 0 0 ~
/ 1
3 n18_port ~ 2 38684 14622 0 0 ~
/ 1
3 n22 ~ 2 36684 14622 0 0 ~
/ 1
3 n4 ~ 2 37284 14064 0 0 ~
/ 1
3 n11 ~ 2 38324 14064 0 0 ~
/ 1
3 N18 ~ 2 37124 14590 0 0 ~
/ 1
3 counter_state_0_port ~ 2 36364 14622 0 0 ~
/ 1
3 N17 ~ 2 36764 14590 0 0 ~
/ 1
3 counter_state_2_port ~ 2 37844 14096 0 0 ~
/ 1
3 N16 ~ 2 36324 14662 0 0 ~
/ 1
3 n19 ~ 2 37844 14590 0 0 ~
/ 1
3 n2 ~ 2 38884 14064 0 0 ~
/ 1
3 counter_state_1_port ~ 2 37524 14064 0 0 ~
/ 1
3 n6 ~ 2 35604 14798 0 0 ~
/ 1
3 n9 ~ 2 38884 17132 0 0 ~
/ 1
3 mem_addr_enable ~ 2 38884 17228 0 0 ~
/ 1
3 X_Logic1_port ~ 2 37524 14343 0 0 ~
/ 1
3 X_Logic0_port ~ 3 37284 14876 0 0 ~
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter vga_counter_2bit 0
en 2 36558 19388
/ 0
rst_ext 2 36558 19198
/ 0
rst 2 36558 19102
/ 0
vdd 2 35278 19277
/ 0
vss 2 35278 19771
/ 0
val_1_0_0 2 36558 19628
/ 0
val_1_0_1 2 36558 19134
/ 0
clk 3 35478 19732
/ 1
3 n8 ~ 2 36444 19004 0 0 ~
/ 1
3 n7 ~ 2 36524 19562 0 0 ~
/ 1
3 n9 ~ 2 36284 19004 0 0 ~
/ 1
3 n5 ~ 2 36244 19602 0 0 ~
/ 1
3 n4 ~ 2 36244 18964 0 0 ~
/ 1
3 n6 ~ 2 35364 19530 0 0 ~
_I0/chip/vga_controller/np_translation_reset vga_np_trans_reset 0
end_np_line_in 2 38878 18464
/ 0
vdd 2 35278 19277
/ 0
vss 2 35278 19771
/ 0
rst 2 35278 18568
/ 0
mem_addr_reset_out_1_0_0 3 36118 19732
/ 0
mem_addr_reset_out_1_0_1 3 36478 19732
/ 0
end_frame_in 3 36758 19732
/ 0
clk 3 35478 19732
/ 1
3 n9 ~ 2 35324 18016 0 0 ~
/ 1
3 n7 ~ 2 37564 19004 0 0 ~
/ 1
3 n32 ~ 2 35884 18016 0 0 ~
/ 1
3 n46 ~ 2 38364 19530 0 0 ~
/ 1
3 n35 ~ 2 37764 18542 0 0 ~
/ 1
3 n40 ~ 2 37604 19562 0 0 ~
/ 1
3 n37 ~ 2 38364 18574 0 0 ~
/ 1
3 N26 ~ 2 37684 19530 0 0 ~
/ 1
3 n38 ~ 2 37964 18016 0 0 ~
/ 1
3 n4 ~ 2 36404 18048 0 0 ~
/ 1
3 n31 ~ 2 37124 18016 0 0 ~
/ 1
3 n2 ~ 2 35484 18750 0 0 ~
/ 1
3 n8 ~ 2 37604 19036 0 0 ~
/ 1
3 n1 ~ 2 35644 18016 0 0 ~
/ 1
3 N25 ~ 2 38884 19530 0 0 ~
/ 1
3 n6 ~ 2 36564 18048 0 0 ~
/ 1
3 n47 ~ 2 38004 18016 0 0 ~
/ 1
3 n45 ~ 2 38284 19530 0 0 ~
/ 1
3 counter_state_1_port ~ 2 38044 19004 0 0 ~
/ 1
3 n48 ~ 2 37924 18574 0 0 ~
/ 1
3 n33 ~ 2 37724 18048 0 0 ~
/ 1
3 n28_port ~ 2 38204 19036 0 0 ~
/ 1
3 n29 ~ 2 37724 18574 0 0 ~
/ 1
3 n41 ~ 2 37524 19738 0 0 ~
/ 1
3 mem_addr_enable ~ 2 38324 19036 0 0 ~
/ 1
3 n42 ~ 2 38604 19004 0 0 ~
/ 1
3 n30 ~ 2 38284 19036 0 0 ~
/ 1
3 n39 ~ 2 38644 18574 0 0 ~
/ 1
3 N27 ~ 2 38444 18542 0 0 ~
/ 1
3 counter_state_2_port ~ 2 37444 19562 0 0 ~
/ 1
3 n3 ~ 2 36364 18016 0 0 ~
/ 1
3 N28 ~ 2 36164 18016 0 0 ~
/ 1
3 n34 ~ 2 37604 18016 0 0 ~
/ 1
3 counter_state_3_port ~ 2 36964 18016 0 0 ~
/ 1
3 n44 ~ 2 38524 19004 0 0 ~
/ 1
3 n5 ~ 2 36524 18016 0 0 ~
/ 1
3 n10 ~ 2 35524 18048 0 0 ~
/ 1
3 counter_state_4_port ~ 2 37684 18542 0 0 ~
/ 1
3 n43 ~ 2 38884 18016 0 0 ~
/ 1
3 counter_state_0_port ~ 2 38084 19004 0 0 ~
/ 1
3 n36 ~ 2 38084 18574 0 0 ~
/ 1
3 N24 ~ 2 37964 19530 0 0 ~
_I0/chip/vga_controller/sync vga_sync 0
pos_x_in_7_0_4 2 28238 14870
/ 0
pos_x_in_7_0_3 2 28198 15780
/ 0
pos_x_in_7_0_5 2 27838 15780
/ 0
pos_y_in_9_0_3 2 26798 15500
/ 0
pos_y_in_9_0_9 2 26798 15532
/ 0
pos_y_in_9_0_1 2 26798 15604
/ 0
pos_y_in_9_0_2 2 26798 15006
/ 0
pos_y_in_9_0_4 2 26798 15078
/ 0
pos_y_in_9_0_5 2 28118 15780
/ 0
pos_y_in_9_0_7 2 28078 14870
/ 0
rst 2 28558 15150
/ 0
vdd 2 26958 15325
/ 0
vss 2 26958 15819
/ 0
pos_x_in_7_0_2 3 28398 15780
/ 0
pos_x_in_7_0_6 3 27958 15780
/ 0
pos_x_in_7_0_7 3 27798 15780
/ 0
pos_y_in_9_0_6 3 28078 15780
/ 0
pos_y_in_9_0_8 3 28038 14870
/ 0
h_sync_out 3 27958 14870
/ 0
v_sync_out 3 27758 15780
/ 0
clk 3 27318 14870
/ 1
3 n11 ~ 2 26924 15084 0 0 ~
/ 1
3 n15 ~ 2 27884 15610 0 0 ~
/ 1
3 n18 ~ 2 28324 15650 0 0 ~
/ 1
3 n20 ~ 2 27044 15578 0 0 ~
/ 1
3 n16 ~ 2 28004 15610 0 0 ~
/ 1
3 n14 ~ 2 26924 15578 0 0 ~
/ 1
3 n17 ~ 2 28364 15012 0 0 ~
/ 1
3 n13 ~ 2 27044 15084 0 0 ~
/ 1
3 n4 ~ 2 27924 15578 0 0 ~
/ 1
3 n12 ~ 2 27004 15052 0 0 ~
/ 1
3 n19 ~ 2 26964 15578 0 0 ~
_I0/chip/vga_controller/score_check vga_score_check 0
pos_x_in_7_0_3 2 26478 15676
/ 0
pos_y_in_9_0_4 2 25598 14870
/ 0
pos_x_in_7_0_6 2 25998 15780
/ 0
pos_x_in_7_0_1 2 26198 14870
/ 0
vdd 2 24478 15325
/ 0
vss 2 24478 14831
/ 0
rst 2 24478 15604
/ 0
clk 2 24478 15676
/ 0
pos_x_in_7_0_0 3 25238 14870
/ 0
pos_y_in_9_0_5 3 25558 14870
/ 0
pos_y_in_9_0_6 3 25398 15780
/ 0
pos_y_in_9_0_7 3 25798 14870
/ 0
pos_y_in_9_0_8 3 25838 15780
/ 0
pos_y_in_9_0_9 3 25678 14870
/ 0
pos_x_in_7_0_2 3 26238 14870
/ 0
pos_x_in_7_0_7 3 25278 15780
/ 0
pos_x_in_7_0_5 3 25478 14870
/ 0
pos_x_in_7_0_4 3 25438 14870
/ 0
in_score_out 3 25198 15780
/ 0
end_score_line_out 3 25198 14870
/ 1
3 n27 ~ 2 26004 15052 0 0 ~
/ 1
3 n28 ~ 2 25644 15052 0 0 ~
/ 1
3 n23 ~ 2 25564 15578 0 0 ~
/ 1
3 n22 ~ 2 26124 15610 0 0 ~
/ 1
3 n15_port ~ 2 25364 15578 0 0 ~
/ 1
3 n19 ~ 2 26324 15084 0 0 ~
/ 1
3 n14 ~ 2 25604 15610 0 0 ~
/ 1
3 n21 ~ 2 25364 15084 0 0 ~
/ 1
3 n30 ~ 2 26284 15578 0 0 ~
/ 1
3 n25 ~ 2 25804 15650 0 0 ~
/ 1
3 n24 ~ 2 25764 15084 0 0 ~
/ 1
3 n26 ~ 2 25684 15610 0 0 ~
/ 1
3 n20 ~ 2 26204 15610 0 0 ~
/ 1
3 N18 ~ 2 24684 15786 0 0 ~
/ 1
3 n16 ~ 2 25244 15578 0 0 ~
/ 1
3 n29 ~ 2 25444 15610 0 0 ~
/ 1
3 n17 ~ 2 26044 15610 0 0 ~
/ 1
3 N15 ~ 2 24684 14876 0 0 ~
/ 1
3 n18_port ~ 2 26404 15052 0 0 ~
_I0/chip/vga_controller/np_check vga_np_check 0
pos_y_in_9_0_8 2 29758 13882
/ 0
pos_x_in_7_0_1 2 30958 13882
/ 0
pos_x_in_7_0_4 2 28758 14480
/ 0
pos_x_in_7_0_2 2 31118 14720
/ 0
pos_x_in_7_0_7 2 28758 14616
/ 0
pos_x_in_7_0_5 2 28758 14512
/ 0
pos_x_in_7_0_6 2 31118 14226
/ 0
in_np_out 2 31118 14162
/ 0
vdd 2 30118 14337
/ 0
vss 2 30118 14831
/ 0
end_np_line_out 2 31118 14512
/ 0
pos_y_in_9_0_9 3 29718 13882
/ 0
pos_y_in_9_0_4 3 29518 13882
/ 0
pos_y_in_9_0_6 3 29438 14792
/ 0
pos_y_in_9_0_5 3 29398 14792
/ 0
pos_y_in_9_0_7 3 29398 13882
/ 0
pos_x_in_7_0_0 3 30878 13882
/ 0
pos_x_in_7_0_3 3 29198 14792
/ 0
rst 3 30478 14792
/ 0
clk 3 30158 13882
/ 1
3 n25 ~ 2 31004 14590 0 0 ~
/ 1
3 n29 ~ 2 29644 14622 0 0 ~
/ 1
3 n21 ~ 2 29084 14064 0 0 ~
/ 1
3 n27 ~ 2 31084 14064 0 0 ~
/ 1
3 n34 ~ 2 28844 14622 0 0 ~
/ 1
3 n19 ~ 2 29004 14064 0 0 ~
/ 1
3 n22 ~ 2 29204 14064 0 0 ~
/ 1
3 n33 ~ 2 28804 14622 0 0 ~
/ 1
3 n15_port ~ 2 29884 14064 0 0 ~
/ 1
3 N18 ~ 2 29964 14096 0 0 ~
/ 1
3 n23 ~ 2 29364 14590 0 0 ~
/ 1
3 n26 ~ 2 31084 14622 0 0 ~
/ 1
3 n28 ~ 2 29724 14622 0 0 ~
/ 1
3 n30 ~ 2 29684 14064 0 0 ~
/ 1
3 n31 ~ 2 29524 14590 0 0 ~
/ 1
3 n14 ~ 2 30084 14590 0 0 ~
/ 1
3 n35 ~ 2 29164 14622 0 0 ~
/ 1
3 n20 ~ 2 28804 14064 0 0 ~
/ 1
3 N15 ~ 2 31124 14590 0 0 ~
/ 1
3 n36 ~ 2 29604 14064 0 0 ~
/ 1
3 n17 ~ 2 29324 14064 0 0 ~
/ 1
3 n32 ~ 2 30964 14622 0 0 ~
/ 1
3 n24 ~ 2 29284 14590 0 0 ~
/ 1
3 n18_port ~ 2 28884 14096 0 0 ~
/ 1
3 n16 ~ 2 29924 14096 0 0 ~
_I0/chip/vga_controller/triggers vga_triggers 0
pos_x_in_7_0_7 2 31518 12186
/ 0
pos_y_in_9_0_3 2 30118 11906
/ 0
pos_y_in_9_0_0 2 30038 11906
/ 0
pos_y_in_9_0_7 2 30038 12816
/ 0
pos_y_in_9_0_6 2 29958 12816
/ 0
pos_x_in_7_0_4 2 31518 12440
/ 0
vdd 2 29118 12361
/ 0
vss 2 29118 12855
/ 0
rst 2 28518 12218
/ 0
clk 2 28518 12010
/ 0
pos_y_in_9_0_1 3 30998 11906
/ 0
pos_x_in_7_0_6 3 30958 12816
/ 0
pos_y_in_9_0_5 3 30078 11906
/ 0
pos_y_in_9_0_8 3 29998 12816
/ 0
pos_x_in_7_0_3 3 31238 11906
/ 0
pos_x_in_7_0_2 3 31158 11906
/ 0
pos_x_in_7_0_0 3 31118 11906
/ 0
pos_x_in_7_0_1 3 31078 12816
/ 0
pos_x_in_7_0_5 3 31438 12816
/ 0
pos_y_in_9_0_4 3 30318 12816
/ 0
pos_y_in_9_0_9 3 30278 12816
/ 0
pos_y_in_9_0_2 3 30238 11906
/ 0
new_frame_out 3 29998 11906
/ 0
new_line_out 3 29278 11906
/ 0
end_frame_out 3 29878 12816
/ 1
3 n30 ~ 2 31284 12614 0 0 ~
/ 1
3 n38 ~ 2 30164 12646 0 0 ~
/ 1
3 n18 ~ 2 28684 12646 0 0 ~
/ 1
3 n27 ~ 2 30844 12646 0 0 ~
/ 1
3 n31 ~ 2 30724 12120 0 0 ~
/ 1
3 n29 ~ 2 31364 12646 0 0 ~
/ 1
3 n33 ~ 2 31204 12120 0 0 ~
/ 1
3 n26 ~ 2 30924 12646 0 0 ~
/ 1
3 n36 ~ 2 30204 12646 0 0 ~
/ 1
3 n37 ~ 2 30124 12646 0 0 ~
/ 1
3 n24 ~ 2 31164 12614 0 0 ~
/ 1
3 n40 ~ 2 30804 12614 0 0 ~
/ 1
3 n41 ~ 2 30604 12646 0 0 ~
/ 1
3 n23 ~ 2 30364 12614 0 0 ~
/ 1
3 n25 ~ 2 31524 12614 0 0 ~
/ 1
3 n32 ~ 2 30524 12614 0 0 ~
/ 1
3 n21 ~ 2 30244 12088 0 0 ~
/ 1
3 n34 ~ 2 30684 12088 0 0 ~
/ 1
3 n39 ~ 2 30644 12646 0 0 ~
/ 1
3 new_line_new ~ 2 28604 12614 0 0 ~
/ 1
3 n22 ~ 2 30524 12088 0 0 ~
/ 1
3 n28 ~ 2 30884 12646 0 0 ~
/ 1
3 new_frame_new ~ 2 28964 12614 0 0 ~
/ 1
3 n35 ~ 2 30484 12646 0 0 ~
/ 1
3 end_frame_new ~ 2 30844 12120 0 0 ~
/ 1
3 n20 ~ 2 28924 12646 0 0 ~
/ 1
3 n19 ~ 2 28884 12614 0 0 ~
_I0/chip/vga_controller/read_and_output vga_read 0
h_sync_out 2 38558 12504
/ 0
vdd 2 36878 12361
/ 0
vss 2 36878 12855
/ 0
rst 2 34598 12640
/ 0
clk 2 34598 12010
/ 0
data_in 3 38398 12816
/ 0
blue_out 3 36118 11906
/ 0
green_out 3 36878 12816
/ 0
red_out 3 36118 12816
/ 0
v_sync_out 3 36878 11906
/ 0
in_score_in 3 34798 12816
/ 0
in_np_in 3 37838 11906
/ 0
in_field_in 3 34798 11906
/ 0
v_sync_in 3 37078 11906
/ 0
h_sync_in 3 37078 12816
/ 1
3 in_np_buf ~ 2 38524 12120 0 0 ~
/ 1
3 h_sync_buf ~ 2 37844 12822 0 0 ~
/ 1
3 n3 ~ 2 38524 12646 0 0 ~
/ 1
3 v_sync_buf ~ 2 36324 11912 0 0 ~
/ 1
3 in_field_buf ~ 2 38444 12120 0 0 ~
/ 1
3 red_next ~ 2 36324 12822 0 0 ~
/ 1
3 in_score_buf ~ 2 35324 12614 0 0 ~
/ 1
3 n1 ~ 2 38564 12646 0 0 ~
_I0/chip/vga_controller/score_translation/mem_addr_counter vga_counter_3bit 0
en 2 26438 12250
/ 0
rst_ext 2 26318 11906
/ 0
rst 2 26438 12186
/ 0
vdd 2 25358 12361
/ 0
vss 2 25358 12855
/ 0
clk 2 24518 12504
/ 0
val_2_0_0 2 26438 12712
/ 0
val_2_0_2 2 25358 11906
/ 0
val_2_0_1 3 26398 11906
/ 1
3 n9 ~ 2 26204 12088 0 0 ~
/ 1
3 n5 ~ 2 25484 12048 0 0 ~
/ 1
3 n11 ~ 2 26244 12646 0 0 ~
/ 1
3 n7 ~ 2 25364 12614 0 0 ~
/ 1
3 n12 ~ 2 25524 12088 0 0 ~
/ 1
3 n10 ~ 2 26204 12614 0 0 ~
/ 1
3 n6 ~ 2 24524 12614 0 0 ~
/ 1
3 n8 ~ 2 25444 12614 0 0 ~
_I0/chip/vga_controller/score_translation vga_score_trans 0
rst 2 24518 13070
/ 0
clk 2 24518 12504
/ 0
mem_addr_out_7_0_3 2 25358 12855
/ 0
mem_addr_out_7_0_5 2 25358 12855
/ 0
mem_addr_out_7_0_6 2 25358 12855
/ 0
mem_addr_out_7_0_4 2 25358 12361
/ 0
mem_addr_out_7_0_7 2 25358 12361
/ 0
vdd 2 24518 12361
/ 0
end_score_line_in 3 27478 13804
/ 0
end_frame_in 3 26318 11906
/ 0
mem_addr_out_7_0_0 3 26158 11906
/ 0
mem_addr_out_7_0_1 3 26398 11906
/ 0
mem_addr_out_7_0_2 3 25358 11906
/ 0
vss 3 25398 11906
/ 1
3 n1 ~ 2 26364 13634 0 0 ~
/ 1
3 n5 ~ 2 26204 13076 0 0 ~
/ 1
3 n29 ~ 2 27644 12646 0 0 ~
/ 1
3 n30 ~ 2 27204 12614 0 0 ~
/ 1
3 N20 ~ 2 27964 12120 0 0 ~
/ 1
3 N22 ~ 2 27324 13108 0 0 ~
/ 1
3 n34 ~ 2 27724 13108 0 0 ~
/ 1
3 n4 ~ 2 26604 12614 0 0 ~
/ 1
3 n36 ~ 2 27244 13076 0 0 ~
/ 1
3 n41 ~ 2 27524 13076 0 0 ~
/ 1
3 N19 ~ 2 27004 13108 0 0 ~
/ 1
3 n33 ~ 2 27844 13634 0 0 ~
/ 1
3 mem_addr_enable ~ 2 26444 12256 0 0 ~
/ 1
3 n35 ~ 2 27644 13108 0 0 ~
/ 1
3 n7 ~ 2 28044 12646 0 0 ~
/ 1
3 n39 ~ 2 27444 12088 0 0 ~
/ 1
3 n9 ~ 2 26524 13634 0 0 ~
/ 1
3 n40 ~ 2 27364 11912 0 0 ~
/ 1
3 n8 ~ 2 25484 12900 0 0 ~
/ 1
3 n6 ~ 2 25484 13810 0 0 ~
/ 1
3 n31 ~ 2 27244 13634 0 0 ~
/ 1
3 n44 ~ 2 28084 13602 0 0 ~
/ 1
3 n28 ~ 2 27324 12646 0 0 ~
/ 1
3 n2 ~ 2 26244 13602 0 0 ~
/ 1
3 n42 ~ 2 27924 13076 0 0 ~
/ 1
3 n38 ~ 2 28084 13076 0 0 ~
/ 1
3 counter_state_3_port ~ 2 27084 13076 0 0 ~
/ 1
3 n3 ~ 2 27444 13634 0 0 ~
/ 1
3 counter_state_1_port ~ 2 26764 13634 0 0 ~
/ 1
3 n27 ~ 2 28044 13076 0 0 ~
/ 1
3 N21 ~ 2 27524 12120 0 0 ~
/ 1
3 n45 ~ 2 27804 11912 0 0 ~
/ 1
3 n32 ~ 2 27164 12646 0 0 ~
/ 1
3 n37 ~ 2 27484 12646 0 0 ~
/ 1
3 N23 ~ 2 26324 13634 0 0 ~
/ 1
3 n43 ~ 2 27444 13076 0 0 ~
/ 1
3 n10 ~ 2 26964 12614 0 0 ~
/ 1
3 counter_state_2_port ~ 2 26844 13634 0 0 ~
/ 1
3 counter_state_0_port ~ 2 26764 13076 0 0 ~
/ 1
3 counter_state_4_port ~ 2 27084 13634 0 0 ~
_I0/chip/vga_controller/field_check vga_field_check 0
end_field_line_out 2 31078 15676
/ 0
vss 2 30118 15819
/ 0
vdd 2 30118 15325
/ 0
pos_x_in_7_0_6 2 31078 14910
/ 0
pos_y_in_9_0_9 2 31078 15182
/ 0
pos_x_in_7_0_7 2 31078 15150
/ 0
pos_x_in_7_0_5 2 31078 15214
/ 0
pos_x_in_7_0_0 2 29358 15780
/ 0
pos_x_in_7_0_2 2 29398 15780
/ 0
pos_y_in_9_0_7 2 28838 15604
/ 0
pos_y_in_9_0_8 2 28838 15118
/ 0
pos_y_in_9_0_4 2 29158 14870
/ 0
rst 3 30198 15780
/ 0
clk 3 29638 14870
/ 0
in_field_out 3 30278 14870
/ 0
pos_x_in_7_0_4 3 30558 14870
/ 0
pos_x_in_7_0_1 3 29318 15780
/ 0
pos_x_in_7_0_3 3 29958 15780
/ 0
pos_y_in_9_0_6 3 29238 15780
/ 0
pos_y_in_9_0_5 3 29118 14870
/ 1
3 n31 ~ 2 29124 15578 0 0 ~
/ 1
3 n16 ~ 2 29644 15610 0 0 ~
/ 1
3 n25 ~ 2 30924 15084 0 0 ~
/ 1
3 n26 ~ 2 29804 15610 0 0 ~
/ 1
3 n19 ~ 2 30724 15084 0 0 ~
/ 1
3 n34 ~ 2 29564 15084 0 0 ~
/ 1
3 n32 ~ 2 29084 15610 0 0 ~
/ 1
3 n21 ~ 2 29364 15052 0 0 ~
/ 1
3 n20 ~ 2 29484 15578 0 0 ~
/ 1
3 n28 ~ 2 28884 15610 0 0 ~
/ 1
3 n29 ~ 2 29004 15052 0 0 ~
/ 1
3 n30 ~ 2 29044 15610 0 0 ~
/ 1
3 n27 ~ 2 29884 15610 0 0 ~
/ 1
3 n17 ~ 2 29684 15610 0 0 ~
/ 1
3 n33 ~ 2 29484 15084 0 0 ~
/ 1
3 N15 ~ 2 30124 15578 0 0 ~
/ 1
3 n18 ~ 2 29724 15610 0 0 ~
/ 1
3 n23 ~ 2 29924 15578 0 0 ~
/ 1
3 n22 ~ 2 29324 15052 0 0 ~
/ 1
3 n24 ~ 2 29444 15578 0 0 ~
_I0/chip/vga_controller/counter/pos_x_counter vga_counter_8bit 0
val_7_0_5 2 27478 19692
/ 0
val_7_0_4 2 30478 18672
/ 0
val_7_0_2 2 30478 18146
/ 0
clk 2 27478 18894
/ 0
vss 2 27718 18783
/ 0
vdd 2 27718 19277
/ 0
rst_ext 2 27798 17834
/ 0
en 2 27478 19420
/ 0
val_7_0_7 3 29958 19732
/ 0
val_7_0_6 3 28478 17834
/ 0
val_7_0_3 3 27958 19732
/ 0
val_7_0_1 3 29438 17834
/ 0
val_7_0_0 3 28638 19732
/ 0
rst 3 27758 17834
/ 1
3 n41 ~ 2 28604 19562 0 0 ~
/ 1
3 n28 ~ 2 27844 18048 0 0 ~
/ 1
3 n33 ~ 2 30364 19602 0 0 ~
/ 1
3 n23 ~ 2 28804 18964 0 0 ~
/ 1
3 n29 ~ 2 29284 18048 0 0 ~
/ 1
3 n20 ~ 2 27484 18542 0 0 ~
/ 1
3 n40 ~ 2 27804 19562 0 0 ~
/ 1
3 n35 ~ 2 27684 19004 0 0 ~
/ 1
3 n25 ~ 2 28764 18542 0 0 ~
/ 1
3 n39 ~ 2 27964 19530 0 0 ~
/ 1
3 n37 ~ 2 27644 18016 0 0 ~
/ 1
3 n22 ~ 2 30044 19562 0 0 ~
/ 1
3 n36 ~ 2 27884 18048 0 0 ~
/ 1
3 n32 ~ 2 28644 19530 0 0 ~
/ 1
3 n26 ~ 2 27724 19036 0 0 ~
/ 1
3 n19 ~ 2 29124 19530 0 0 ~
/ 1
3 n34 ~ 2 29124 19004 0 0 ~
/ 1
3 n21 ~ 2 27604 19602 0 0 ~
/ 1
3 n30 ~ 2 29084 18016 0 0 ~
/ 1
3 n31 ~ 2 28164 19562 0 0 ~
/ 1
3 n24 ~ 2 28124 19602 0 0 ~
/ 1
3 n38 ~ 2 27964 18048 0 0 ~
/ 1
3 n42 ~ 2 28844 18542 0 0 ~
_I0/chip/vga_controller/counter/resets vga_counter_resets 0
vss 2 29198 16807
/ 0
vdd 2 29198 16313
/ 0
pos_y_9_0_4 2 28918 16768
/ 0
pos_y_9_0_1 2 27998 16592
/ 0
pos_y_9_0_2 2 28078 16768
/ 0
pos_y_9_0_6 2 29758 16768
/ 0
pos_y_9_0_8 2 29798 16352
/ 0
pos_y_9_0_7 2 29838 16768
/ 0
pos_y_9_0_3 2 29958 16768
/ 0
pos_x_7_0_7 2 30118 16664
/ 0
pos_x_7_0_6 2 30078 16768
/ 0
pos_x_7_0_1 2 28438 16768
/ 0
pos_x_7_0_4 2 28678 16768
/ 0
pos_y_reset 3 29278 16768
/ 0
pos_y_enable 3 29398 16768
/ 0
pos_y_9_0_9 3 28878 16768
/ 0
pos_y_9_0_0 3 28158 16768
/ 0
pos_y_9_0_5 3 29918 16768
/ 0
pos_x_reset 3 29558 16768
/ 0
pos_x_7_0_2 3 28398 16352
/ 0
pos_x_7_0_5 3 28638 16768
/ 0
pos_x_7_0_3 3 28998 16768
/ 0
pos_x_7_0_0 3 29118 16768
/ 1
3 n29 ~ 2 28484 16598 0 0 ~
/ 1
3 n31 ~ 2 29044 16598 0 0 ~
/ 1
3 n24 ~ 2 28964 16598 0 0 ~
/ 1
3 n25 ~ 2 28204 16598 0 0 ~
/ 1
3 n19 ~ 2 29484 16598 0 0 ~
/ 1
3 n21 ~ 2 29644 16598 0 0 ~
/ 1
3 n28 ~ 2 28324 16598 0 0 ~
/ 1
3 n20 ~ 2 29604 16598 0 0 ~
/ 1
3 n27 ~ 2 28284 16598 0 0 ~
/ 1
3 n17 ~ 2 29444 16598 0 0 ~
/ 1
3 n23 ~ 2 28124 16566 0 0 ~
/ 1
3 n22 ~ 2 28844 16566 0 0 ~
/ 1
3 n26 ~ 2 28244 16598 0 0 ~
/ 1
3 n18 ~ 2 29244 16598 0 0 ~
/ 1
3 n30 ~ 2 28564 16598 0 0 ~
_I0/chip/vga_controller/counter/pos_y_counter vga_counter_10bit 0
val_9_0_9 2 24358 18744
/ 0
val_9_0_8 2 27438 18146
/ 0
val_9_0_7 2 27438 19452
/ 0
val_9_0_6 2 24358 19030
/ 0
val_9_0_4 2 27438 17476
/ 0
val_9_0_3 2 24358 17054
/ 0
val_9_0_2 2 27438 17684
/ 0
val_9_0_1 2 27438 18640
/ 0
val_9_0_0 2 27438 18704
/ 0
clk 2 24358 17684
/ 0
vss 2 25238 18783
/ 0
vdd 2 25238 18289
/ 0
rst 2 24358 18464
/ 0
rst_ext 2 24358 18400
/ 0
val_9_0_5 3 24878 19732
/ 0
en 3 26318 19732
/ 1
3 n52 ~ 2 27444 17586 0 0 ~
/ 1
3 n44 ~ 2 24644 19004 0 0 ~
/ 1
3 n25 ~ 2 26164 19602 0 0 ~
/ 1
3 n32 ~ 2 25164 17976 0 0 ~
/ 1
3 n39 ~ 2 25364 17028 0 0 ~
/ 1
3 n40 ~ 2 24724 17028 0 0 ~
/ 1
3 n27 ~ 2 25004 18964 0 0 ~
/ 1
3 n37 ~ 2 27124 17586 0 0 ~
/ 1
3 n26 ~ 2 24364 19530 0 0 ~
/ 1
3 n34 ~ 2 24964 18542 0 0 ~
/ 1
3 n28 ~ 2 25484 16988 0 0 ~
/ 1
3 n51 ~ 2 25284 19004 0 0 ~
/ 1
3 n23 ~ 2 24364 17554 0 0 ~
/ 1
3 n29 ~ 2 24484 16988 0 0 ~
/ 1
3 n47 ~ 2 26564 19036 0 0 ~
/ 1
3 n50 ~ 2 25684 19036 0 0 ~
/ 1
3 n30 ~ 2 26324 18542 0 0 ~
/ 1
3 n43 ~ 2 25884 19036 0 0 ~
/ 1
3 n24 ~ 2 24764 17976 0 0 ~
/ 1
3 n41 ~ 2 27404 17586 0 0 ~
/ 1
3 n31 ~ 2 26564 16988 0 0 ~
/ 1
3 n45 ~ 2 26844 19004 0 0 ~
/ 1
3 n48 ~ 2 25604 19036 0 0 ~
/ 1
3 n38 ~ 2 24644 17028 0 0 ~
/ 1
3 n36 ~ 2 26604 17028 0 0 ~
/ 1
3 n46 ~ 2 26444 19036 0 0 ~
/ 1
3 n49 ~ 2 25644 19004 0 0 ~
/ 1
3 n35 ~ 2 27324 17060 0 0 ~
/ 1
3 n42 ~ 2 26484 19004 0 0 ~
/ 1
3 n53 ~ 2 25324 18542 0 0 ~
_I0/chip/vga_controller/counter vga_counter 0
pos_x_out_7_0_6 2 30478 16728
/ 0
pos_x_out_7_0_4 2 30478 18672
/ 0
pos_y_out_9_0_9 2 24358 18744
/ 0
pos_y_out_9_0_6 2 24358 19030
/ 0
pos_y_out_9_0_4 2 28918 16352
/ 0
pos_y_out_9_0_3 2 24358 17054
/ 0
clk 2 24358 17684
/ 0
rst 2 24358 18464
/ 0
vdd 2 24358 19277
/ 0
vss 2 27718 18783
/ 0
pos_x_out_7_0_7 3 29958 19732
/ 0
pos_x_out_7_0_5 3 27518 19732
/ 0
pos_x_out_7_0_3 3 27958 19732
/ 0
pos_x_out_7_0_2 3 28398 16352
/ 0
pos_x_out_7_0_1 3 28398 19732
/ 0
pos_x_out_7_0_0 3 28638 19732
/ 0
pos_y_out_9_0_8 3 29798 16352
/ 0
pos_y_out_9_0_7 3 26038 19732
/ 0
pos_y_out_9_0_5 3 24878 19732
/ 0
pos_y_out_9_0_2 3 28078 16352
/ 0
pos_y_out_9_0_1 3 27278 19732
/ 0
pos_y_out_9_0_0 3 28158 16352
/ 1
3 pos_x_reset ~ 3 29564 16774 0 0 ~
/ 1
3 pos_y_enable ~ 3 26324 19738 0 0 ~
/ 1
3 pos_y_reset ~ 2 24364 18406 0 0 ~
/ 1
3 X_Logic1_port ~ 2 27484 19426 0 0 ~
_I0/chip/vga_controller/field_translation/mem_addr_counter vga_counter_8bitset 0
en 2 34838 17222
/ 0
di_7_0_5 2 31358 15500
/ 0
di_7_0_4 2 31358 15046
/ 0
di_7_0_3 2 31358 15604
/ 0
di_7_0_1 2 34838 15500
/ 0
set 2 34838 17126
/ 0
vdd 2 33118 17301
/ 0
vss 2 33118 16807
/ 0
clk 2 31358 16918
/ 0
val_7_0_1 2 34118 17756
/ 0
val_7_0_3 2 31358 16274
/ 0
val_7_0_4 2 31358 16592
/ 0
val_7_0_5 2 34838 16456
/ 0
di_7_0_7 3 33998 17756
/ 0
di_7_0_6 3 32478 14870
/ 0
di_7_0_2 3 32118 14870
/ 0
di_7_0_0 3 33238 14870
/ 0
rst_ext 3 32238 14870
/ 0
rst 3 32198 14870
/ 0
val_7_0_0 3 32718 17756
/ 0
val_7_0_2 3 33758 17756
/ 0
val_7_0_6 3 33838 14870
/ 0
val_7_0_7 3 33838 17756
/ 1
3 n80 ~ 2 34084 17028 0 0 ~
/ 1
3 n39 ~ 2 33004 15610 0 0 ~
/ 1
3 n42 ~ 2 34364 17554 0 0 ~
/ 1
3 n69 ~ 2 32004 15610 0 0 ~
/ 1
3 n85 ~ 2 34404 15084 0 0 ~
/ 1
3 n57 ~ 2 32404 17028 0 0 ~
/ 1
3 n58 ~ 2 32964 17028 0 0 ~
/ 1
3 n83 ~ 2 34164 15084 0 0 ~
/ 1
3 n47 ~ 2 32764 15578 0 0 ~
/ 1
3 n48 ~ 2 32204 15052 0 0 ~
/ 1
3 n63 ~ 2 31524 16598 0 0 ~
/ 1
3 n81 ~ 2 33884 15052 0 0 ~
/ 1
3 n75 ~ 2 32564 15052 0 0 ~
/ 1
3 n44 ~ 2 34284 17586 0 0 ~
/ 1
3 n71 ~ 2 34484 16040 0 0 ~
/ 1
3 n76 ~ 2 33644 15578 0 0 ~
/ 1
3 n52 ~ 2 33124 15052 0 0 ~
/ 1
3 n56 ~ 2 31484 15610 0 0 ~
/ 1
3 n82 ~ 2 34244 15084 0 0 ~
/ 1
3 n67 ~ 2 32444 17028 0 0 ~
/ 1
3 n65 ~ 2 32564 17554 0 0 ~
/ 1
3 n51 ~ 2 33084 15084 0 0 ~
/ 1
3 n54 ~ 2 34684 17060 0 0 ~
/ 1
3 n73 ~ 2 34524 15610 0 0 ~
/ 1
3 n84 ~ 2 33604 15052 0 0 ~
/ 1
3 n50 ~ 2 33164 15084 0 0 ~
/ 1
3 n59 ~ 2 32684 16598 0 0 ~
/ 1
3 n61 ~ 2 31364 17586 0 0 ~
/ 1
3 n38 ~ 2 33364 16566 0 0 ~
/ 1
3 n41 ~ 2 33284 16040 0 0 ~
/ 1
3 n64 ~ 2 32724 16566 0 0 ~
/ 1
3 n66 ~ 2 32284 17028 0 0 ~
/ 1
3 n37 ~ 2 32764 16598 0 0 ~
/ 1
3 n74 ~ 2 33404 15052 0 0 ~
/ 1
3 n78 ~ 2 34324 15610 0 0 ~
/ 1
3 n36 ~ 2 33124 17060 0 0 ~
/ 1
3 n79 ~ 2 34084 15578 0 0 ~
/ 1
3 n29 ~ 2 33004 17554 0 0 ~
/ 1
3 n33 ~ 2 31644 16566 0 0 ~
/ 1
3 n32 ~ 2 31444 17586 0 0 ~
/ 1
3 n31 ~ 2 31364 17060 0 0 ~
/ 1
3 n34 ~ 2 33404 16566 0 0 ~
/ 1
3 n60 ~ 2 31524 16040 0 0 ~
/ 1
3 n70 ~ 2 34244 15610 0 0 ~
/ 1
3 n43 ~ 2 34684 17586 0 0 ~
/ 1
3 n77 ~ 2 33564 15610 0 0 ~
/ 1
3 n72 ~ 2 34284 16040 0 0 ~
/ 1
3 n62 ~ 2 31484 15052 0 0 ~
/ 1
3 n30 ~ 2 31564 17554 0 0 ~
/ 1
3 n35 ~ 2 34724 17586 0 0 ~
/ 1
3 n55 ~ 2 32884 17060 0 0 ~
/ 1
3 n49 ~ 2 34044 17554 0 0 ~
/ 1
3 n45 ~ 2 34604 16072 0 0 ~
/ 1
3 n87 ~ 2 32804 16598 0 0 ~
/ 1
3 n86 ~ 2 34284 16566 0 0 ~
/ 1
3 n68 ~ 2 34684 16566 0 0 ~
/ 1
3 n53 ~ 2 34524 16072 0 0 ~
/ 1
3 n40 ~ 2 34324 16598 0 0 ~
/ 1
3 n46 ~ 2 34404 17028 0 0 ~
_I0/chip/vga_controller/np_translation/mem_addr_counter vga_counter_8bitset 0
en 2 38878 17222
/ 0
di_7_0_5 2 35398 15500
/ 0
di_7_0_4 2 35398 15046
/ 0
di_7_0_3 2 35398 15604
/ 0
di_7_0_1 2 38878 15500
/ 0
set 2 38878 17126
/ 0
vdd 2 37158 17301
/ 0
vss 2 37158 16807
/ 0
clk 2 35398 16918
/ 0
val_7_0_1 2 38158 17756
/ 0
val_7_0_3 2 35398 16274
/ 0
val_7_0_4 2 35398 16592
/ 0
val_7_0_5 2 38878 16456
/ 0
di_7_0_7 3 38038 17756
/ 0
di_7_0_6 3 36518 14870
/ 0
di_7_0_2 3 36158 14870
/ 0
di_7_0_0 3 37278 14870
/ 0
rst_ext 3 36278 14870
/ 0
rst 3 36238 14870
/ 0
val_7_0_0 3 36758 17756
/ 0
val_7_0_2 3 37798 17756
/ 0
val_7_0_6 3 37878 14870
/ 0
val_7_0_7 3 37878 17756
/ 1
3 n80 ~ 2 38124 17028 0 0 ~
/ 1
3 n39 ~ 2 37044 15610 0 0 ~
/ 1
3 n42 ~ 2 38404 17554 0 0 ~
/ 1
3 n69 ~ 2 36044 15610 0 0 ~
/ 1
3 n85 ~ 2 38444 15084 0 0 ~
/ 1
3 n57 ~ 2 36444 17028 0 0 ~
/ 1
3 n58 ~ 2 37004 17028 0 0 ~
/ 1
3 n83 ~ 2 38204 15084 0 0 ~
/ 1
3 n47 ~ 2 36804 15578 0 0 ~
/ 1
3 n48 ~ 2 36244 15052 0 0 ~
/ 1
3 n63 ~ 2 35564 16598 0 0 ~
/ 1
3 n81 ~ 2 37924 15052 0 0 ~
/ 1
3 n75 ~ 2 36604 15052 0 0 ~
/ 1
3 n44 ~ 2 38324 17586 0 0 ~
/ 1
3 n71 ~ 2 38524 16040 0 0 ~
/ 1
3 n76 ~ 2 37684 15578 0 0 ~
/ 1
3 n52 ~ 2 37164 15052 0 0 ~
/ 1
3 n56 ~ 2 35524 15610 0 0 ~
/ 1
3 n82 ~ 2 38284 15084 0 0 ~
/ 1
3 n67 ~ 2 36484 17028 0 0 ~
/ 1
3 n65 ~ 2 36604 17554 0 0 ~
/ 1
3 n51 ~ 2 37124 15084 0 0 ~
/ 1
3 n54 ~ 2 38724 17060 0 0 ~
/ 1
3 n73 ~ 2 38564 15610 0 0 ~
/ 1
3 n84 ~ 2 37644 15052 0 0 ~
/ 1
3 n50 ~ 2 37204 15084 0 0 ~
/ 1
3 n59 ~ 2 36724 16598 0 0 ~
/ 1
3 n61 ~ 2 35404 17586 0 0 ~
/ 1
3 n38 ~ 2 37404 16566 0 0 ~
/ 1
3 n41 ~ 2 37324 16040 0 0 ~
/ 1
3 n64 ~ 2 36764 16566 0 0 ~
/ 1
3 n66 ~ 2 36324 17028 0 0 ~
/ 1
3 n37 ~ 2 36804 16598 0 0 ~
/ 1
3 n74 ~ 2 37444 15052 0 0 ~
/ 1
3 n78 ~ 2 38364 15610 0 0 ~
/ 1
3 n36 ~ 2 37164 17060 0 0 ~
/ 1
3 n79 ~ 2 38124 15578 0 0 ~
/ 1
3 n29 ~ 2 37044 17554 0 0 ~
/ 1
3 n33 ~ 2 35684 16566 0 0 ~
/ 1
3 n32 ~ 2 35484 17586 0 0 ~
/ 1
3 n31 ~ 2 35404 17060 0 0 ~
/ 1
3 n34 ~ 2 37444 16566 0 0 ~
/ 1
3 n60 ~ 2 35564 16040 0 0 ~
/ 1
3 n70 ~ 2 38284 15610 0 0 ~
/ 1
3 n43 ~ 2 38724 17586 0 0 ~
/ 1
3 n77 ~ 2 37604 15610 0 0 ~
/ 1
3 n72 ~ 2 38324 16040 0 0 ~
/ 1
3 n62 ~ 2 35524 15052 0 0 ~
/ 1
3 n30 ~ 2 35604 17554 0 0 ~
/ 1
3 n35 ~ 2 38764 17586 0 0 ~
/ 1
3 n55 ~ 2 36924 17060 0 0 ~
/ 1
3 n49 ~ 2 38084 17554 0 0 ~
/ 1
3 n45 ~ 2 38644 16072 0 0 ~
/ 1
3 n87 ~ 2 36844 16598 0 0 ~
/ 1
3 n86 ~ 2 38324 16566 0 0 ~
/ 1
3 n68 ~ 2 38724 16566 0 0 ~
/ 1
3 n53 ~ 2 38564 16072 0 0 ~
/ 1
3 n40 ~ 2 38364 16598 0 0 ~
/ 1
3 n46 ~ 2 38444 17028 0 0 ~
_I0/chip/vga_controller/field_translation vga_field_trans 0
new_line_in 2 31358 14130
/ 0
new_frame_in 2 31358 14090
/ 0
vdd 2 33118 17301
/ 0
mem_addr_out_7_0_3 2 31358 16274
/ 0
mem_addr_out_7_0_4 2 31358 16592
/ 0
mem_addr_out_7_0_5 2 34838 16456
/ 0
mem_addr_reset_in_3_0_0 2 31358 15604
/ 0
mem_addr_reset_in_3_0_1 2 31358 15046
/ 0
mem_addr_reset_in_3_0_2 2 31358 15500
/ 0
clk 2 31358 16918
/ 0
in_field_in 3 32838 13882
/ 0
mem_addr_out_7_0_0 3 32718 17756
/ 0
mem_addr_out_7_0_1 3 34118 17756
/ 0
mem_addr_out_7_0_2 3 33758 17756
/ 0
mem_addr_out_7_0_6 3 32678 17756
/ 0
mem_addr_out_7_0_7 3 33838 17756
/ 0
mem_addr_reset_in_3_0_3 3 32478 13882
/ 0
vss 3 32958 17756
/ 0
rst 3 33438 13882
/ 1
3 N16 ~ 2 32404 14064 0 0 ~
/ 1
3 N17 ~ 2 31404 14622 0 0 ~
/ 1
3 n3 ~ 2 31484 14622 0 0 ~
/ 1
3 n5 ~ 2 33444 14064 0 0 ~
/ 1
3 counter_state_0_port ~ 2 33124 14064 0 0 ~
/ 1
3 N18 ~ 2 31604 14622 0 0 ~
/ 1
3 n18_port ~ 2 31644 14064 0 0 ~
/ 1
3 n6 ~ 2 32804 14798 0 0 ~
/ 1
3 n2 ~ 2 33564 14798 0 0 ~
/ 1
3 n20 ~ 2 34084 14096 0 0 ~
/ 1
3 n22 ~ 2 32164 14622 0 0 ~
/ 1
3 n21 ~ 2 31804 14622 0 0 ~
/ 1
3 n11 ~ 2 32444 14064 0 0 ~
/ 1
3 counter_state_1_port ~ 2 32364 14622 0 0 ~
/ 1
3 counter_state_2_port ~ 2 32004 14064 0 0 ~
/ 1
3 n19 ~ 2 33164 14064 0 0 ~
/ 1
3 n4 ~ 2 31804 14064 0 0 ~
/ 1
3 n1 ~ 2 34484 14064 0 0 ~
/ 1
3 n9 ~ 2 33764 14064 0 0 ~
/ 1
3 mem_addr_enable ~ 2 34844 17228 0 0 ~
/ 1
3 X_Logic0_port ~ 2 32604 14837 0 0 ~
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter vga_counter_4bit 0
rst_ext 2 33398 19198
/ 0
rst 2 33398 19102
/ 0
vdd 2 31878 19277
/ 0
vss 2 31878 18783
/ 0
val_3_0_2 2 33398 19596
/ 0
val_3_0_3 2 30758 19030
/ 0
en 3 32318 19732
/ 0
clk 3 32758 19732
/ 0
val_3_0_0 3 32638 18822
/ 0
val_3_0_1 3 32118 19732
/ 1
3 n12 ~ 2 31924 19562 0 0 ~
/ 1
3 n15 ~ 2 32364 19530 0 0 ~
/ 1
3 n17 ~ 2 33404 19036 0 0 ~
/ 1
3 n8 ~ 2 32084 19602 0 0 ~
/ 1
3 n14 ~ 2 32404 19530 0 0 ~
/ 1
3 n7 ~ 2 30764 19530 0 0 ~
/ 1
3 n10 ~ 2 31884 19036 0 0 ~
/ 1
3 n9 ~ 2 31044 19036 0 0 ~
/ 1
3 n13 ~ 2 33284 19004 0 0 ~
/ 1
3 n16 ~ 2 32484 19530 0 0 ~
/ 1
3 n11 ~ 2 31964 19036 0 0 ~
_I0/chip/vga_controller/field_translation_reset vga_field_trans_reset 0
end_field_line_in 2 34958 18464
/ 0
vdd 2 31878 19277
/ 0
vss 2 31878 18783
/ 0
mem_addr_reset_out_3_0_3 2 30758 19030
/ 0
rst 2 30758 18568
/ 0
mem_addr_reset_out_3_0_0 3 32398 19732
/ 0
mem_addr_reset_out_3_0_1 3 32118 19732
/ 0
mem_addr_reset_out_3_0_2 3 33438 19732
/ 0
end_frame_in 3 31958 17834
/ 0
clk 3 32758 19732
/ 1
3 n48 ~ 2 34364 19004 0 0 ~
/ 1
3 N28 ~ 2 34204 19004 0 0 ~
/ 1
3 n42 ~ 2 33884 18048 0 0 ~
/ 1
3 N27 ~ 2 31524 18574 0 0 ~
/ 1
3 n7 ~ 2 34004 19004 0 0 ~
/ 1
3 n32 ~ 2 34604 19004 0 0 ~
/ 1
3 N25 ~ 2 33084 18542 0 0 ~
/ 1
3 n1 ~ 2 31564 18574 0 0 ~
/ 1
3 n38 ~ 2 34444 18016 0 0 ~
/ 1
3 n47 ~ 2 34644 18016 0 0 ~
/ 1
3 n4 ~ 2 32284 18542 0 0 ~
/ 1
3 n3 ~ 2 32044 18016 0 0 ~
/ 1
3 n2 ~ 2 31604 18048 0 0 ~
/ 1
3 n9 ~ 2 32084 18574 0 0 ~
/ 1
3 n8 ~ 2 33564 19036 0 0 ~
/ 1
3 n5 ~ 2 33124 18016 0 0 ~
/ 1
3 counter_state_4_port ~ 2 34324 19004 0 0 ~
/ 1
3 n45 ~ 2 33764 18542 0 0 ~
/ 1
3 n30 ~ 2 33804 19036 0 0 ~
/ 1
3 n46 ~ 2 32924 18750 0 0 ~
/ 1
3 n35 ~ 2 34764 19036 0 0 ~
/ 1
3 N26 ~ 2 32684 18542 0 0 ~
/ 1
3 n34 ~ 2 34684 18574 0 0 ~
/ 1
3 n31 ~ 2 34484 19036 0 0 ~
/ 1
3 n40 ~ 2 32604 18574 0 0 ~
/ 1
3 n43 ~ 2 33804 18048 0 0 ~
/ 1
3 n10 ~ 2 30964 18750 0 0 ~
/ 1
3 n28_port ~ 2 34044 18750 0 0 ~
/ 1
3 counter_state_2_port ~ 2 32844 18048 0 0 ~
/ 1
3 n33 ~ 2 34164 19004 0 0 ~
/ 1
3 n39 ~ 2 33804 18574 0 0 ~
/ 1
3 n44 ~ 2 33604 18048 0 0 ~
/ 1
3 N24 ~ 2 32044 18574 0 0 ~
/ 1
3 n37 ~ 2 31764 18574 0 0 ~
/ 1
3 mem_addr_enable ~ 2 33844 19036 0 0 ~
/ 1
3 n6 ~ 2 33444 18542 0 0 ~
/ 1
3 n29 ~ 2 33644 18542 0 0 ~
/ 1
3 n41 ~ 2 32524 18750 0 0 ~
/ 1
3 counter_state_1_port ~ 2 34324 18574 0 0 ~
/ 1
3 counter_state_0_port ~ 2 33244 18574 0 0 ~
/ 1
3 n36 ~ 2 34564 18574 0 0 ~
/ 1
3 counter_state_3_port ~ 2 31604 18574 0 0 ~
_I0/chip/vga_controller vga 0
rst 2 24358 18464
/ 0
vss 2 27718 18783
/ 0
vdd 2 24358 19277
/ 0
data 2 38878 12934
/ 0
h_sync 2 38878 12504
/ 0
green 2 38878 12966
/ 0
clk 3 32758 19732
/ 0
v_sync 3 36878 11906
/ 0
red 3 36038 11906
/ 0
blue 3 36118 11906
/ 0
mem_addr_7_0_7 3 33278 11906
/ 0
mem_addr_7_0_6 3 32158 11906
/ 0
mem_addr_7_0_5 3 34278 11906
/ 0
mem_addr_7_0_4 3 32438 11906
/ 0
mem_addr_7_0_3 3 33638 11906
/ 0
mem_addr_7_0_2 3 31878 11906
/ 0
mem_addr_7_0_1 3 34078 11906
/ 0
mem_addr_7_0_0 3 33958 11906
/ 1
3 n1 ~ 2 35084 17586 0 0 ~
/ 1
3 mem_addr_np_0_port ~ 3 33684 11912 0 0 ~
/ 1
3 mem_addr_np_3_port ~ 3 33444 11912 0 0 ~
/ 1
3 mem_addr_score_0_port ~ 3 26164 11912 0 0 ~
/ 1
3 mem_addr_field_2_port ~ 3 32244 11912 0 0 ~
/ 1
3 mem_addr_score_3_port ~ 2 25364 12861 0 0 ~
/ 1
3 mem_addr_np_1_port ~ 3 34044 11912 0 0 ~
/ 1
3 pos_y_9_port ~ 2 26804 15538 0 0 ~
/ 1
3 pos_x_0_port ~ 2 29364 15786 0 0 ~
/ 1
3 n2 ~ 3 31964 17840 0 0 ~
/ 1
3 end_score_line ~ 3 25204 14876 0 0 ~
/ 1
3 mem_addr_field_5_port ~ 2 34844 16462 0 0 ~
/ 1
3 mem_addr_reset_field_0_port ~ 3 32404 19738 0 0 ~
/ 1
3 mem_addr_reset_np_1_port ~ 3 36484 19738 0 0 ~
/ 1
3 mem_addr_field_6_port ~ 3 32364 12822 0 0 ~
/ 1
3 mem_addr_reset_field_1_port ~ 3 32124 19738 0 0 ~
/ 1
3 mem_addr_field_0_port ~ 3 33204 12822 0 0 ~
/ 1
3 mem_addr_reset_np_0_port ~ 3 36124 19738 0 0 ~
/ 1
3 mem_addr_field_4_port ~ 2 31364 16598 0 0 ~
/ 1
3 mem_addr_score_2_port ~ 2 31764 12192 0 0 ~
/ 1
3 mem_addr_field_3_port ~ 3 33204 11912 0 0 ~
/ 1
3 mem_addr_reset_field_2_port ~ 3 33444 19738 0 0 ~
/ 1
3 pos_y_0_port ~ 3 28164 16358 0 0 ~
/ 1
3 end_field_line ~ 2 31084 15682 0 0 ~
/ 1
3 mem_addr_score_4_port ~ 3 32244 12822 0 0 ~
/ 1
3 mem_addr_field_1_port ~ 3 33324 11912 0 0 ~
/ 1
3 mem_addr_score_1_port ~ 3 33924 11912 0 0 ~
/ 1
3 mem_addr_reset_field_3_port ~ 2 30764 19036 0 0 ~
/ 1
3 mem_addr_field_7_port ~ 3 32924 11912 0 0 ~
/ 1
3 mem_addr_score_6_port ~ 2 25364 12861 0 0 ~
/ 1
3 in_field ~ 3 32844 13888 0 0 ~
/ 1
3 mem_addr_np_4_port ~ 2 35404 16598 0 0 ~
/ 1
3 pos_y_8_port ~ 2 28844 15124 0 0 ~
/ 1
3 mem_addr_score_7_port ~ 3 33084 12822 0 0 ~
/ 1
3 pos_y_2_port ~ 2 26804 15012 0 0 ~
/ 1
3 pos_y_4_port ~ 2 29164 14876 0 0 ~
/ 1
3 in_np ~ 2 34364 11952 0 0 ~
/ 1
3 mem_addr_np_5_port ~ 2 34364 12192 0 0 ~
/ 1
3 pos_x_6_port ~ 2 31084 14916 0 0 ~
/ 1
3 mem_addr_score_5_port ~ 2 25364 12861 0 0 ~
/ 1
3 pos_x_2_port ~ 2 29404 15786 0 0 ~
/ 1
3 mem_addr_np_6_port ~ 3 32124 11912 0 0 ~
/ 1
3 h_sync_buf ~ 3 37084 12822 0 0 ~
/ 1
3 mem_addr_np_7_port ~ 2 33084 11912 0 0 ~
/ 1
3 pos_y_3_port ~ 2 26804 15506 0 0 ~
/ 1
3 new_frame ~ 2 31364 14096 0 0 ~
/ 1
3 pos_y_7_port ~ 2 28084 14876 0 0 ~
/ 1
3 end_np_line ~ 2 31124 14518 0 0 ~
/ 1
3 new_line ~ 2 31364 14136 0 0 ~
/ 1
3 mem_addr_np_2_port ~ 2 31764 12120 0 0 ~
/ 1
3 pos_y_6_port ~ 3 28084 15786 0 0 ~
/ 1
3 pos_x_1_port ~ 3 29324 15786 0 0 ~
/ 1
3 in_score ~ 3 32844 12822 0 0 ~
/ 1
3 pos_y_1_port ~ 2 26804 15610 0 0 ~
/ 1
3 pos_x_4_port ~ 2 28764 14486 0 0 ~
/ 1
3 pos_x_3_port ~ 2 28204 15786 0 0 ~
/ 1
3 v_sync_buf ~ 3 27764 15786 0 0 ~
/ 1
3 pos_x_5_port ~ 2 27844 15786 0 0 ~
/ 1
3 pos_y_5_port ~ 2 28124 15786 0 0 ~
/ 1
3 pos_x_7_port ~ 2 28764 14622 0 0 ~
/ 1
3 end_frame ~ 3 29884 12822 0 0 ~
_I0/chip/check_piece_mask check_mask 0
clk 2 14838 4664
/ 0
vss 2 17358 5939
/ 0
addr_7_0_4 2 14838 5270
/ 0
addr_7_0_5 2 14838 5620
/ 0
addr_7_0_6 2 14838 5302
/ 0
addr_7_0_7 2 14838 6258
/ 0
vdd 2 14838 4378
/ 0
lut_error 2 17678 6888
/ 0
mask_7_0_4 2 14838 5828
/ 0
mask_7_0_5 2 14838 5062
/ 0
mask_7_0_6 2 14838 5588
/ 0
mask_7_0_7 2 14838 6680
/ 0
empty 3 15398 6888
/ 0
rst 3 16678 4002
/ 0
addr_7_0_0 3 15398 4002
/ 0
addr_7_0_1 3 15598 4002
/ 0
addr_7_0_2 3 14958 4002
/ 0
addr_7_0_3 3 16158 4002
/ 0
mask_select_1_0_0 3 16118 4002
/ 0
mask_select_1_0_1 3 16438 4002
/ 0
write 3 16478 4002
/ 0
ready 3 15718 6888
/ 0
data_in 3 16318 6888
/ 0
start 3 15638 6888
/ 0
lut_ready 3 17238 6888
/ 0
mask_7_0_0 3 15918 4002
/ 0
mask_7_0_1 3 15518 4002
/ 0
mask_7_0_2 3 15038 4002
/ 0
mask_7_0_3 3 16158 6888
/ 0
lut_start 3 16518 6888
/ 1
3 n53 ~ 2 15084 4184 0 0 ~
/ 1
3 n79 ~ 2 17844 6718 0 0 ~
/ 1
3 n45 ~ 2 16364 4710 0 0 ~
/ 1
3 n83 ~ 2 15684 6718 0 0 ~
/ 1
3 n64 ~ 2 17724 6160 0 0 ~
/ 1
3 n81 ~ 2 16844 6160 0 0 ~
/ 1
3 n54 ~ 2 15564 4216 0 0 ~
/ 1
3 n88 ~ 2 16084 5730 0 0 ~
/ 1
3 n55 ~ 2 15964 4184 0 0 ~
/ 1
3 n52 ~ 2 16164 5204 0 0 ~
/ 1
3 n49 ~ 2 15764 5204 0 0 ~
/ 1
3 n47 ~ 2 14964 6192 0 0 ~
/ 1
3 n90 ~ 2 15804 4184 0 0 ~
/ 1
3 n51 ~ 2 14964 5204 0 0 ~
/ 1
3 n50 ~ 2 15084 5172 0 0 ~
/ 1
3 n92 ~ 2 16524 5730 0 0 ~
/ 1
3 n95 ~ 2 16564 6192 0 0 ~
/ 1
3 n62 ~ 2 17644 6160 0 0 ~
/ 1
3 n76 ~ 2 18204 4742 0 0 ~
/ 1
3 n86 ~ 2 16564 4710 0 0 ~
/ 1
3 n94 ~ 2 15724 5698 0 0 ~
/ 1
3 n69 ~ 2 17724 4742 0 0 ~
/ 1
3 n65 ~ 2 17324 6686 0 0 ~
/ 1
3 n93 ~ 2 16604 5730 0 0 ~
/ 1
3 n87 ~ 2 15844 4742 0 0 ~
/ 1
3 next_state_1_port ~ 2 18284 4710 0 0 ~
/ 1
3 n59 ~ 2 16524 6160 0 0 ~
/ 1
3 n74 ~ 2 18124 5204 0 0 ~
/ 1
3 next_state_0_port ~ 2 16844 4710 0 0 ~
/ 1
3 n75 ~ 2 18044 5204 0 0 ~
/ 1
3 n63 ~ 2 15844 6160 0 0 ~
/ 1
3 n72 ~ 2 17004 6718 0 0 ~
/ 1
3 n82 ~ 2 15724 6718 0 0 ~
/ 1
3 n96 ~ 2 16444 6160 0 0 ~
/ 1
3 n46 ~ 2 16164 4710 0 0 ~
/ 1
3 n60 ~ 2 15684 6160 0 0 ~
/ 1
3 n57 ~ 2 15004 4918 0 0 ~
/ 1
3 pixel_1_port ~ 2 15884 4742 0 0 ~
/ 1
3 n67 ~ 2 17764 4710 0 0 ~
/ 1
3 n97 ~ 2 16564 5730 0 0 ~
/ 1
3 n77 ~ 2 18084 6718 0 0 ~
/ 1
3 n70 ~ 2 15684 5730 0 0 ~
/ 1
3 n91 ~ 2 16844 5172 0 0 ~
/ 1
3 n58 ~ 2 17124 4216 0 0 ~
/ 1
3 n56 ~ 2 15484 5204 0 0 ~
/ 1
3 n68 ~ 2 17724 6718 0 0 ~
/ 1
3 n89 ~ 2 15884 4216 0 0 ~
/ 1
3 n85 ~ 2 16444 4710 0 0 ~
/ 1
3 n66 ~ 2 15444 6160 0 0 ~
/ 1
3 n73 ~ 2 16884 5730 0 0 ~
/ 1
3 n80 ~ 2 17324 6160 0 0 ~
/ 1
3 n44 ~ 2 16244 5204 0 0 ~
/ 1
3 state_1_port ~ 2 17284 5172 0 0 ~
/ 1
3 n78 ~ 2 17324 5204 0 0 ~
/ 1
3 state_2_port ~ 2 18084 5172 0 0 ~
/ 1
3 pixel_0_port ~ 2 16604 4742 0 0 ~
/ 1
3 state_0_port ~ 2 17244 5698 0 0 ~
/ 1
3 n84 ~ 2 17004 5172 0 0 ~
/ 1
3 n71 ~ 2 16884 6160 0 0 ~
/ 1
3 next_state_2_port ~ 2 16044 4216 0 0 ~
/ 1
3 n61 ~ 2 16644 5204 0 0 ~
/ 1
3 n48 ~ 2 15644 5204 0 0 ~
/ 1
3 n1 ~ 2 16444 5451 0 0 ~
_I0/chip/next_piece_generator/L1 npg_ff 0
d 2 8078 5166
/ 0
rst 2 8078 5270
/ 0
q 2 8878 5126
/ 0
vss 2 8078 4951
/ 0
vdd 2 8078 5445
/ 0
clk 3 8318 5406
_I0/chip/next_piece_generator/L3 npg_ff 0
d 2 7038 5166
/ 0
rst 2 7038 5270
/ 0
q 2 7838 5126
/ 0
vss 2 7038 4951
/ 0
vdd 2 7038 5445
/ 0
clk 3 7278 5406
_I0/chip/next_piece_generator/Button npg_ff 0
d 2 8078 5724
/ 0
rst 2 8078 5620
/ 0
q 2 8878 5764
/ 0
vss 2 8078 5939
/ 0
vdd 2 8078 5445
/ 0
clk 3 8318 5484
_I0/chip/next_piece_generator/L2 npg_ff 0
d 2 7038 5724
/ 0
rst 2 7038 5620
/ 0
q 2 7838 5764
/ 0
vss 2 7038 5939
/ 0
vdd 2 7038 5445
/ 0
clk 3 7278 5484
_I0/chip/next_piece_generator/M3 npg_mux2_1 0
in1 2 7638 5978
/ 0
sel 2 7478 6154
/ 0
out1 2 7718 6114
/ 0
vss 2 7478 5939
/ 0
vdd 2 7478 6433
/ 0
in2 3 7558 5978
_I0/chip/next_piece_generator/M2 npg_mux2_1 0
in1 2 7198 5978
/ 0
sel 2 7038 6154
/ 0
out1 2 7278 6114
/ 0
vss 2 7038 5939
/ 0
vdd 2 7038 6433
/ 0
in2 3 7118 5978
_I0/chip/next_piece_generator/M1 npg_mux2_1 0
in1 2 8438 5978
/ 0
sel 2 8278 6154
/ 0
out1 2 8518 6114
/ 0
vss 2 8278 5939
/ 0
vdd 2 8278 6433
/ 0
in2 3 8358 5978
_I0/chip/next_piece_generator npg 0
output_2_0_2 2 8878 5126
/ 0
clk 2 7038 5334
/ 0
vss 2 8078 5939
/ 0
vdd 2 8078 5445
/ 0
rst 2 7038 5270
/ 0
output_2_0_1 3 7118 6394
/ 0
output_2_0_0 3 7558 6394
/ 0
new_number 3 7878 6394
/ 0
button_seed 3 8798 6394
/ 1
3 n4 ~ 2 7964 6120 0 0 ~
/ 1
3 s6 ~ 2 7044 5730 0 0 ~
/ 1
3 n6 ~ 2 8004 5698 0 0 ~
/ 1
3 n2 ~ 2 8084 5626 0 0 ~
/ 1
3 button_xor_self ~ 2 8084 5730 0 0 ~
/ 1
3 n5 ~ 2 7844 6160 0 0 ~
/ 1
3 s5 ~ 2 8084 5172 0 0 ~
/ 1
3 s7 ~ 2 7044 5172 0 0 ~
/ 1
3 shift ~ 2 8284 6160 0 0 ~
_I0/chip/output_score draw_score 0
ds_ready 2 13638 13206
/ 0
ds_rst 2 13638 14512
/ 0
ds_addr_7_0_0 2 13638 15150
/ 0
ds_addr_7_0_1 2 13638 13524
/ 0
vdd 2 13638 13349
/ 0
ds_addr_7_0_3 2 13638 13732
/ 0
vss 2 13638 13764
/ 0
ds_addr_7_0_7 2 13638 14720
/ 0
ds_write 2 16598 13174
/ 0
ds_draw 2 13638 13596
/ 0
ds_input_7_0_1 2 16598 15150
/ 0
ds_input_7_0_3 2 14838 15780
/ 0
ds_input_7_0_7 2 16598 14162
/ 0
ds_clk 3 13878 12894
/ 0
ds_addr_7_0_2 3 15158 15780
/ 0
ds_addr_7_0_4 3 15598 15780
/ 0
ds_addr_7_0_5 3 14358 15780
/ 0
ds_addr_7_0_6 3 15398 12894
/ 0
ds_data_out 3 15358 15780
/ 0
ds_input_7_0_2 3 14758 15780
/ 0
ds_input_7_0_0 3 14958 15780
/ 0
ds_input_7_0_5 3 16198 15780
/ 0
ds_input_7_0_4 3 15398 15780
/ 0
ds_input_7_0_6 3 15278 15780
/ 1
3 n53 ~ 2 13724 14064 0 0 ~
/ 1
3 next_i_2_port ~ 2 13644 13108 0 0 ~
/ 1
3 next_i_0_port ~ 2 14684 14096 0 0 ~
/ 1
3 n71 ~ 2 14924 15578 0 0 ~
/ 1
3 n79 ~ 2 16324 13076 0 0 ~
/ 1
3 n48 ~ 2 15764 14064 0 0 ~
/ 1
3 n64 ~ 2 16564 15052 0 0 ~
/ 1
3 n62 ~ 2 15844 13108 0 0 ~
/ 1
3 next_i_1_port ~ 2 13844 14064 0 0 ~
/ 1
3 n69 ~ 2 14844 15052 0 0 ~
/ 1
3 n61 ~ 2 15964 14064 0 0 ~
/ 1
3 n66 ~ 2 16244 14064 0 0 ~
/ 1
3 n73 ~ 2 16084 13602 0 0 ~
/ 1
3 n70 ~ 2 14764 14876 0 0 ~
/ 1
3 n77 ~ 2 15444 15084 0 0 ~
/ 1
3 n68 ~ 2 16004 15052 0 0 ~
/ 1
3 n52 ~ 2 16004 14064 0 0 ~
/ 1
3 n60 ~ 2 15084 13634 0 0 ~
/ 1
3 n65 ~ 2 16204 13602 0 0 ~
/ 1
3 n58 ~ 2 15724 13108 0 0 ~
/ 1
3 n38 ~ 2 16604 15052 0 0 ~
/ 1
3 n50 ~ 2 15924 14064 0 0 ~
/ 1
3 n59 ~ 2 15924 14622 0 0 ~
/ 1
3 n56 ~ 2 15884 14064 0 0 ~
/ 1
3 n74 ~ 2 16124 13634 0 0 ~
/ 1
3 n76 ~ 2 16244 15610 0 0 ~
/ 1
3 n78 ~ 2 14364 14064 0 0 ~
/ 1
3 n54 ~ 2 13804 14064 0 0 ~
/ 1
3 n75 ~ 2 16164 13602 0 0 ~
/ 1
3 n67 ~ 2 14924 15084 0 0 ~
/ 1
3 n51 ~ 2 15884 14622 0 0 ~
/ 1
3 n49 ~ 2 16404 15578 0 0 ~
/ 1
3 new_state_0_port ~ 2 14164 13602 0 0 ~
/ 1
3 state_1_port ~ 2 14324 14064 0 0 ~
/ 1
3 n55 ~ 2 15964 15052 0 0 ~
/ 1
3 new_state_1_port ~ 2 14684 13108 0 0 ~
/ 1
3 n63 ~ 2 15044 13634 0 0 ~
/ 1
3 n57 ~ 2 13724 13634 0 0 ~
/ 1
3 i_2_port ~ 2 15844 13634 0 0 ~
/ 1
3 n72 ~ 2 15004 15610 0 0 ~
/ 1
3 state_0_port ~ 2 14684 14590 0 0 ~
/ 1
3 n36 ~ 2 15964 14622 0 0 ~
/ 1
3 i_0_port ~ 2 15484 14096 0 0 ~
/ 1
3 i_1_port ~ 2 14444 14590 0 0 ~
/ 1
3 n80 ~ 2 14884 14343 0 0 ~
/ 1
3 n81 ~ 2 14804 14590 0 0 ~
_I0/chip/video_ram/demux5_we demux5 0
vss 2 31078 9891
/ 0
vdd 2 31078 10385
/ 0
di 2 30718 10106
/ 0
s_2_0_0 2 31878 10002
/ 0
do_4_0_1 2 31878 10210
/ 0
do_4_0_4 3 31158 9930
/ 0
do_4_0_3 3 31558 9930
/ 0
do_4_0_2 3 31318 9930
/ 0
s_2_0_1 3 31478 10346
/ 0
do_4_0_0 3 30958 9930
/ 0
s_2_0_2 3 31198 9930
/ 1
3 n6 ~ 2 30884 10112 0 0 ~
/ 1
3 n8 ~ 2 31484 10112 0 0 ~
/ 1
3 n10 ~ 2 31684 10144 0 0 ~
/ 1
3 n7 ~ 2 31124 10112 0 0 ~
/ 1
3 n9 ~ 2 31364 10144 0 0 ~
_I0/chip/video_ram/mux5_do1 mux5 0
s_2_0_2 2 25238 10106
/ 0
do 2 25238 10034
/ 0
vss 2 25238 9891
/ 0
vdd 2 25238 10385
/ 0
s_2_0_1 2 25518 9930
/ 0
di_4_0_4 3 25318 9930
/ 0
di_4_0_0 3 25758 10346
/ 0
di_4_0_2 3 25798 9930
/ 0
di_4_0_1 3 25638 9930
/ 0
di_4_0_3 3 25598 10346
/ 0
s_2_0_0 3 25918 9930
/ 1
3 n15 ~ 2 26044 10072 0 0 ~
_I0/chip/video_ram/mux5_do2 mux5 0
s_2_0_2 2 34838 10106
/ 0
do 2 34838 10034
/ 0
vss 2 34838 9891
/ 0
vdd 2 34838 10385
/ 0
s_2_0_1 2 35118 9930
/ 0
di_4_0_4 3 34918 9930
/ 0
di_4_0_0 3 35358 10346
/ 0
di_4_0_2 3 35398 9930
/ 0
di_4_0_1 3 35238 9930
/ 0
di_4_0_3 3 35198 10346
/ 0
s_2_0_0 3 35518 9930
/ 1
3 n15 ~ 2 35644 10072 0 0 ~
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 28438 8792
/ 0
do_7_0_7 2 28438 8760
/ 0
vss 2 28038 8903
/ 0
vdd 2 28038 8409
/ 0
s_2_0_1 2 27198 8026
/ 0
do_7_0_6 2 27198 8202
/ 0
do_7_0_5 2 27198 8234
/ 0
do_7_0_4 2 27198 8616
/ 0
do_7_0_0 2 28438 8058
/ 0
di 3 28118 7954
/ 0
s_2_0_0 3 27678 7954
/ 0
do_7_0_3 3 27478 8864
/ 0
do_7_0_2 3 27598 8864
/ 0
do_7_0_1 3 27878 8864
/ 1
3 n30 ~ 2 27724 8662 0 0 ~
/ 1
3 n31 ~ 2 28284 8136 0 0 ~
/ 1
3 n22 ~ 2 28324 8662 0 0 ~
/ 1
3 n29 ~ 2 27524 8694 0 0 ~
/ 1
3 n24 ~ 2 28404 8136 0 0 ~
/ 1
3 n26 ~ 2 27524 8168 0 0 ~
/ 1
3 n28 ~ 2 28244 8136 0 0 ~
/ 1
3 n25 ~ 2 27444 8136 0 0 ~
/ 1
3 n27 ~ 2 28164 8136 0 0 ~
/ 1
3 n23 ~ 2 27804 8136 0 0 ~
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 32358 8792
/ 0
do_7_0_7 2 32358 8760
/ 0
vss 2 31958 8903
/ 0
vdd 2 31958 8409
/ 0
s_2_0_1 2 31118 8026
/ 0
do_7_0_6 2 31118 8202
/ 0
do_7_0_5 2 31118 8234
/ 0
do_7_0_4 2 31118 8616
/ 0
do_7_0_0 2 32358 8058
/ 0
di 3 32038 7954
/ 0
s_2_0_0 3 31598 7954
/ 0
do_7_0_3 3 31398 8864
/ 0
do_7_0_2 3 31518 8864
/ 0
do_7_0_1 3 31798 8864
/ 1
3 n30 ~ 2 31644 8662 0 0 ~
/ 1
3 n31 ~ 2 32204 8136 0 0 ~
/ 1
3 n22 ~ 2 32244 8662 0 0 ~
/ 1
3 n29 ~ 2 31444 8694 0 0 ~
/ 1
3 n24 ~ 2 32324 8136 0 0 ~
/ 1
3 n26 ~ 2 31444 8168 0 0 ~
/ 1
3 n28 ~ 2 32164 8136 0 0 ~
/ 1
3 n25 ~ 2 31364 8136 0 0 ~
/ 1
3 n27 ~ 2 32084 8136 0 0 ~
/ 1
3 n23 ~ 2 31724 8136 0 0 ~
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 36278 8792
/ 0
do_7_0_7 2 36278 8760
/ 0
vss 2 35878 8903
/ 0
vdd 2 35878 8409
/ 0
s_2_0_1 2 35038 8026
/ 0
do_7_0_6 2 35038 8202
/ 0
do_7_0_5 2 35038 8234
/ 0
do_7_0_4 2 35038 8616
/ 0
do_7_0_0 2 36278 8058
/ 0
di 3 35958 7954
/ 0
s_2_0_0 3 35518 7954
/ 0
do_7_0_3 3 35318 8864
/ 0
do_7_0_2 3 35438 8864
/ 0
do_7_0_1 3 35718 8864
/ 1
3 n30 ~ 2 35564 8662 0 0 ~
/ 1
3 n31 ~ 2 36124 8136 0 0 ~
/ 1
3 n22 ~ 2 36164 8662 0 0 ~
/ 1
3 n29 ~ 2 35364 8694 0 0 ~
/ 1
3 n24 ~ 2 36244 8136 0 0 ~
/ 1
3 n26 ~ 2 35364 8168 0 0 ~
/ 1
3 n28 ~ 2 36084 8136 0 0 ~
/ 1
3 n25 ~ 2 35284 8136 0 0 ~
/ 1
3 n27 ~ 2 36004 8136 0 0 ~
/ 1
3 n23 ~ 2 35644 8136 0 0 ~
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 24518 8792
/ 0
do_7_0_7 2 24518 8760
/ 0
vss 2 24118 8903
/ 0
vdd 2 24118 8409
/ 0
s_2_0_1 2 23278 8026
/ 0
do_7_0_6 2 23278 8202
/ 0
do_7_0_5 2 23278 8234
/ 0
do_7_0_4 2 23278 8616
/ 0
do_7_0_0 2 24518 8058
/ 0
di 3 24198 7954
/ 0
s_2_0_0 3 23758 7954
/ 0
do_7_0_3 3 23558 8864
/ 0
do_7_0_2 3 23678 8864
/ 0
do_7_0_1 3 23958 8864
/ 1
3 n30 ~ 2 23804 8662 0 0 ~
/ 1
3 n31 ~ 2 24364 8136 0 0 ~
/ 1
3 n22 ~ 2 24404 8662 0 0 ~
/ 1
3 n29 ~ 2 23604 8694 0 0 ~
/ 1
3 n24 ~ 2 24484 8136 0 0 ~
/ 1
3 n26 ~ 2 23604 8168 0 0 ~
/ 1
3 n28 ~ 2 24324 8136 0 0 ~
/ 1
3 n25 ~ 2 23524 8136 0 0 ~
/ 1
3 n27 ~ 2 24244 8136 0 0 ~
/ 1
3 n23 ~ 2 23884 8136 0 0 ~
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com demux8_inv 0
s_2_0_2 2 20598 8792
/ 0
do_7_0_7 2 20598 8760
/ 0
vss 2 20198 8903
/ 0
vdd 2 20198 8409
/ 0
s_2_0_1 2 19358 8026
/ 0
do_7_0_6 2 19358 8202
/ 0
do_7_0_5 2 19358 8234
/ 0
do_7_0_4 2 19358 8616
/ 0
do_7_0_0 2 20598 8058
/ 0
di 3 20278 7954
/ 0
s_2_0_0 3 19838 7954
/ 0
do_7_0_3 3 19638 8864
/ 0
do_7_0_2 3 19758 8864
/ 0
do_7_0_1 3 20038 8864
/ 1
3 n30 ~ 2 19884 8662 0 0 ~
/ 1
3 n31 ~ 2 20444 8136 0 0 ~
/ 1
3 n22 ~ 2 20484 8662 0 0 ~
/ 1
3 n29 ~ 2 19684 8694 0 0 ~
/ 1
3 n24 ~ 2 20564 8136 0 0 ~
/ 1
3 n26 ~ 2 19684 8168 0 0 ~
/ 1
3 n28 ~ 2 20404 8136 0 0 ~
/ 1
3 n25 ~ 2 19604 8136 0 0 ~
/ 1
3 n27 ~ 2 20324 8136 0 0 ~
/ 1
3 n23 ~ 2 19964 8136 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 30318 7915
/ 0
vdd 2 30318 7421
/ 0
Y 2 30558 7740
/ 0
A 2 30318 7668
/ 0
E 2 30398 7700
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 34238 7915
/ 0
vdd 2 34238 7421
/ 0
Y 2 34478 7740
/ 0
A 2 34238 7668
/ 0
E 2 34318 7700
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 38158 7915
/ 0
vdd 2 38158 7421
/ 0
Y 2 38398 7740
/ 0
A 2 38158 7668
/ 0
E 2 38238 7700
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 26398 7915
/ 0
vdd 2 26398 7421
/ 0
Y 2 26638 7740
/ 0
A 2 26398 7668
/ 0
E 2 26478 7700
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/tbuf10_14 tbuf10 0
vss 2 22478 7915
/ 0
vdd 2 22478 7421
/ 0
Y 2 22718 7740
/ 0
A 2 22478 7668
/ 0
E 2 22558 7700
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 30318 5939
/ 0
vdd 2 30318 5445
/ 0
Y 2 30558 5764
/ 0
A 2 30318 5692
/ 0
E 2 30398 5724
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 34238 5939
/ 0
vdd 2 34238 5445
/ 0
Y 2 34478 5764
/ 0
A 2 34238 5692
/ 0
E 2 34318 5724
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 38158 5939
/ 0
vdd 2 38158 5445
/ 0
Y 2 38398 5764
/ 0
A 2 38158 5692
/ 0
E 2 38238 5724
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 26398 5939
/ 0
vdd 2 26398 5445
/ 0
Y 2 26638 5764
/ 0
A 2 26398 5692
/ 0
E 2 26478 5724
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/tbuf10_14 tbuf10 0
vss 2 22478 5939
/ 0
vdd 2 22478 5445
/ 0
Y 2 22718 5764
/ 0
A 2 22478 5692
/ 0
E 2 22558 5724
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 30318 1987
/ 0
vdd 2 30318 1493
/ 0
Y 2 30558 1812
/ 0
A 2 30318 1740
/ 0
E 2 30398 1772
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 34238 1987
/ 0
vdd 2 34238 1493
/ 0
Y 2 34478 1812
/ 0
A 2 34238 1740
/ 0
E 2 34318 1772
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 38158 1987
/ 0
vdd 2 38158 1493
/ 0
Y 2 38398 1812
/ 0
A 2 38158 1740
/ 0
E 2 38238 1772
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 26398 1987
/ 0
vdd 2 26398 1493
/ 0
Y 2 26638 1812
/ 0
A 2 26398 1740
/ 0
E 2 26478 1772
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/tbuf10_14 tbuf10 0
vss 2 22478 1987
/ 0
vdd 2 22478 1493
/ 0
Y 2 22718 1812
/ 0
A 2 22478 1740
/ 0
E 2 22558 1772
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 30318 3963
/ 0
vdd 2 30318 3469
/ 0
Y 2 30558 3788
/ 0
A 2 30318 3716
/ 0
E 2 30398 3748
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 34238 3963
/ 0
vdd 2 34238 3469
/ 0
Y 2 34478 3788
/ 0
A 2 34238 3716
/ 0
E 2 34318 3748
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 38158 3963
/ 0
vdd 2 38158 3469
/ 0
Y 2 38398 3788
/ 0
A 2 38158 3716
/ 0
E 2 38238 3748
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 26398 3963
/ 0
vdd 2 26398 3469
/ 0
Y 2 26638 3788
/ 0
A 2 26398 3716
/ 0
E 2 26478 3748
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/tbuf10_14 tbuf10 0
vss 2 22478 3963
/ 0
vdd 2 22478 3469
/ 0
Y 2 22718 3788
/ 0
A 2 22478 3716
/ 0
E 2 22558 3748
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 28358 7915
/ 0
vdd 2 28358 7421
/ 0
Y 2 28598 7740
/ 0
A 2 28358 7668
/ 0
E 2 28438 7700
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 32278 7915
/ 0
vdd 2 32278 7421
/ 0
Y 2 32518 7740
/ 0
A 2 32278 7668
/ 0
E 2 32358 7700
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 36198 7915
/ 0
vdd 2 36198 7421
/ 0
Y 2 36438 7740
/ 0
A 2 36198 7668
/ 0
E 2 36278 7700
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 24438 7915
/ 0
vdd 2 24438 7421
/ 0
Y 2 24678 7740
/ 0
A 2 24438 7668
/ 0
E 2 24518 7700
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/tbuf10_14 tbuf10 0
vss 2 20518 7915
/ 0
vdd 2 20518 7421
/ 0
Y 2 20758 7740
/ 0
A 2 20518 7668
/ 0
E 2 20598 7700
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 28358 5939
/ 0
vdd 2 28358 5445
/ 0
Y 2 28598 5764
/ 0
A 2 28358 5692
/ 0
E 2 28438 5724
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 32278 5939
/ 0
vdd 2 32278 5445
/ 0
Y 2 32518 5764
/ 0
A 2 32278 5692
/ 0
E 2 32358 5724
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 36198 5939
/ 0
vdd 2 36198 5445
/ 0
Y 2 36438 5764
/ 0
A 2 36198 5692
/ 0
E 2 36278 5724
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 24438 5939
/ 0
vdd 2 24438 5445
/ 0
Y 2 24678 5764
/ 0
A 2 24438 5692
/ 0
E 2 24518 5724
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/tbuf10_14 tbuf10 0
vss 2 20518 5939
/ 0
vdd 2 20518 5445
/ 0
Y 2 20758 5764
/ 0
A 2 20518 5692
/ 0
E 2 20598 5724
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 28358 1987
/ 0
vdd 2 28358 1493
/ 0
Y 2 28598 1812
/ 0
A 2 28358 1740
/ 0
E 2 28438 1772
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 32278 1987
/ 0
vdd 2 32278 1493
/ 0
Y 2 32518 1812
/ 0
A 2 32278 1740
/ 0
E 2 32358 1772
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 36198 1987
/ 0
vdd 2 36198 1493
/ 0
Y 2 36438 1812
/ 0
A 2 36198 1740
/ 0
E 2 36278 1772
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 24438 1987
/ 0
vdd 2 24438 1493
/ 0
Y 2 24678 1812
/ 0
A 2 24438 1740
/ 0
E 2 24518 1772
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/tbuf10_14 tbuf10 0
vss 2 20518 1987
/ 0
vdd 2 20518 1493
/ 0
Y 2 20758 1812
/ 0
A 2 20518 1740
/ 0
E 2 20598 1772
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 28358 3963
/ 0
vdd 2 28358 3469
/ 0
Y 2 28598 3788
/ 0
A 2 28358 3716
/ 0
E 2 28438 3748
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 32278 3963
/ 0
vdd 2 32278 3469
/ 0
Y 2 32518 3788
/ 0
A 2 32278 3716
/ 0
E 2 32358 3748
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 36198 3963
/ 0
vdd 2 36198 3469
/ 0
Y 2 36438 3788
/ 0
A 2 36198 3716
/ 0
E 2 36278 3748
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 24438 3963
/ 0
vdd 2 24438 3469
/ 0
Y 2 24678 3788
/ 0
A 2 24438 3716
/ 0
E 2 24518 3748
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/tbuf10_14 tbuf10 0
vss 2 20518 3963
/ 0
vdd 2 20518 3469
/ 0
Y 2 20758 3788
/ 0
A 2 20518 3716
/ 0
E 2 20598 3748
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 30318 6927
/ 0
vdd 2 30318 7421
/ 0
Y 2 30558 7102
/ 0
A 2 30318 7174
/ 0
E 2 30398 7142
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 34238 6927
/ 0
vdd 2 34238 7421
/ 0
Y 2 34478 7102
/ 0
A 2 34238 7174
/ 0
E 2 34318 7142
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 38158 6927
/ 0
vdd 2 38158 7421
/ 0
Y 2 38398 7102
/ 0
A 2 38158 7174
/ 0
E 2 38238 7142
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 26398 6927
/ 0
vdd 2 26398 7421
/ 0
Y 2 26638 7102
/ 0
A 2 26398 7174
/ 0
E 2 26478 7142
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/tbuf10_15 tbuf10 0
vss 2 22478 6927
/ 0
vdd 2 22478 7421
/ 0
Y 2 22718 7102
/ 0
A 2 22478 7174
/ 0
E 2 22558 7142
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 30318 4951
/ 0
vdd 2 30318 5445
/ 0
Y 2 30558 5126
/ 0
A 2 30318 5198
/ 0
E 2 30398 5166
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 34238 4951
/ 0
vdd 2 34238 5445
/ 0
Y 2 34478 5126
/ 0
A 2 34238 5198
/ 0
E 2 34318 5166
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 38158 4951
/ 0
vdd 2 38158 5445
/ 0
Y 2 38398 5126
/ 0
A 2 38158 5198
/ 0
E 2 38238 5166
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 26398 4951
/ 0
vdd 2 26398 5445
/ 0
Y 2 26638 5126
/ 0
A 2 26398 5198
/ 0
E 2 26478 5166
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/tbuf10_15 tbuf10 0
vss 2 22478 4951
/ 0
vdd 2 22478 5445
/ 0
Y 2 22718 5126
/ 0
A 2 22478 5198
/ 0
E 2 22558 5166
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 30318 999
/ 0
vdd 2 30318 1493
/ 0
Y 2 30558 1174
/ 0
A 2 30318 1246
/ 0
E 2 30398 1214
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 34238 999
/ 0
vdd 2 34238 1493
/ 0
Y 2 34478 1174
/ 0
A 2 34238 1246
/ 0
E 2 34318 1214
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 38158 999
/ 0
vdd 2 38158 1493
/ 0
Y 2 38398 1174
/ 0
A 2 38158 1246
/ 0
E 2 38238 1214
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 26398 999
/ 0
vdd 2 26398 1493
/ 0
Y 2 26638 1174
/ 0
A 2 26398 1246
/ 0
E 2 26478 1214
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/tbuf10_15 tbuf10 0
vss 2 22478 999
/ 0
vdd 2 22478 1493
/ 0
Y 2 22718 1174
/ 0
A 2 22478 1246
/ 0
E 2 22558 1214
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 30318 2975
/ 0
vdd 2 30318 3469
/ 0
Y 2 30558 3150
/ 0
A 2 30318 3222
/ 0
E 2 30398 3190
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 34238 2975
/ 0
vdd 2 34238 3469
/ 0
Y 2 34478 3150
/ 0
A 2 34238 3222
/ 0
E 2 34318 3190
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 38158 2975
/ 0
vdd 2 38158 3469
/ 0
Y 2 38398 3150
/ 0
A 2 38158 3222
/ 0
E 2 38238 3190
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 26398 2975
/ 0
vdd 2 26398 3469
/ 0
Y 2 26638 3150
/ 0
A 2 26398 3222
/ 0
E 2 26478 3190
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/tbuf10_15 tbuf10 0
vss 2 22478 2975
/ 0
vdd 2 22478 3469
/ 0
Y 2 22718 3150
/ 0
A 2 22478 3222
/ 0
E 2 22558 3190
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 28358 6927
/ 0
vdd 2 28358 7421
/ 0
Y 2 28598 7102
/ 0
A 2 28358 7174
/ 0
E 2 28438 7142
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 32278 6927
/ 0
vdd 2 32278 7421
/ 0
Y 2 32518 7102
/ 0
A 2 32278 7174
/ 0
E 2 32358 7142
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 36198 6927
/ 0
vdd 2 36198 7421
/ 0
Y 2 36438 7102
/ 0
A 2 36198 7174
/ 0
E 2 36278 7142
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 24438 6927
/ 0
vdd 2 24438 7421
/ 0
Y 2 24678 7102
/ 0
A 2 24438 7174
/ 0
E 2 24518 7142
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/tbuf10_15 tbuf10 0
vss 2 20518 6927
/ 0
vdd 2 20518 7421
/ 0
Y 2 20758 7102
/ 0
A 2 20518 7174
/ 0
E 2 20598 7142
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 28358 4951
/ 0
vdd 2 28358 5445
/ 0
Y 2 28598 5126
/ 0
A 2 28358 5198
/ 0
E 2 28438 5166
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 32278 4951
/ 0
vdd 2 32278 5445
/ 0
Y 2 32518 5126
/ 0
A 2 32278 5198
/ 0
E 2 32358 5166
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 36198 4951
/ 0
vdd 2 36198 5445
/ 0
Y 2 36438 5126
/ 0
A 2 36198 5198
/ 0
E 2 36278 5166
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 24438 4951
/ 0
vdd 2 24438 5445
/ 0
Y 2 24678 5126
/ 0
A 2 24438 5198
/ 0
E 2 24518 5166
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/tbuf10_15 tbuf10 0
vss 2 20518 4951
/ 0
vdd 2 20518 5445
/ 0
Y 2 20758 5126
/ 0
A 2 20518 5198
/ 0
E 2 20598 5166
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 28358 999
/ 0
vdd 2 28358 1493
/ 0
Y 2 28598 1174
/ 0
A 2 28358 1246
/ 0
E 2 28438 1214
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 32278 999
/ 0
vdd 2 32278 1493
/ 0
Y 2 32518 1174
/ 0
A 2 32278 1246
/ 0
E 2 32358 1214
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 36198 999
/ 0
vdd 2 36198 1493
/ 0
Y 2 36438 1174
/ 0
A 2 36198 1246
/ 0
E 2 36278 1214
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 24438 999
/ 0
vdd 2 24438 1493
/ 0
Y 2 24678 1174
/ 0
A 2 24438 1246
/ 0
E 2 24518 1214
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/tbuf10_15 tbuf10 0
vss 2 20518 999
/ 0
vdd 2 20518 1493
/ 0
Y 2 20758 1174
/ 0
A 2 20518 1246
/ 0
E 2 20598 1214
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 28358 2975
/ 0
vdd 2 28358 3469
/ 0
Y 2 28598 3150
/ 0
A 2 28358 3222
/ 0
E 2 28438 3190
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 32278 2975
/ 0
vdd 2 32278 3469
/ 0
Y 2 32518 3150
/ 0
A 2 32278 3222
/ 0
E 2 32358 3190
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 36198 2975
/ 0
vdd 2 36198 3469
/ 0
Y 2 36438 3150
/ 0
A 2 36198 3222
/ 0
E 2 36278 3190
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 24438 2975
/ 0
vdd 2 24438 3469
/ 0
Y 2 24678 3150
/ 0
A 2 24438 3222
/ 0
E 2 24518 3190
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/tbuf10_15 tbuf10 0
vss 2 20518 2975
/ 0
vdd 2 20518 3469
/ 0
Y 2 20758 3150
/ 0
A 2 20518 3222
/ 0
E 2 20598 3190
_I0/chip/video_ram/tower_mod_3/bit4_mod_6 bit4 0
clk 2 29078 6576
/ 0
rst 2 29078 7564
/ 0
addr1_1 2 30918 6290
/ 0
addr1_2 2 30918 6050
/ 0
we_com 2 29078 7102
/ 0
vss 2 29478 6927
/ 0
vdd 2 29478 7421
/ 0
we1 2 29078 7174
/ 0
we3 2 29078 6680
/ 0
we2 2 29078 6186
/ 0
we4 2 29078 7668
/ 0
di 2 29078 7038
/ 0
addr2_2 2 30918 6816
/ 0
addr2_1 2 30918 6576
/ 0
do_2 2 30918 7102
/ 0
re_2 2 30918 7278
/ 0
do_1 2 30918 7740
/ 0
re_1 2 30918 7804
/ 1
3 net_14 ~ 2 29444 7180 0 0 ~
/ 1
3 net_17 ~ 2 29444 7674 0 0 ~
/ 1
3 net_16 ~ 2 29444 6686 0 0 ~
/ 1
3 net_15 ~ 2 29444 6192 0 0 ~
/ 1
3 net_23 ~ 2 29164 7180 0 0 ~
/ 1
3 net_25 ~ 2 29164 6686 0 0 ~
/ 1
3 net_24 ~ 2 29204 6160 0 0 ~
/ 1
3 net_26 ~ 2 29164 7674 0 0 ~
/ 1
3 net_9 ~ 2 30324 7180 0 0 ~
/ 1
3 net_2 ~ 2 30284 6686 0 0 ~
/ 1
3 net_1 ~ 2 30284 6192 0 0 ~
/ 1
3 net_8 ~ 2 30324 7674 0 0 ~
/ 1
3 net_0 ~ 2 30564 6894 0 0 ~
/ 1
3 net_3 ~ 2 30404 6894 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_6 bit4 0
clk 2 32998 6576
/ 0
rst 2 32998 7564
/ 0
addr1_1 2 34838 6290
/ 0
addr1_2 2 34838 6050
/ 0
we_com 2 32998 7102
/ 0
vss 2 33398 6927
/ 0
vdd 2 33398 7421
/ 0
we1 2 32998 7174
/ 0
we3 2 32998 6680
/ 0
we2 2 32998 6186
/ 0
we4 2 32998 7668
/ 0
di 2 32998 7038
/ 0
addr2_2 2 34838 6816
/ 0
addr2_1 2 34838 6576
/ 0
do_2 2 34838 7102
/ 0
re_2 2 34838 7278
/ 0
do_1 2 34838 7740
/ 0
re_1 2 34838 7804
/ 1
3 net_14 ~ 2 33364 7180 0 0 ~
/ 1
3 net_17 ~ 2 33364 7674 0 0 ~
/ 1
3 net_16 ~ 2 33364 6686 0 0 ~
/ 1
3 net_15 ~ 2 33364 6192 0 0 ~
/ 1
3 net_23 ~ 2 33084 7180 0 0 ~
/ 1
3 net_25 ~ 2 33084 6686 0 0 ~
/ 1
3 net_24 ~ 2 33124 6160 0 0 ~
/ 1
3 net_26 ~ 2 33084 7674 0 0 ~
/ 1
3 net_9 ~ 2 34244 7180 0 0 ~
/ 1
3 net_2 ~ 2 34204 6686 0 0 ~
/ 1
3 net_1 ~ 2 34204 6192 0 0 ~
/ 1
3 net_8 ~ 2 34244 7674 0 0 ~
/ 1
3 net_0 ~ 2 34484 6894 0 0 ~
/ 1
3 net_3 ~ 2 34324 6894 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_6 bit4 0
clk 2 36918 6576
/ 0
rst 2 36918 7564
/ 0
addr1_1 2 38758 6290
/ 0
addr1_2 2 38758 6050
/ 0
we_com 2 36918 7102
/ 0
vss 2 37318 6927
/ 0
vdd 2 37318 7421
/ 0
we1 2 36918 7174
/ 0
we3 2 36918 6680
/ 0
we2 2 36918 6186
/ 0
we4 2 36918 7668
/ 0
di 2 36918 7038
/ 0
addr2_2 2 38758 6816
/ 0
addr2_1 2 38758 6576
/ 0
do_2 2 38758 7102
/ 0
re_2 2 38758 7278
/ 0
do_1 2 38758 7740
/ 0
re_1 2 38758 7804
/ 1
3 net_14 ~ 2 37284 7180 0 0 ~
/ 1
3 net_17 ~ 2 37284 7674 0 0 ~
/ 1
3 net_16 ~ 2 37284 6686 0 0 ~
/ 1
3 net_15 ~ 2 37284 6192 0 0 ~
/ 1
3 net_23 ~ 2 37004 7180 0 0 ~
/ 1
3 net_25 ~ 2 37004 6686 0 0 ~
/ 1
3 net_24 ~ 2 37044 6160 0 0 ~
/ 1
3 net_26 ~ 2 37004 7674 0 0 ~
/ 1
3 net_9 ~ 2 38164 7180 0 0 ~
/ 1
3 net_2 ~ 2 38124 6686 0 0 ~
/ 1
3 net_1 ~ 2 38124 6192 0 0 ~
/ 1
3 net_8 ~ 2 38164 7674 0 0 ~
/ 1
3 net_0 ~ 2 38404 6894 0 0 ~
/ 1
3 net_3 ~ 2 38244 6894 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_6 bit4 0
clk 2 25158 6576
/ 0
rst 2 25158 7564
/ 0
addr1_1 2 26998 6290
/ 0
addr1_2 2 26998 6050
/ 0
we_com 2 25158 7102
/ 0
vss 2 25558 6927
/ 0
vdd 2 25558 7421
/ 0
we1 2 25158 7174
/ 0
we3 2 25158 6680
/ 0
we2 2 25158 6186
/ 0
we4 2 25158 7668
/ 0
di 2 25158 7038
/ 0
addr2_2 2 26998 6816
/ 0
addr2_1 2 26998 6576
/ 0
do_2 2 26998 7102
/ 0
re_2 2 26998 7278
/ 0
do_1 2 26998 7740
/ 0
re_1 2 26998 7804
/ 1
3 net_14 ~ 2 25524 7180 0 0 ~
/ 1
3 net_17 ~ 2 25524 7674 0 0 ~
/ 1
3 net_16 ~ 2 25524 6686 0 0 ~
/ 1
3 net_15 ~ 2 25524 6192 0 0 ~
/ 1
3 net_23 ~ 2 25244 7180 0 0 ~
/ 1
3 net_25 ~ 2 25244 6686 0 0 ~
/ 1
3 net_24 ~ 2 25284 6160 0 0 ~
/ 1
3 net_26 ~ 2 25244 7674 0 0 ~
/ 1
3 net_9 ~ 2 26404 7180 0 0 ~
/ 1
3 net_2 ~ 2 26364 6686 0 0 ~
/ 1
3 net_1 ~ 2 26364 6192 0 0 ~
/ 1
3 net_8 ~ 2 26404 7674 0 0 ~
/ 1
3 net_0 ~ 2 26644 6894 0 0 ~
/ 1
3 net_3 ~ 2 26484 6894 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_6 bit4 0
clk 2 21238 6576
/ 0
rst 2 21238 7564
/ 0
addr1_1 2 23078 6290
/ 0
addr1_2 2 23078 6050
/ 0
we_com 2 21238 7102
/ 0
vss 2 21638 6927
/ 0
vdd 2 21638 7421
/ 0
we1 2 21238 7174
/ 0
we3 2 21238 6680
/ 0
we2 2 21238 6186
/ 0
we4 2 21238 7668
/ 0
di 2 21238 7038
/ 0
addr2_2 2 23078 6816
/ 0
addr2_1 2 23078 6576
/ 0
do_2 2 23078 7102
/ 0
re_2 2 23078 7278
/ 0
do_1 2 23078 7740
/ 0
re_1 2 23078 7804
/ 1
3 net_14 ~ 2 21604 7180 0 0 ~
/ 1
3 net_17 ~ 2 21604 7674 0 0 ~
/ 1
3 net_16 ~ 2 21604 6686 0 0 ~
/ 1
3 net_15 ~ 2 21604 6192 0 0 ~
/ 1
3 net_23 ~ 2 21324 7180 0 0 ~
/ 1
3 net_25 ~ 2 21324 6686 0 0 ~
/ 1
3 net_24 ~ 2 21364 6160 0 0 ~
/ 1
3 net_26 ~ 2 21324 7674 0 0 ~
/ 1
3 net_9 ~ 2 22484 7180 0 0 ~
/ 1
3 net_2 ~ 2 22444 6686 0 0 ~
/ 1
3 net_1 ~ 2 22444 6192 0 0 ~
/ 1
3 net_8 ~ 2 22484 7674 0 0 ~
/ 1
3 net_0 ~ 2 22724 6894 0 0 ~
/ 1
3 net_3 ~ 2 22564 6894 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_0 bit4 0
clk 2 29078 4600
/ 0
rst 2 29078 5588
/ 0
addr1_1 2 30918 4314
/ 0
addr1_2 2 30918 4074
/ 0
we_com 2 29078 5126
/ 0
vss 2 29478 4951
/ 0
vdd 2 29478 5445
/ 0
we1 2 29078 5198
/ 0
we3 2 29078 4704
/ 0
we2 2 29078 4210
/ 0
we4 2 29078 5692
/ 0
di 2 29078 5062
/ 0
addr2_2 2 30918 4840
/ 0
addr2_1 2 30918 4600
/ 0
do_2 2 30918 5126
/ 0
re_2 2 30918 5302
/ 0
do_1 2 30918 5764
/ 0
re_1 2 30918 5828
/ 1
3 net_14 ~ 2 29444 5204 0 0 ~
/ 1
3 net_17 ~ 2 29444 5698 0 0 ~
/ 1
3 net_16 ~ 2 29444 4710 0 0 ~
/ 1
3 net_15 ~ 2 29444 4216 0 0 ~
/ 1
3 net_23 ~ 2 29164 5204 0 0 ~
/ 1
3 net_25 ~ 2 29164 4710 0 0 ~
/ 1
3 net_24 ~ 2 29204 4184 0 0 ~
/ 1
3 net_26 ~ 2 29164 5698 0 0 ~
/ 1
3 net_9 ~ 2 30324 5204 0 0 ~
/ 1
3 net_2 ~ 2 30284 4710 0 0 ~
/ 1
3 net_1 ~ 2 30284 4216 0 0 ~
/ 1
3 net_8 ~ 2 30324 5698 0 0 ~
/ 1
3 net_0 ~ 2 30564 4918 0 0 ~
/ 1
3 net_3 ~ 2 30404 4918 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_0 bit4 0
clk 2 32998 4600
/ 0
rst 2 32998 5588
/ 0
addr1_1 2 34838 4314
/ 0
addr1_2 2 34838 4074
/ 0
we_com 2 32998 5126
/ 0
vss 2 33398 4951
/ 0
vdd 2 33398 5445
/ 0
we1 2 32998 5198
/ 0
we3 2 32998 4704
/ 0
we2 2 32998 4210
/ 0
we4 2 32998 5692
/ 0
di 2 32998 5062
/ 0
addr2_2 2 34838 4840
/ 0
addr2_1 2 34838 4600
/ 0
do_2 2 34838 5126
/ 0
re_2 2 34838 5302
/ 0
do_1 2 34838 5764
/ 0
re_1 2 34838 5828
/ 1
3 net_14 ~ 2 33364 5204 0 0 ~
/ 1
3 net_17 ~ 2 33364 5698 0 0 ~
/ 1
3 net_16 ~ 2 33364 4710 0 0 ~
/ 1
3 net_15 ~ 2 33364 4216 0 0 ~
/ 1
3 net_23 ~ 2 33084 5204 0 0 ~
/ 1
3 net_25 ~ 2 33084 4710 0 0 ~
/ 1
3 net_24 ~ 2 33124 4184 0 0 ~
/ 1
3 net_26 ~ 2 33084 5698 0 0 ~
/ 1
3 net_9 ~ 2 34244 5204 0 0 ~
/ 1
3 net_2 ~ 2 34204 4710 0 0 ~
/ 1
3 net_1 ~ 2 34204 4216 0 0 ~
/ 1
3 net_8 ~ 2 34244 5698 0 0 ~
/ 1
3 net_0 ~ 2 34484 4918 0 0 ~
/ 1
3 net_3 ~ 2 34324 4918 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_0 bit4 0
clk 2 36918 4600
/ 0
rst 2 36918 5588
/ 0
addr1_1 2 38758 4314
/ 0
addr1_2 2 38758 4074
/ 0
we_com 2 36918 5126
/ 0
vss 2 37318 4951
/ 0
vdd 2 37318 5445
/ 0
we1 2 36918 5198
/ 0
we3 2 36918 4704
/ 0
we2 2 36918 4210
/ 0
we4 2 36918 5692
/ 0
di 2 36918 5062
/ 0
addr2_2 2 38758 4840
/ 0
addr2_1 2 38758 4600
/ 0
do_2 2 38758 5126
/ 0
re_2 2 38758 5302
/ 0
do_1 2 38758 5764
/ 0
re_1 2 38758 5828
/ 1
3 net_14 ~ 2 37284 5204 0 0 ~
/ 1
3 net_17 ~ 2 37284 5698 0 0 ~
/ 1
3 net_16 ~ 2 37284 4710 0 0 ~
/ 1
3 net_15 ~ 2 37284 4216 0 0 ~
/ 1
3 net_23 ~ 2 37004 5204 0 0 ~
/ 1
3 net_25 ~ 2 37004 4710 0 0 ~
/ 1
3 net_24 ~ 2 37044 4184 0 0 ~
/ 1
3 net_26 ~ 2 37004 5698 0 0 ~
/ 1
3 net_9 ~ 2 38164 5204 0 0 ~
/ 1
3 net_2 ~ 2 38124 4710 0 0 ~
/ 1
3 net_1 ~ 2 38124 4216 0 0 ~
/ 1
3 net_8 ~ 2 38164 5698 0 0 ~
/ 1
3 net_0 ~ 2 38404 4918 0 0 ~
/ 1
3 net_3 ~ 2 38244 4918 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_0 bit4 0
clk 2 25158 4600
/ 0
rst 2 25158 5588
/ 0
addr1_1 2 26998 4314
/ 0
addr1_2 2 26998 4074
/ 0
we_com 2 25158 5126
/ 0
vss 2 25558 4951
/ 0
vdd 2 25558 5445
/ 0
we1 2 25158 5198
/ 0
we3 2 25158 4704
/ 0
we2 2 25158 4210
/ 0
we4 2 25158 5692
/ 0
di 2 25158 5062
/ 0
addr2_2 2 26998 4840
/ 0
addr2_1 2 26998 4600
/ 0
do_2 2 26998 5126
/ 0
re_2 2 26998 5302
/ 0
do_1 2 26998 5764
/ 0
re_1 2 26998 5828
/ 1
3 net_14 ~ 2 25524 5204 0 0 ~
/ 1
3 net_17 ~ 2 25524 5698 0 0 ~
/ 1
3 net_16 ~ 2 25524 4710 0 0 ~
/ 1
3 net_15 ~ 2 25524 4216 0 0 ~
/ 1
3 net_23 ~ 2 25244 5204 0 0 ~
/ 1
3 net_25 ~ 2 25244 4710 0 0 ~
/ 1
3 net_24 ~ 2 25284 4184 0 0 ~
/ 1
3 net_26 ~ 2 25244 5698 0 0 ~
/ 1
3 net_9 ~ 2 26404 5204 0 0 ~
/ 1
3 net_2 ~ 2 26364 4710 0 0 ~
/ 1
3 net_1 ~ 2 26364 4216 0 0 ~
/ 1
3 net_8 ~ 2 26404 5698 0 0 ~
/ 1
3 net_0 ~ 2 26644 4918 0 0 ~
/ 1
3 net_3 ~ 2 26484 4918 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_0 bit4 0
clk 2 21238 4600
/ 0
rst 2 21238 5588
/ 0
addr1_1 2 23078 4314
/ 0
addr1_2 2 23078 4074
/ 0
we_com 2 21238 5126
/ 0
vss 2 21638 4951
/ 0
vdd 2 21638 5445
/ 0
we1 2 21238 5198
/ 0
we3 2 21238 4704
/ 0
we2 2 21238 4210
/ 0
we4 2 21238 5692
/ 0
di 2 21238 5062
/ 0
addr2_2 2 23078 4840
/ 0
addr2_1 2 23078 4600
/ 0
do_2 2 23078 5126
/ 0
re_2 2 23078 5302
/ 0
do_1 2 23078 5764
/ 0
re_1 2 23078 5828
/ 1
3 net_14 ~ 2 21604 5204 0 0 ~
/ 1
3 net_17 ~ 2 21604 5698 0 0 ~
/ 1
3 net_16 ~ 2 21604 4710 0 0 ~
/ 1
3 net_15 ~ 2 21604 4216 0 0 ~
/ 1
3 net_23 ~ 2 21324 5204 0 0 ~
/ 1
3 net_25 ~ 2 21324 4710 0 0 ~
/ 1
3 net_24 ~ 2 21364 4184 0 0 ~
/ 1
3 net_26 ~ 2 21324 5698 0 0 ~
/ 1
3 net_9 ~ 2 22484 5204 0 0 ~
/ 1
3 net_2 ~ 2 22444 4710 0 0 ~
/ 1
3 net_1 ~ 2 22444 4216 0 0 ~
/ 1
3 net_8 ~ 2 22484 5698 0 0 ~
/ 1
3 net_0 ~ 2 22724 4918 0 0 ~
/ 1
3 net_3 ~ 2 22564 4918 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_4 bit4 0
clk 2 29078 648
/ 0
rst 2 29078 1636
/ 0
addr1_1 2 30918 362
/ 0
addr1_2 2 30918 122
/ 0
we_com 2 29078 1174
/ 0
vss 2 29478 999
/ 0
vdd 2 29478 1493
/ 0
we1 2 29078 1246
/ 0
we3 2 29078 752
/ 0
we2 2 29078 258
/ 0
we4 2 29078 1740
/ 0
di 2 29078 1110
/ 0
addr2_2 2 30918 888
/ 0
addr2_1 2 30918 648
/ 0
do_2 2 30918 1174
/ 0
re_2 2 30918 1350
/ 0
do_1 2 30918 1812
/ 0
re_1 2 30918 1876
/ 1
3 net_14 ~ 2 29444 1252 0 0 ~
/ 1
3 net_17 ~ 2 29444 1746 0 0 ~
/ 1
3 net_16 ~ 2 29444 758 0 0 ~
/ 1
3 net_15 ~ 2 29444 264 0 0 ~
/ 1
3 net_23 ~ 2 29164 1252 0 0 ~
/ 1
3 net_25 ~ 2 29164 758 0 0 ~
/ 1
3 net_24 ~ 2 29204 232 0 0 ~
/ 1
3 net_26 ~ 2 29164 1746 0 0 ~
/ 1
3 net_9 ~ 2 30324 1252 0 0 ~
/ 1
3 net_2 ~ 2 30284 758 0 0 ~
/ 1
3 net_1 ~ 2 30284 264 0 0 ~
/ 1
3 net_8 ~ 2 30324 1746 0 0 ~
/ 1
3 net_0 ~ 2 30564 966 0 0 ~
/ 1
3 net_3 ~ 2 30404 966 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_4 bit4 0
clk 2 32998 648
/ 0
rst 2 32998 1636
/ 0
addr1_1 2 34838 362
/ 0
addr1_2 2 34838 122
/ 0
we_com 2 32998 1174
/ 0
vss 2 33398 999
/ 0
vdd 2 33398 1493
/ 0
we1 2 32998 1246
/ 0
we3 2 32998 752
/ 0
we2 2 32998 258
/ 0
we4 2 32998 1740
/ 0
di 2 32998 1110
/ 0
addr2_2 2 34838 888
/ 0
addr2_1 2 34838 648
/ 0
do_2 2 34838 1174
/ 0
re_2 2 34838 1350
/ 0
do_1 2 34838 1812
/ 0
re_1 2 34838 1876
/ 1
3 net_14 ~ 2 33364 1252 0 0 ~
/ 1
3 net_17 ~ 2 33364 1746 0 0 ~
/ 1
3 net_16 ~ 2 33364 758 0 0 ~
/ 1
3 net_15 ~ 2 33364 264 0 0 ~
/ 1
3 net_23 ~ 2 33084 1252 0 0 ~
/ 1
3 net_25 ~ 2 33084 758 0 0 ~
/ 1
3 net_24 ~ 2 33124 232 0 0 ~
/ 1
3 net_26 ~ 2 33084 1746 0 0 ~
/ 1
3 net_9 ~ 2 34244 1252 0 0 ~
/ 1
3 net_2 ~ 2 34204 758 0 0 ~
/ 1
3 net_1 ~ 2 34204 264 0 0 ~
/ 1
3 net_8 ~ 2 34244 1746 0 0 ~
/ 1
3 net_0 ~ 2 34484 966 0 0 ~
/ 1
3 net_3 ~ 2 34324 966 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_4 bit4 0
clk 2 36918 648
/ 0
rst 2 36918 1636
/ 0
addr1_1 2 38758 362
/ 0
addr1_2 2 38758 122
/ 0
we_com 2 36918 1174
/ 0
vss 2 37318 999
/ 0
vdd 2 37318 1493
/ 0
we1 2 36918 1246
/ 0
we3 2 36918 752
/ 0
we2 2 36918 258
/ 0
we4 2 36918 1740
/ 0
di 2 36918 1110
/ 0
addr2_2 2 38758 888
/ 0
addr2_1 2 38758 648
/ 0
do_2 2 38758 1174
/ 0
re_2 2 38758 1350
/ 0
do_1 2 38758 1812
/ 0
re_1 2 38758 1876
/ 1
3 net_14 ~ 2 37284 1252 0 0 ~
/ 1
3 net_17 ~ 2 37284 1746 0 0 ~
/ 1
3 net_16 ~ 2 37284 758 0 0 ~
/ 1
3 net_15 ~ 2 37284 264 0 0 ~
/ 1
3 net_23 ~ 2 37004 1252 0 0 ~
/ 1
3 net_25 ~ 2 37004 758 0 0 ~
/ 1
3 net_24 ~ 2 37044 232 0 0 ~
/ 1
3 net_26 ~ 2 37004 1746 0 0 ~
/ 1
3 net_9 ~ 2 38164 1252 0 0 ~
/ 1
3 net_2 ~ 2 38124 758 0 0 ~
/ 1
3 net_1 ~ 2 38124 264 0 0 ~
/ 1
3 net_8 ~ 2 38164 1746 0 0 ~
/ 1
3 net_0 ~ 2 38404 966 0 0 ~
/ 1
3 net_3 ~ 2 38244 966 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_4 bit4 0
clk 2 25158 648
/ 0
rst 2 25158 1636
/ 0
addr1_1 2 26998 362
/ 0
addr1_2 2 26998 122
/ 0
we_com 2 25158 1174
/ 0
vss 2 25558 999
/ 0
vdd 2 25558 1493
/ 0
we1 2 25158 1246
/ 0
we3 2 25158 752
/ 0
we2 2 25158 258
/ 0
we4 2 25158 1740
/ 0
di 2 25158 1110
/ 0
addr2_2 2 26998 888
/ 0
addr2_1 2 26998 648
/ 0
do_2 2 26998 1174
/ 0
re_2 2 26998 1350
/ 0
do_1 2 26998 1812
/ 0
re_1 2 26998 1876
/ 1
3 net_14 ~ 2 25524 1252 0 0 ~
/ 1
3 net_17 ~ 2 25524 1746 0 0 ~
/ 1
3 net_16 ~ 2 25524 758 0 0 ~
/ 1
3 net_15 ~ 2 25524 264 0 0 ~
/ 1
3 net_23 ~ 2 25244 1252 0 0 ~
/ 1
3 net_25 ~ 2 25244 758 0 0 ~
/ 1
3 net_24 ~ 2 25284 232 0 0 ~
/ 1
3 net_26 ~ 2 25244 1746 0 0 ~
/ 1
3 net_9 ~ 2 26404 1252 0 0 ~
/ 1
3 net_2 ~ 2 26364 758 0 0 ~
/ 1
3 net_1 ~ 2 26364 264 0 0 ~
/ 1
3 net_8 ~ 2 26404 1746 0 0 ~
/ 1
3 net_0 ~ 2 26644 966 0 0 ~
/ 1
3 net_3 ~ 2 26484 966 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_4 bit4 0
clk 2 21238 648
/ 0
rst 2 21238 1636
/ 0
addr1_1 2 23078 362
/ 0
addr1_2 2 23078 122
/ 0
we_com 2 21238 1174
/ 0
vss 2 21638 999
/ 0
vdd 2 21638 1493
/ 0
we1 2 21238 1246
/ 0
we3 2 21238 752
/ 0
we2 2 21238 258
/ 0
we4 2 21238 1740
/ 0
di 2 21238 1110
/ 0
addr2_2 2 23078 888
/ 0
addr2_1 2 23078 648
/ 0
do_2 2 23078 1174
/ 0
re_2 2 23078 1350
/ 0
do_1 2 23078 1812
/ 0
re_1 2 23078 1876
/ 1
3 net_14 ~ 2 21604 1252 0 0 ~
/ 1
3 net_17 ~ 2 21604 1746 0 0 ~
/ 1
3 net_16 ~ 2 21604 758 0 0 ~
/ 1
3 net_15 ~ 2 21604 264 0 0 ~
/ 1
3 net_23 ~ 2 21324 1252 0 0 ~
/ 1
3 net_25 ~ 2 21324 758 0 0 ~
/ 1
3 net_24 ~ 2 21364 232 0 0 ~
/ 1
3 net_26 ~ 2 21324 1746 0 0 ~
/ 1
3 net_9 ~ 2 22484 1252 0 0 ~
/ 1
3 net_2 ~ 2 22444 758 0 0 ~
/ 1
3 net_1 ~ 2 22444 264 0 0 ~
/ 1
3 net_8 ~ 2 22484 1746 0 0 ~
/ 1
3 net_0 ~ 2 22724 966 0 0 ~
/ 1
3 net_3 ~ 2 22564 966 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_1 bit4 0
clk 2 29078 2624
/ 0
rst 2 29078 3612
/ 0
addr1_1 2 30918 2338
/ 0
addr1_2 2 30918 2098
/ 0
we_com 2 29078 3150
/ 0
vss 2 29478 2975
/ 0
vdd 2 29478 3469
/ 0
we1 2 29078 3222
/ 0
we3 2 29078 2728
/ 0
we2 2 29078 2234
/ 0
we4 2 29078 3716
/ 0
di 2 29078 3086
/ 0
addr2_2 2 30918 2864
/ 0
addr2_1 2 30918 2624
/ 0
do_2 2 30918 3150
/ 0
re_2 2 30918 3326
/ 0
do_1 2 30918 3788
/ 0
re_1 2 30918 3852
/ 1
3 net_14 ~ 2 29444 3228 0 0 ~
/ 1
3 net_17 ~ 2 29444 3722 0 0 ~
/ 1
3 net_16 ~ 2 29444 2734 0 0 ~
/ 1
3 net_15 ~ 2 29444 2240 0 0 ~
/ 1
3 net_23 ~ 2 29164 3228 0 0 ~
/ 1
3 net_25 ~ 2 29164 2734 0 0 ~
/ 1
3 net_24 ~ 2 29204 2208 0 0 ~
/ 1
3 net_26 ~ 2 29164 3722 0 0 ~
/ 1
3 net_9 ~ 2 30324 3228 0 0 ~
/ 1
3 net_2 ~ 2 30284 2734 0 0 ~
/ 1
3 net_1 ~ 2 30284 2240 0 0 ~
/ 1
3 net_8 ~ 2 30324 3722 0 0 ~
/ 1
3 net_0 ~ 2 30564 2942 0 0 ~
/ 1
3 net_3 ~ 2 30404 2942 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_1 bit4 0
clk 2 32998 2624
/ 0
rst 2 32998 3612
/ 0
addr1_1 2 34838 2338
/ 0
addr1_2 2 34838 2098
/ 0
we_com 2 32998 3150
/ 0
vss 2 33398 2975
/ 0
vdd 2 33398 3469
/ 0
we1 2 32998 3222
/ 0
we3 2 32998 2728
/ 0
we2 2 32998 2234
/ 0
we4 2 32998 3716
/ 0
di 2 32998 3086
/ 0
addr2_2 2 34838 2864
/ 0
addr2_1 2 34838 2624
/ 0
do_2 2 34838 3150
/ 0
re_2 2 34838 3326
/ 0
do_1 2 34838 3788
/ 0
re_1 2 34838 3852
/ 1
3 net_14 ~ 2 33364 3228 0 0 ~
/ 1
3 net_17 ~ 2 33364 3722 0 0 ~
/ 1
3 net_16 ~ 2 33364 2734 0 0 ~
/ 1
3 net_15 ~ 2 33364 2240 0 0 ~
/ 1
3 net_23 ~ 2 33084 3228 0 0 ~
/ 1
3 net_25 ~ 2 33084 2734 0 0 ~
/ 1
3 net_24 ~ 2 33124 2208 0 0 ~
/ 1
3 net_26 ~ 2 33084 3722 0 0 ~
/ 1
3 net_9 ~ 2 34244 3228 0 0 ~
/ 1
3 net_2 ~ 2 34204 2734 0 0 ~
/ 1
3 net_1 ~ 2 34204 2240 0 0 ~
/ 1
3 net_8 ~ 2 34244 3722 0 0 ~
/ 1
3 net_0 ~ 2 34484 2942 0 0 ~
/ 1
3 net_3 ~ 2 34324 2942 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_1 bit4 0
clk 2 36918 2624
/ 0
rst 2 36918 3612
/ 0
addr1_1 2 38758 2338
/ 0
addr1_2 2 38758 2098
/ 0
we_com 2 36918 3150
/ 0
vss 2 37318 2975
/ 0
vdd 2 37318 3469
/ 0
we1 2 36918 3222
/ 0
we3 2 36918 2728
/ 0
we2 2 36918 2234
/ 0
we4 2 36918 3716
/ 0
di 2 36918 3086
/ 0
addr2_2 2 38758 2864
/ 0
addr2_1 2 38758 2624
/ 0
do_2 2 38758 3150
/ 0
re_2 2 38758 3326
/ 0
do_1 2 38758 3788
/ 0
re_1 2 38758 3852
/ 1
3 net_14 ~ 2 37284 3228 0 0 ~
/ 1
3 net_17 ~ 2 37284 3722 0 0 ~
/ 1
3 net_16 ~ 2 37284 2734 0 0 ~
/ 1
3 net_15 ~ 2 37284 2240 0 0 ~
/ 1
3 net_23 ~ 2 37004 3228 0 0 ~
/ 1
3 net_25 ~ 2 37004 2734 0 0 ~
/ 1
3 net_24 ~ 2 37044 2208 0 0 ~
/ 1
3 net_26 ~ 2 37004 3722 0 0 ~
/ 1
3 net_9 ~ 2 38164 3228 0 0 ~
/ 1
3 net_2 ~ 2 38124 2734 0 0 ~
/ 1
3 net_1 ~ 2 38124 2240 0 0 ~
/ 1
3 net_8 ~ 2 38164 3722 0 0 ~
/ 1
3 net_0 ~ 2 38404 2942 0 0 ~
/ 1
3 net_3 ~ 2 38244 2942 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_1 bit4 0
clk 2 25158 2624
/ 0
rst 2 25158 3612
/ 0
addr1_1 2 26998 2338
/ 0
addr1_2 2 26998 2098
/ 0
we_com 2 25158 3150
/ 0
vss 2 25558 2975
/ 0
vdd 2 25558 3469
/ 0
we1 2 25158 3222
/ 0
we3 2 25158 2728
/ 0
we2 2 25158 2234
/ 0
we4 2 25158 3716
/ 0
di 2 25158 3086
/ 0
addr2_2 2 26998 2864
/ 0
addr2_1 2 26998 2624
/ 0
do_2 2 26998 3150
/ 0
re_2 2 26998 3326
/ 0
do_1 2 26998 3788
/ 0
re_1 2 26998 3852
/ 1
3 net_14 ~ 2 25524 3228 0 0 ~
/ 1
3 net_17 ~ 2 25524 3722 0 0 ~
/ 1
3 net_16 ~ 2 25524 2734 0 0 ~
/ 1
3 net_15 ~ 2 25524 2240 0 0 ~
/ 1
3 net_23 ~ 2 25244 3228 0 0 ~
/ 1
3 net_25 ~ 2 25244 2734 0 0 ~
/ 1
3 net_24 ~ 2 25284 2208 0 0 ~
/ 1
3 net_26 ~ 2 25244 3722 0 0 ~
/ 1
3 net_9 ~ 2 26404 3228 0 0 ~
/ 1
3 net_2 ~ 2 26364 2734 0 0 ~
/ 1
3 net_1 ~ 2 26364 2240 0 0 ~
/ 1
3 net_8 ~ 2 26404 3722 0 0 ~
/ 1
3 net_0 ~ 2 26644 2942 0 0 ~
/ 1
3 net_3 ~ 2 26484 2942 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_1 bit4 0
clk 2 21238 2624
/ 0
rst 2 21238 3612
/ 0
addr1_1 2 23078 2338
/ 0
addr1_2 2 23078 2098
/ 0
we_com 2 21238 3150
/ 0
vss 2 21638 2975
/ 0
vdd 2 21638 3469
/ 0
we1 2 21238 3222
/ 0
we3 2 21238 2728
/ 0
we2 2 21238 2234
/ 0
we4 2 21238 3716
/ 0
di 2 21238 3086
/ 0
addr2_2 2 23078 2864
/ 0
addr2_1 2 23078 2624
/ 0
do_2 2 23078 3150
/ 0
re_2 2 23078 3326
/ 0
do_1 2 23078 3788
/ 0
re_1 2 23078 3852
/ 1
3 net_14 ~ 2 21604 3228 0 0 ~
/ 1
3 net_17 ~ 2 21604 3722 0 0 ~
/ 1
3 net_16 ~ 2 21604 2734 0 0 ~
/ 1
3 net_15 ~ 2 21604 2240 0 0 ~
/ 1
3 net_23 ~ 2 21324 3228 0 0 ~
/ 1
3 net_25 ~ 2 21324 2734 0 0 ~
/ 1
3 net_24 ~ 2 21364 2208 0 0 ~
/ 1
3 net_26 ~ 2 21324 3722 0 0 ~
/ 1
3 net_9 ~ 2 22484 3228 0 0 ~
/ 1
3 net_2 ~ 2 22444 2734 0 0 ~
/ 1
3 net_1 ~ 2 22444 2240 0 0 ~
/ 1
3 net_8 ~ 2 22484 3722 0 0 ~
/ 1
3 net_0 ~ 2 22724 2942 0 0 ~
/ 1
3 net_3 ~ 2 22564 2942 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_3 bit4 0
clk 2 27118 6576
/ 0
rst 2 27118 7564
/ 0
addr1_1 2 28958 6290
/ 0
addr1_2 2 28958 6050
/ 0
we_com 2 27118 7102
/ 0
vss 2 27518 6927
/ 0
vdd 2 27518 7421
/ 0
we1 2 27118 7174
/ 0
we3 2 27118 6680
/ 0
we2 2 27118 6186
/ 0
we4 2 27118 7668
/ 0
di 2 27118 7038
/ 0
addr2_2 2 28958 6816
/ 0
addr2_1 2 28958 6576
/ 0
do_2 2 28958 7102
/ 0
re_2 2 28958 7278
/ 0
do_1 2 28958 7740
/ 0
re_1 2 28958 7804
/ 1
3 net_14 ~ 2 27484 7180 0 0 ~
/ 1
3 net_17 ~ 2 27484 7674 0 0 ~
/ 1
3 net_16 ~ 2 27484 6686 0 0 ~
/ 1
3 net_15 ~ 2 27484 6192 0 0 ~
/ 1
3 net_23 ~ 2 27204 7180 0 0 ~
/ 1
3 net_25 ~ 2 27204 6686 0 0 ~
/ 1
3 net_24 ~ 2 27244 6160 0 0 ~
/ 1
3 net_26 ~ 2 27204 7674 0 0 ~
/ 1
3 net_9 ~ 2 28364 7180 0 0 ~
/ 1
3 net_2 ~ 2 28324 6686 0 0 ~
/ 1
3 net_1 ~ 2 28324 6192 0 0 ~
/ 1
3 net_8 ~ 2 28364 7674 0 0 ~
/ 1
3 net_0 ~ 2 28604 6894 0 0 ~
/ 1
3 net_3 ~ 2 28444 6894 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_3 bit4 0
clk 2 31038 6576
/ 0
rst 2 31038 7564
/ 0
addr1_1 2 32878 6290
/ 0
addr1_2 2 32878 6050
/ 0
we_com 2 31038 7102
/ 0
vss 2 31438 6927
/ 0
vdd 2 31438 7421
/ 0
we1 2 31038 7174
/ 0
we3 2 31038 6680
/ 0
we2 2 31038 6186
/ 0
we4 2 31038 7668
/ 0
di 2 31038 7038
/ 0
addr2_2 2 32878 6816
/ 0
addr2_1 2 32878 6576
/ 0
do_2 2 32878 7102
/ 0
re_2 2 32878 7278
/ 0
do_1 2 32878 7740
/ 0
re_1 2 32878 7804
/ 1
3 net_14 ~ 2 31404 7180 0 0 ~
/ 1
3 net_17 ~ 2 31404 7674 0 0 ~
/ 1
3 net_16 ~ 2 31404 6686 0 0 ~
/ 1
3 net_15 ~ 2 31404 6192 0 0 ~
/ 1
3 net_23 ~ 2 31124 7180 0 0 ~
/ 1
3 net_25 ~ 2 31124 6686 0 0 ~
/ 1
3 net_24 ~ 2 31164 6160 0 0 ~
/ 1
3 net_26 ~ 2 31124 7674 0 0 ~
/ 1
3 net_9 ~ 2 32284 7180 0 0 ~
/ 1
3 net_2 ~ 2 32244 6686 0 0 ~
/ 1
3 net_1 ~ 2 32244 6192 0 0 ~
/ 1
3 net_8 ~ 2 32284 7674 0 0 ~
/ 1
3 net_0 ~ 2 32524 6894 0 0 ~
/ 1
3 net_3 ~ 2 32364 6894 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_3 bit4 0
clk 2 34958 6576
/ 0
rst 2 34958 7564
/ 0
addr1_1 2 36798 6290
/ 0
addr1_2 2 36798 6050
/ 0
we_com 2 34958 7102
/ 0
vss 2 35358 6927
/ 0
vdd 2 35358 7421
/ 0
we1 2 34958 7174
/ 0
we3 2 34958 6680
/ 0
we2 2 34958 6186
/ 0
we4 2 34958 7668
/ 0
di 2 34958 7038
/ 0
addr2_2 2 36798 6816
/ 0
addr2_1 2 36798 6576
/ 0
do_2 2 36798 7102
/ 0
re_2 2 36798 7278
/ 0
do_1 2 36798 7740
/ 0
re_1 2 36798 7804
/ 1
3 net_14 ~ 2 35324 7180 0 0 ~
/ 1
3 net_17 ~ 2 35324 7674 0 0 ~
/ 1
3 net_16 ~ 2 35324 6686 0 0 ~
/ 1
3 net_15 ~ 2 35324 6192 0 0 ~
/ 1
3 net_23 ~ 2 35044 7180 0 0 ~
/ 1
3 net_25 ~ 2 35044 6686 0 0 ~
/ 1
3 net_24 ~ 2 35084 6160 0 0 ~
/ 1
3 net_26 ~ 2 35044 7674 0 0 ~
/ 1
3 net_9 ~ 2 36204 7180 0 0 ~
/ 1
3 net_2 ~ 2 36164 6686 0 0 ~
/ 1
3 net_1 ~ 2 36164 6192 0 0 ~
/ 1
3 net_8 ~ 2 36204 7674 0 0 ~
/ 1
3 net_0 ~ 2 36444 6894 0 0 ~
/ 1
3 net_3 ~ 2 36284 6894 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_3 bit4 0
clk 2 23198 6576
/ 0
rst 2 23198 7564
/ 0
addr1_1 2 25038 6290
/ 0
addr1_2 2 25038 6050
/ 0
we_com 2 23198 7102
/ 0
vss 2 23598 6927
/ 0
vdd 2 23598 7421
/ 0
we1 2 23198 7174
/ 0
we3 2 23198 6680
/ 0
we2 2 23198 6186
/ 0
we4 2 23198 7668
/ 0
di 2 23198 7038
/ 0
addr2_2 2 25038 6816
/ 0
addr2_1 2 25038 6576
/ 0
do_2 2 25038 7102
/ 0
re_2 2 25038 7278
/ 0
do_1 2 25038 7740
/ 0
re_1 2 25038 7804
/ 1
3 net_14 ~ 2 23564 7180 0 0 ~
/ 1
3 net_17 ~ 2 23564 7674 0 0 ~
/ 1
3 net_16 ~ 2 23564 6686 0 0 ~
/ 1
3 net_15 ~ 2 23564 6192 0 0 ~
/ 1
3 net_23 ~ 2 23284 7180 0 0 ~
/ 1
3 net_25 ~ 2 23284 6686 0 0 ~
/ 1
3 net_24 ~ 2 23324 6160 0 0 ~
/ 1
3 net_26 ~ 2 23284 7674 0 0 ~
/ 1
3 net_9 ~ 2 24444 7180 0 0 ~
/ 1
3 net_2 ~ 2 24404 6686 0 0 ~
/ 1
3 net_1 ~ 2 24404 6192 0 0 ~
/ 1
3 net_8 ~ 2 24444 7674 0 0 ~
/ 1
3 net_0 ~ 2 24684 6894 0 0 ~
/ 1
3 net_3 ~ 2 24524 6894 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_3 bit4 0
clk 2 19278 6576
/ 0
rst 2 19278 7564
/ 0
addr1_1 2 21118 6290
/ 0
addr1_2 2 21118 6050
/ 0
we_com 2 19278 7102
/ 0
vss 2 19678 6927
/ 0
vdd 2 19678 7421
/ 0
we1 2 19278 7174
/ 0
we3 2 19278 6680
/ 0
we2 2 19278 6186
/ 0
we4 2 19278 7668
/ 0
di 2 19278 7038
/ 0
addr2_2 2 21118 6816
/ 0
addr2_1 2 21118 6576
/ 0
do_2 2 21118 7102
/ 0
re_2 2 21118 7278
/ 0
do_1 2 21118 7740
/ 0
re_1 2 21118 7804
/ 1
3 net_14 ~ 2 19644 7180 0 0 ~
/ 1
3 net_17 ~ 2 19644 7674 0 0 ~
/ 1
3 net_16 ~ 2 19644 6686 0 0 ~
/ 1
3 net_15 ~ 2 19644 6192 0 0 ~
/ 1
3 net_23 ~ 2 19364 7180 0 0 ~
/ 1
3 net_25 ~ 2 19364 6686 0 0 ~
/ 1
3 net_24 ~ 2 19404 6160 0 0 ~
/ 1
3 net_26 ~ 2 19364 7674 0 0 ~
/ 1
3 net_9 ~ 2 20524 7180 0 0 ~
/ 1
3 net_2 ~ 2 20484 6686 0 0 ~
/ 1
3 net_1 ~ 2 20484 6192 0 0 ~
/ 1
3 net_8 ~ 2 20524 7674 0 0 ~
/ 1
3 net_0 ~ 2 20764 6894 0 0 ~
/ 1
3 net_3 ~ 2 20604 6894 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_7 bit4 0
clk 2 27118 4600
/ 0
rst 2 27118 5588
/ 0
addr1_1 2 28958 4314
/ 0
addr1_2 2 28958 4074
/ 0
we_com 2 27118 5126
/ 0
vss 2 27518 4951
/ 0
vdd 2 27518 5445
/ 0
we1 2 27118 5198
/ 0
we3 2 27118 4704
/ 0
we2 2 27118 4210
/ 0
we4 2 27118 5692
/ 0
di 2 27118 5062
/ 0
addr2_2 2 28958 4840
/ 0
addr2_1 2 28958 4600
/ 0
do_2 2 28958 5126
/ 0
re_2 2 28958 5302
/ 0
do_1 2 28958 5764
/ 0
re_1 2 28958 5828
/ 1
3 net_14 ~ 2 27484 5204 0 0 ~
/ 1
3 net_17 ~ 2 27484 5698 0 0 ~
/ 1
3 net_16 ~ 2 27484 4710 0 0 ~
/ 1
3 net_15 ~ 2 27484 4216 0 0 ~
/ 1
3 net_23 ~ 2 27204 5204 0 0 ~
/ 1
3 net_25 ~ 2 27204 4710 0 0 ~
/ 1
3 net_24 ~ 2 27244 4184 0 0 ~
/ 1
3 net_26 ~ 2 27204 5698 0 0 ~
/ 1
3 net_9 ~ 2 28364 5204 0 0 ~
/ 1
3 net_2 ~ 2 28324 4710 0 0 ~
/ 1
3 net_1 ~ 2 28324 4216 0 0 ~
/ 1
3 net_8 ~ 2 28364 5698 0 0 ~
/ 1
3 net_0 ~ 2 28604 4918 0 0 ~
/ 1
3 net_3 ~ 2 28444 4918 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_7 bit4 0
clk 2 31038 4600
/ 0
rst 2 31038 5588
/ 0
addr1_1 2 32878 4314
/ 0
addr1_2 2 32878 4074
/ 0
we_com 2 31038 5126
/ 0
vss 2 31438 4951
/ 0
vdd 2 31438 5445
/ 0
we1 2 31038 5198
/ 0
we3 2 31038 4704
/ 0
we2 2 31038 4210
/ 0
we4 2 31038 5692
/ 0
di 2 31038 5062
/ 0
addr2_2 2 32878 4840
/ 0
addr2_1 2 32878 4600
/ 0
do_2 2 32878 5126
/ 0
re_2 2 32878 5302
/ 0
do_1 2 32878 5764
/ 0
re_1 2 32878 5828
/ 1
3 net_14 ~ 2 31404 5204 0 0 ~
/ 1
3 net_17 ~ 2 31404 5698 0 0 ~
/ 1
3 net_16 ~ 2 31404 4710 0 0 ~
/ 1
3 net_15 ~ 2 31404 4216 0 0 ~
/ 1
3 net_23 ~ 2 31124 5204 0 0 ~
/ 1
3 net_25 ~ 2 31124 4710 0 0 ~
/ 1
3 net_24 ~ 2 31164 4184 0 0 ~
/ 1
3 net_26 ~ 2 31124 5698 0 0 ~
/ 1
3 net_9 ~ 2 32284 5204 0 0 ~
/ 1
3 net_2 ~ 2 32244 4710 0 0 ~
/ 1
3 net_1 ~ 2 32244 4216 0 0 ~
/ 1
3 net_8 ~ 2 32284 5698 0 0 ~
/ 1
3 net_0 ~ 2 32524 4918 0 0 ~
/ 1
3 net_3 ~ 2 32364 4918 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_7 bit4 0
clk 2 34958 4600
/ 0
rst 2 34958 5588
/ 0
addr1_1 2 36798 4314
/ 0
addr1_2 2 36798 4074
/ 0
we_com 2 34958 5126
/ 0
vss 2 35358 4951
/ 0
vdd 2 35358 5445
/ 0
we1 2 34958 5198
/ 0
we3 2 34958 4704
/ 0
we2 2 34958 4210
/ 0
we4 2 34958 5692
/ 0
di 2 34958 5062
/ 0
addr2_2 2 36798 4840
/ 0
addr2_1 2 36798 4600
/ 0
do_2 2 36798 5126
/ 0
re_2 2 36798 5302
/ 0
do_1 2 36798 5764
/ 0
re_1 2 36798 5828
/ 1
3 net_14 ~ 2 35324 5204 0 0 ~
/ 1
3 net_17 ~ 2 35324 5698 0 0 ~
/ 1
3 net_16 ~ 2 35324 4710 0 0 ~
/ 1
3 net_15 ~ 2 35324 4216 0 0 ~
/ 1
3 net_23 ~ 2 35044 5204 0 0 ~
/ 1
3 net_25 ~ 2 35044 4710 0 0 ~
/ 1
3 net_24 ~ 2 35084 4184 0 0 ~
/ 1
3 net_26 ~ 2 35044 5698 0 0 ~
/ 1
3 net_9 ~ 2 36204 5204 0 0 ~
/ 1
3 net_2 ~ 2 36164 4710 0 0 ~
/ 1
3 net_1 ~ 2 36164 4216 0 0 ~
/ 1
3 net_8 ~ 2 36204 5698 0 0 ~
/ 1
3 net_0 ~ 2 36444 4918 0 0 ~
/ 1
3 net_3 ~ 2 36284 4918 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_7 bit4 0
clk 2 23198 4600
/ 0
rst 2 23198 5588
/ 0
addr1_1 2 25038 4314
/ 0
addr1_2 2 25038 4074
/ 0
we_com 2 23198 5126
/ 0
vss 2 23598 4951
/ 0
vdd 2 23598 5445
/ 0
we1 2 23198 5198
/ 0
we3 2 23198 4704
/ 0
we2 2 23198 4210
/ 0
we4 2 23198 5692
/ 0
di 2 23198 5062
/ 0
addr2_2 2 25038 4840
/ 0
addr2_1 2 25038 4600
/ 0
do_2 2 25038 5126
/ 0
re_2 2 25038 5302
/ 0
do_1 2 25038 5764
/ 0
re_1 2 25038 5828
/ 1
3 net_14 ~ 2 23564 5204 0 0 ~
/ 1
3 net_17 ~ 2 23564 5698 0 0 ~
/ 1
3 net_16 ~ 2 23564 4710 0 0 ~
/ 1
3 net_15 ~ 2 23564 4216 0 0 ~
/ 1
3 net_23 ~ 2 23284 5204 0 0 ~
/ 1
3 net_25 ~ 2 23284 4710 0 0 ~
/ 1
3 net_24 ~ 2 23324 4184 0 0 ~
/ 1
3 net_26 ~ 2 23284 5698 0 0 ~
/ 1
3 net_9 ~ 2 24444 5204 0 0 ~
/ 1
3 net_2 ~ 2 24404 4710 0 0 ~
/ 1
3 net_1 ~ 2 24404 4216 0 0 ~
/ 1
3 net_8 ~ 2 24444 5698 0 0 ~
/ 1
3 net_0 ~ 2 24684 4918 0 0 ~
/ 1
3 net_3 ~ 2 24524 4918 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_7 bit4 0
clk 2 19278 4600
/ 0
rst 2 19278 5588
/ 0
addr1_1 2 21118 4314
/ 0
addr1_2 2 21118 4074
/ 0
we_com 2 19278 5126
/ 0
vss 2 19678 4951
/ 0
vdd 2 19678 5445
/ 0
we1 2 19278 5198
/ 0
we3 2 19278 4704
/ 0
we2 2 19278 4210
/ 0
we4 2 19278 5692
/ 0
di 2 19278 5062
/ 0
addr2_2 2 21118 4840
/ 0
addr2_1 2 21118 4600
/ 0
do_2 2 21118 5126
/ 0
re_2 2 21118 5302
/ 0
do_1 2 21118 5764
/ 0
re_1 2 21118 5828
/ 1
3 net_14 ~ 2 19644 5204 0 0 ~
/ 1
3 net_17 ~ 2 19644 5698 0 0 ~
/ 1
3 net_16 ~ 2 19644 4710 0 0 ~
/ 1
3 net_15 ~ 2 19644 4216 0 0 ~
/ 1
3 net_23 ~ 2 19364 5204 0 0 ~
/ 1
3 net_25 ~ 2 19364 4710 0 0 ~
/ 1
3 net_24 ~ 2 19404 4184 0 0 ~
/ 1
3 net_26 ~ 2 19364 5698 0 0 ~
/ 1
3 net_9 ~ 2 20524 5204 0 0 ~
/ 1
3 net_2 ~ 2 20484 4710 0 0 ~
/ 1
3 net_1 ~ 2 20484 4216 0 0 ~
/ 1
3 net_8 ~ 2 20524 5698 0 0 ~
/ 1
3 net_0 ~ 2 20764 4918 0 0 ~
/ 1
3 net_3 ~ 2 20604 4918 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_5 bit4 0
clk 2 27118 648
/ 0
rst 2 27118 1636
/ 0
addr1_1 2 28958 362
/ 0
addr1_2 2 28958 122
/ 0
we_com 2 27118 1174
/ 0
vss 2 27518 999
/ 0
vdd 2 27518 1493
/ 0
we1 2 27118 1246
/ 0
we3 2 27118 752
/ 0
we2 2 27118 258
/ 0
we4 2 27118 1740
/ 0
di 2 27118 1110
/ 0
addr2_2 2 28958 888
/ 0
addr2_1 2 28958 648
/ 0
do_2 2 28958 1174
/ 0
re_2 2 28958 1350
/ 0
do_1 2 28958 1812
/ 0
re_1 2 28958 1876
/ 1
3 net_14 ~ 2 27484 1252 0 0 ~
/ 1
3 net_17 ~ 2 27484 1746 0 0 ~
/ 1
3 net_16 ~ 2 27484 758 0 0 ~
/ 1
3 net_15 ~ 2 27484 264 0 0 ~
/ 1
3 net_23 ~ 2 27204 1252 0 0 ~
/ 1
3 net_25 ~ 2 27204 758 0 0 ~
/ 1
3 net_24 ~ 2 27244 232 0 0 ~
/ 1
3 net_26 ~ 2 27204 1746 0 0 ~
/ 1
3 net_9 ~ 2 28364 1252 0 0 ~
/ 1
3 net_2 ~ 2 28324 758 0 0 ~
/ 1
3 net_1 ~ 2 28324 264 0 0 ~
/ 1
3 net_8 ~ 2 28364 1746 0 0 ~
/ 1
3 net_0 ~ 2 28604 966 0 0 ~
/ 1
3 net_3 ~ 2 28444 966 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_5 bit4 0
clk 2 31038 648
/ 0
rst 2 31038 1636
/ 0
addr1_1 2 32878 362
/ 0
addr1_2 2 32878 122
/ 0
we_com 2 31038 1174
/ 0
vss 2 31438 999
/ 0
vdd 2 31438 1493
/ 0
we1 2 31038 1246
/ 0
we3 2 31038 752
/ 0
we2 2 31038 258
/ 0
we4 2 31038 1740
/ 0
di 2 31038 1110
/ 0
addr2_2 2 32878 888
/ 0
addr2_1 2 32878 648
/ 0
do_2 2 32878 1174
/ 0
re_2 2 32878 1350
/ 0
do_1 2 32878 1812
/ 0
re_1 2 32878 1876
/ 1
3 net_14 ~ 2 31404 1252 0 0 ~
/ 1
3 net_17 ~ 2 31404 1746 0 0 ~
/ 1
3 net_16 ~ 2 31404 758 0 0 ~
/ 1
3 net_15 ~ 2 31404 264 0 0 ~
/ 1
3 net_23 ~ 2 31124 1252 0 0 ~
/ 1
3 net_25 ~ 2 31124 758 0 0 ~
/ 1
3 net_24 ~ 2 31164 232 0 0 ~
/ 1
3 net_26 ~ 2 31124 1746 0 0 ~
/ 1
3 net_9 ~ 2 32284 1252 0 0 ~
/ 1
3 net_2 ~ 2 32244 758 0 0 ~
/ 1
3 net_1 ~ 2 32244 264 0 0 ~
/ 1
3 net_8 ~ 2 32284 1746 0 0 ~
/ 1
3 net_0 ~ 2 32524 966 0 0 ~
/ 1
3 net_3 ~ 2 32364 966 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_5 bit4 0
clk 2 34958 648
/ 0
rst 2 34958 1636
/ 0
addr1_1 2 36798 362
/ 0
addr1_2 2 36798 122
/ 0
we_com 2 34958 1174
/ 0
vss 2 35358 999
/ 0
vdd 2 35358 1493
/ 0
we1 2 34958 1246
/ 0
we3 2 34958 752
/ 0
we2 2 34958 258
/ 0
we4 2 34958 1740
/ 0
di 2 34958 1110
/ 0
addr2_2 2 36798 888
/ 0
addr2_1 2 36798 648
/ 0
do_2 2 36798 1174
/ 0
re_2 2 36798 1350
/ 0
do_1 2 36798 1812
/ 0
re_1 2 36798 1876
/ 1
3 net_14 ~ 2 35324 1252 0 0 ~
/ 1
3 net_17 ~ 2 35324 1746 0 0 ~
/ 1
3 net_16 ~ 2 35324 758 0 0 ~
/ 1
3 net_15 ~ 2 35324 264 0 0 ~
/ 1
3 net_23 ~ 2 35044 1252 0 0 ~
/ 1
3 net_25 ~ 2 35044 758 0 0 ~
/ 1
3 net_24 ~ 2 35084 232 0 0 ~
/ 1
3 net_26 ~ 2 35044 1746 0 0 ~
/ 1
3 net_9 ~ 2 36204 1252 0 0 ~
/ 1
3 net_2 ~ 2 36164 758 0 0 ~
/ 1
3 net_1 ~ 2 36164 264 0 0 ~
/ 1
3 net_8 ~ 2 36204 1746 0 0 ~
/ 1
3 net_0 ~ 2 36444 966 0 0 ~
/ 1
3 net_3 ~ 2 36284 966 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_5 bit4 0
clk 2 23198 648
/ 0
rst 2 23198 1636
/ 0
addr1_1 2 25038 362
/ 0
addr1_2 2 25038 122
/ 0
we_com 2 23198 1174
/ 0
vss 2 23598 999
/ 0
vdd 2 23598 1493
/ 0
we1 2 23198 1246
/ 0
we3 2 23198 752
/ 0
we2 2 23198 258
/ 0
we4 2 23198 1740
/ 0
di 2 23198 1110
/ 0
addr2_2 2 25038 888
/ 0
addr2_1 2 25038 648
/ 0
do_2 2 25038 1174
/ 0
re_2 2 25038 1350
/ 0
do_1 2 25038 1812
/ 0
re_1 2 25038 1876
/ 1
3 net_14 ~ 2 23564 1252 0 0 ~
/ 1
3 net_17 ~ 2 23564 1746 0 0 ~
/ 1
3 net_16 ~ 2 23564 758 0 0 ~
/ 1
3 net_15 ~ 2 23564 264 0 0 ~
/ 1
3 net_23 ~ 2 23284 1252 0 0 ~
/ 1
3 net_25 ~ 2 23284 758 0 0 ~
/ 1
3 net_24 ~ 2 23324 232 0 0 ~
/ 1
3 net_26 ~ 2 23284 1746 0 0 ~
/ 1
3 net_9 ~ 2 24444 1252 0 0 ~
/ 1
3 net_2 ~ 2 24404 758 0 0 ~
/ 1
3 net_1 ~ 2 24404 264 0 0 ~
/ 1
3 net_8 ~ 2 24444 1746 0 0 ~
/ 1
3 net_0 ~ 2 24684 966 0 0 ~
/ 1
3 net_3 ~ 2 24524 966 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_5 bit4 0
clk 2 19278 648
/ 0
rst 2 19278 1636
/ 0
addr1_1 2 21118 362
/ 0
addr1_2 2 21118 122
/ 0
we_com 2 19278 1174
/ 0
vss 2 19678 999
/ 0
vdd 2 19678 1493
/ 0
we1 2 19278 1246
/ 0
we3 2 19278 752
/ 0
we2 2 19278 258
/ 0
we4 2 19278 1740
/ 0
di 2 19278 1110
/ 0
addr2_2 2 21118 888
/ 0
addr2_1 2 21118 648
/ 0
do_2 2 21118 1174
/ 0
re_2 2 21118 1350
/ 0
do_1 2 21118 1812
/ 0
re_1 2 21118 1876
/ 1
3 net_14 ~ 2 19644 1252 0 0 ~
/ 1
3 net_17 ~ 2 19644 1746 0 0 ~
/ 1
3 net_16 ~ 2 19644 758 0 0 ~
/ 1
3 net_15 ~ 2 19644 264 0 0 ~
/ 1
3 net_23 ~ 2 19364 1252 0 0 ~
/ 1
3 net_25 ~ 2 19364 758 0 0 ~
/ 1
3 net_24 ~ 2 19404 232 0 0 ~
/ 1
3 net_26 ~ 2 19364 1746 0 0 ~
/ 1
3 net_9 ~ 2 20524 1252 0 0 ~
/ 1
3 net_2 ~ 2 20484 758 0 0 ~
/ 1
3 net_1 ~ 2 20484 264 0 0 ~
/ 1
3 net_8 ~ 2 20524 1746 0 0 ~
/ 1
3 net_0 ~ 2 20764 966 0 0 ~
/ 1
3 net_3 ~ 2 20604 966 0 0 ~
_I0/chip/video_ram/tower_mod_3/bit4_mod_2 bit4 0
clk 2 27118 2624
/ 0
rst 2 27118 3612
/ 0
addr1_1 2 28958 2338
/ 0
addr1_2 2 28958 2098
/ 0
we_com 2 27118 3150
/ 0
vss 2 27518 2975
/ 0
vdd 2 27518 3469
/ 0
we1 2 27118 3222
/ 0
we3 2 27118 2728
/ 0
we2 2 27118 2234
/ 0
we4 2 27118 3716
/ 0
di 2 27118 3086
/ 0
addr2_2 2 28958 2864
/ 0
addr2_1 2 28958 2624
/ 0
do_2 2 28958 3150
/ 0
re_2 2 28958 3326
/ 0
do_1 2 28958 3788
/ 0
re_1 2 28958 3852
/ 1
3 net_14 ~ 2 27484 3228 0 0 ~
/ 1
3 net_17 ~ 2 27484 3722 0 0 ~
/ 1
3 net_16 ~ 2 27484 2734 0 0 ~
/ 1
3 net_15 ~ 2 27484 2240 0 0 ~
/ 1
3 net_23 ~ 2 27204 3228 0 0 ~
/ 1
3 net_25 ~ 2 27204 2734 0 0 ~
/ 1
3 net_24 ~ 2 27244 2208 0 0 ~
/ 1
3 net_26 ~ 2 27204 3722 0 0 ~
/ 1
3 net_9 ~ 2 28364 3228 0 0 ~
/ 1
3 net_2 ~ 2 28324 2734 0 0 ~
/ 1
3 net_1 ~ 2 28324 2240 0 0 ~
/ 1
3 net_8 ~ 2 28364 3722 0 0 ~
/ 1
3 net_0 ~ 2 28604 2942 0 0 ~
/ 1
3 net_3 ~ 2 28444 2942 0 0 ~
_I0/chip/video_ram/tower_mod_4/bit4_mod_2 bit4 0
clk 2 31038 2624
/ 0
rst 2 31038 3612
/ 0
addr1_1 2 32878 2338
/ 0
addr1_2 2 32878 2098
/ 0
we_com 2 31038 3150
/ 0
vss 2 31438 2975
/ 0
vdd 2 31438 3469
/ 0
we1 2 31038 3222
/ 0
we3 2 31038 2728
/ 0
we2 2 31038 2234
/ 0
we4 2 31038 3716
/ 0
di 2 31038 3086
/ 0
addr2_2 2 32878 2864
/ 0
addr2_1 2 32878 2624
/ 0
do_2 2 32878 3150
/ 0
re_2 2 32878 3326
/ 0
do_1 2 32878 3788
/ 0
re_1 2 32878 3852
/ 1
3 net_14 ~ 2 31404 3228 0 0 ~
/ 1
3 net_17 ~ 2 31404 3722 0 0 ~
/ 1
3 net_16 ~ 2 31404 2734 0 0 ~
/ 1
3 net_15 ~ 2 31404 2240 0 0 ~
/ 1
3 net_23 ~ 2 31124 3228 0 0 ~
/ 1
3 net_25 ~ 2 31124 2734 0 0 ~
/ 1
3 net_24 ~ 2 31164 2208 0 0 ~
/ 1
3 net_26 ~ 2 31124 3722 0 0 ~
/ 1
3 net_9 ~ 2 32284 3228 0 0 ~
/ 1
3 net_2 ~ 2 32244 2734 0 0 ~
/ 1
3 net_1 ~ 2 32244 2240 0 0 ~
/ 1
3 net_8 ~ 2 32284 3722 0 0 ~
/ 1
3 net_0 ~ 2 32524 2942 0 0 ~
/ 1
3 net_3 ~ 2 32364 2942 0 0 ~
_I0/chip/video_ram/tower_mod_1/bit4_mod_2 bit4 0
clk 2 34958 2624
/ 0
rst 2 34958 3612
/ 0
addr1_1 2 36798 2338
/ 0
addr1_2 2 36798 2098
/ 0
we_com 2 34958 3150
/ 0
vss 2 35358 2975
/ 0
vdd 2 35358 3469
/ 0
we1 2 34958 3222
/ 0
we3 2 34958 2728
/ 0
we2 2 34958 2234
/ 0
we4 2 34958 3716
/ 0
di 2 34958 3086
/ 0
addr2_2 2 36798 2864
/ 0
addr2_1 2 36798 2624
/ 0
do_2 2 36798 3150
/ 0
re_2 2 36798 3326
/ 0
do_1 2 36798 3788
/ 0
re_1 2 36798 3852
/ 1
3 net_14 ~ 2 35324 3228 0 0 ~
/ 1
3 net_17 ~ 2 35324 3722 0 0 ~
/ 1
3 net_16 ~ 2 35324 2734 0 0 ~
/ 1
3 net_15 ~ 2 35324 2240 0 0 ~
/ 1
3 net_23 ~ 2 35044 3228 0 0 ~
/ 1
3 net_25 ~ 2 35044 2734 0 0 ~
/ 1
3 net_24 ~ 2 35084 2208 0 0 ~
/ 1
3 net_26 ~ 2 35044 3722 0 0 ~
/ 1
3 net_9 ~ 2 36204 3228 0 0 ~
/ 1
3 net_2 ~ 2 36164 2734 0 0 ~
/ 1
3 net_1 ~ 2 36164 2240 0 0 ~
/ 1
3 net_8 ~ 2 36204 3722 0 0 ~
/ 1
3 net_0 ~ 2 36444 2942 0 0 ~
/ 1
3 net_3 ~ 2 36284 2942 0 0 ~
_I0/chip/video_ram/tower_mod_2/bit4_mod_2 bit4 0
clk 2 23198 2624
/ 0
rst 2 23198 3612
/ 0
addr1_1 2 25038 2338
/ 0
addr1_2 2 25038 2098
/ 0
we_com 2 23198 3150
/ 0
vss 2 23598 2975
/ 0
vdd 2 23598 3469
/ 0
we1 2 23198 3222
/ 0
we3 2 23198 2728
/ 0
we2 2 23198 2234
/ 0
we4 2 23198 3716
/ 0
di 2 23198 3086
/ 0
addr2_2 2 25038 2864
/ 0
addr2_1 2 25038 2624
/ 0
do_2 2 25038 3150
/ 0
re_2 2 25038 3326
/ 0
do_1 2 25038 3788
/ 0
re_1 2 25038 3852
/ 1
3 net_14 ~ 2 23564 3228 0 0 ~
/ 1
3 net_17 ~ 2 23564 3722 0 0 ~
/ 1
3 net_16 ~ 2 23564 2734 0 0 ~
/ 1
3 net_15 ~ 2 23564 2240 0 0 ~
/ 1
3 net_23 ~ 2 23284 3228 0 0 ~
/ 1
3 net_25 ~ 2 23284 2734 0 0 ~
/ 1
3 net_24 ~ 2 23324 2208 0 0 ~
/ 1
3 net_26 ~ 2 23284 3722 0 0 ~
/ 1
3 net_9 ~ 2 24444 3228 0 0 ~
/ 1
3 net_2 ~ 2 24404 2734 0 0 ~
/ 1
3 net_1 ~ 2 24404 2240 0 0 ~
/ 1
3 net_8 ~ 2 24444 3722 0 0 ~
/ 1
3 net_0 ~ 2 24684 2942 0 0 ~
/ 1
3 net_3 ~ 2 24524 2942 0 0 ~
_I0/chip/video_ram/tower_mod_0/bit4_mod_2 bit4 0
clk 2 19278 2624
/ 0
rst 2 19278 3612
/ 0
addr1_1 2 21118 2338
/ 0
addr1_2 2 21118 2098
/ 0
we_com 2 19278 3150
/ 0
vss 2 19678 2975
/ 0
vdd 2 19678 3469
/ 0
we1 2 19278 3222
/ 0
we3 2 19278 2728
/ 0
we2 2 19278 2234
/ 0
we4 2 19278 3716
/ 0
di 2 19278 3086
/ 0
addr2_2 2 21118 2864
/ 0
addr2_1 2 21118 2624
/ 0
do_2 2 21118 3150
/ 0
re_2 2 21118 3326
/ 0
do_1 2 21118 3788
/ 0
re_1 2 21118 3852
/ 1
3 net_14 ~ 2 19644 3228 0 0 ~
/ 1
3 net_17 ~ 2 19644 3722 0 0 ~
/ 1
3 net_16 ~ 2 19644 2734 0 0 ~
/ 1
3 net_15 ~ 2 19644 2240 0 0 ~
/ 1
3 net_23 ~ 2 19364 3228 0 0 ~
/ 1
3 net_25 ~ 2 19364 2734 0 0 ~
/ 1
3 net_24 ~ 2 19404 2208 0 0 ~
/ 1
3 net_26 ~ 2 19364 3722 0 0 ~
/ 1
3 net_9 ~ 2 20524 3228 0 0 ~
/ 1
3 net_2 ~ 2 20484 2734 0 0 ~
/ 1
3 net_1 ~ 2 20484 2240 0 0 ~
/ 1
3 net_8 ~ 2 20524 3722 0 0 ~
/ 1
3 net_0 ~ 2 20764 2942 0 0 ~
/ 1
3 net_3 ~ 2 20604 2942 0 0 ~
_I0/chip/video_ram/tower_mod_3/dec8_re_1 dec8 0
s_2_0_0 2 30638 8234
/ 0
vss 2 29158 7915
/ 0
vdd 2 29158 8409
/ 0
do_7_0_3 2 30638 8058
/ 0
do_7_0_2 2 30638 8090
/ 0
do_7_0_1 2 28838 8090
/ 0
do_7_0_6 3 29238 7954
/ 0
do_7_0_5 3 29758 7954
/ 0
do_7_0_4 3 29638 7954
/ 0
do_7_0_0 3 29038 7954
/ 0
s_2_0_1 3 29798 8370
/ 0
s_2_0_2 3 30278 8370
/ 0
do_7_0_7 3 29358 7954
/ 1
3 n22 ~ 2 30364 8136 0 0 ~
/ 1
3 n21 ~ 2 30164 8168 0 0 ~
/ 1
3 n20 ~ 2 29084 8168 0 0 ~
/ 1
3 n18 ~ 2 29964 8136 0 0 ~
/ 1
3 n16 ~ 2 29924 8136 0 0 ~
/ 1
3 n15 ~ 2 29404 8136 0 0 ~
/ 1
3 n19 ~ 2 29004 8168 0 0 ~
/ 1
3 n17 ~ 2 29524 8136 0 0 ~
_I0/chip/video_ram/tower_mod_4/dec8_re_1 dec8 0
s_2_0_0 2 34558 8234
/ 0
vss 2 33078 7915
/ 0
vdd 2 33078 8409
/ 0
do_7_0_3 2 34558 8058
/ 0
do_7_0_2 2 34558 8090
/ 0
do_7_0_1 2 32758 8090
/ 0
do_7_0_6 3 33158 7954
/ 0
do_7_0_5 3 33678 7954
/ 0
do_7_0_4 3 33558 7954
/ 0
do_7_0_0 3 32958 7954
/ 0
s_2_0_1 3 33718 8370
/ 0
s_2_0_2 3 34198 8370
/ 0
do_7_0_7 3 33278 7954
/ 1
3 n22 ~ 2 34284 8136 0 0 ~
/ 1
3 n21 ~ 2 34084 8168 0 0 ~
/ 1
3 n20 ~ 2 33004 8168 0 0 ~
/ 1
3 n18 ~ 2 33884 8136 0 0 ~
/ 1
3 n16 ~ 2 33844 8136 0 0 ~
/ 1
3 n15 ~ 2 33324 8136 0 0 ~
/ 1
3 n19 ~ 2 32924 8168 0 0 ~
/ 1
3 n17 ~ 2 33444 8136 0 0 ~
_I0/chip/video_ram/tower_mod_1/dec8_re_1 dec8 0
s_2_0_0 2 38478 8234
/ 0
vss 2 36998 7915
/ 0
vdd 2 36998 8409
/ 0
do_7_0_3 2 38478 8058
/ 0
do_7_0_2 2 38478 8090
/ 0
do_7_0_1 2 36678 8090
/ 0
do_7_0_6 3 37078 7954
/ 0
do_7_0_5 3 37598 7954
/ 0
do_7_0_4 3 37478 7954
/ 0
do_7_0_0 3 36878 7954
/ 0
s_2_0_1 3 37638 8370
/ 0
s_2_0_2 3 38118 8370
/ 0
do_7_0_7 3 37198 7954
/ 1
3 n22 ~ 2 38204 8136 0 0 ~
/ 1
3 n21 ~ 2 38004 8168 0 0 ~
/ 1
3 n20 ~ 2 36924 8168 0 0 ~
/ 1
3 n18 ~ 2 37804 8136 0 0 ~
/ 1
3 n16 ~ 2 37764 8136 0 0 ~
/ 1
3 n15 ~ 2 37244 8136 0 0 ~
/ 1
3 n19 ~ 2 36844 8168 0 0 ~
/ 1
3 n17 ~ 2 37364 8136 0 0 ~
_I0/chip/video_ram/tower_mod_2/dec8_re_1 dec8 0
s_2_0_0 2 26718 8234
/ 0
vss 2 25238 7915
/ 0
vdd 2 25238 8409
/ 0
do_7_0_3 2 26718 8058
/ 0
do_7_0_2 2 26718 8090
/ 0
do_7_0_1 2 24918 8090
/ 0
do_7_0_6 3 25318 7954
/ 0
do_7_0_5 3 25838 7954
/ 0
do_7_0_4 3 25718 7954
/ 0
do_7_0_0 3 25118 7954
/ 0
s_2_0_1 3 25878 8370
/ 0
s_2_0_2 3 26358 8370
/ 0
do_7_0_7 3 25438 7954
/ 1
3 n22 ~ 2 26444 8136 0 0 ~
/ 1
3 n21 ~ 2 26244 8168 0 0 ~
/ 1
3 n20 ~ 2 25164 8168 0 0 ~
/ 1
3 n18 ~ 2 26044 8136 0 0 ~
/ 1
3 n16 ~ 2 26004 8136 0 0 ~
/ 1
3 n15 ~ 2 25484 8136 0 0 ~
/ 1
3 n19 ~ 2 25084 8168 0 0 ~
/ 1
3 n17 ~ 2 25604 8136 0 0 ~
_I0/chip/video_ram/tower_mod_0/dec8_re_1 dec8 0
s_2_0_0 2 22798 8234
/ 0
vss 2 21318 7915
/ 0
vdd 2 21318 8409
/ 0
do_7_0_3 2 22798 8058
/ 0
do_7_0_2 2 22798 8090
/ 0
do_7_0_1 2 20998 8090
/ 0
do_7_0_6 3 21398 7954
/ 0
do_7_0_5 3 21918 7954
/ 0
do_7_0_4 3 21798 7954
/ 0
do_7_0_0 3 21198 7954
/ 0
s_2_0_1 3 21958 8370
/ 0
s_2_0_2 3 22438 8370
/ 0
do_7_0_7 3 21518 7954
/ 1
3 n22 ~ 2 22524 8136 0 0 ~
/ 1
3 n21 ~ 2 22324 8168 0 0 ~
/ 1
3 n20 ~ 2 21244 8168 0 0 ~
/ 1
3 n18 ~ 2 22124 8136 0 0 ~
/ 1
3 n16 ~ 2 22084 8136 0 0 ~
/ 1
3 n15 ~ 2 21564 8136 0 0 ~
/ 1
3 n19 ~ 2 21164 8168 0 0 ~
/ 1
3 n17 ~ 2 21684 8136 0 0 ~
_I0/chip/video_ram/tower_mod_3/dec8_re_2 dec8 0
s_2_0_0 2 30638 9222
/ 0
vss 2 29158 8903
/ 0
vdd 2 29158 9397
/ 0
do_7_0_3 2 30638 9046
/ 0
do_7_0_2 2 30638 9078
/ 0
do_7_0_1 2 28838 9078
/ 0
do_7_0_6 3 29238 8942
/ 0
do_7_0_5 3 29758 8942
/ 0
do_7_0_4 3 29638 8942
/ 0
do_7_0_0 3 29038 8942
/ 0
s_2_0_1 3 29798 9358
/ 0
s_2_0_2 3 30278 9358
/ 0
do_7_0_7 3 29358 8942
/ 1
3 n22 ~ 2 30364 9124 0 0 ~
/ 1
3 n21 ~ 2 30164 9156 0 0 ~
/ 1
3 n20 ~ 2 29084 9156 0 0 ~
/ 1
3 n18 ~ 2 29964 9124 0 0 ~
/ 1
3 n16 ~ 2 29924 9124 0 0 ~
/ 1
3 n15 ~ 2 29404 9124 0 0 ~
/ 1
3 n19 ~ 2 29004 9156 0 0 ~
/ 1
3 n17 ~ 2 29524 9124 0 0 ~
_I0/chip/video_ram/tower_mod_4/dec8_re_2 dec8 0
s_2_0_0 2 34558 9222
/ 0
vss 2 33078 8903
/ 0
vdd 2 33078 9397
/ 0
do_7_0_3 2 34558 9046
/ 0
do_7_0_2 2 34558 9078
/ 0
do_7_0_1 2 32758 9078
/ 0
do_7_0_6 3 33158 8942
/ 0
do_7_0_5 3 33678 8942
/ 0
do_7_0_4 3 33558 8942
/ 0
do_7_0_0 3 32958 8942
/ 0
s_2_0_1 3 33718 9358
/ 0
s_2_0_2 3 34198 9358
/ 0
do_7_0_7 3 33278 8942
/ 1
3 n22 ~ 2 34284 9124 0 0 ~
/ 1
3 n21 ~ 2 34084 9156 0 0 ~
/ 1
3 n20 ~ 2 33004 9156 0 0 ~
/ 1
3 n18 ~ 2 33884 9124 0 0 ~
/ 1
3 n16 ~ 2 33844 9124 0 0 ~
/ 1
3 n15 ~ 2 33324 9124 0 0 ~
/ 1
3 n19 ~ 2 32924 9156 0 0 ~
/ 1
3 n17 ~ 2 33444 9124 0 0 ~
_I0/chip/video_ram/tower_mod_1/dec8_re_2 dec8 0
s_2_0_0 2 38478 9222
/ 0
vss 2 36998 8903
/ 0
vdd 2 36998 9397
/ 0
do_7_0_3 2 38478 9046
/ 0
do_7_0_2 2 38478 9078
/ 0
do_7_0_1 2 36678 9078
/ 0
do_7_0_6 3 37078 8942
/ 0
do_7_0_5 3 37598 8942
/ 0
do_7_0_4 3 37478 8942
/ 0
do_7_0_0 3 36878 8942
/ 0
s_2_0_1 3 37638 9358
/ 0
s_2_0_2 3 38118 9358
/ 0
do_7_0_7 3 37198 8942
/ 1
3 n22 ~ 2 38204 9124 0 0 ~
/ 1
3 n21 ~ 2 38004 9156 0 0 ~
/ 1
3 n20 ~ 2 36924 9156 0 0 ~
/ 1
3 n18 ~ 2 37804 9124 0 0 ~
/ 1
3 n16 ~ 2 37764 9124 0 0 ~
/ 1
3 n15 ~ 2 37244 9124 0 0 ~
/ 1
3 n19 ~ 2 36844 9156 0 0 ~
/ 1
3 n17 ~ 2 37364 9124 0 0 ~
_I0/chip/video_ram/tower_mod_2/dec8_re_2 dec8 0
s_2_0_0 2 26718 9222
/ 0
vss 2 25238 8903
/ 0
vdd 2 25238 9397
/ 0
do_7_0_3 2 26718 9046
/ 0
do_7_0_2 2 26718 9078
/ 0
do_7_0_1 2 24918 9078
/ 0
do_7_0_6 3 25318 8942
/ 0
do_7_0_5 3 25838 8942
/ 0
do_7_0_4 3 25718 8942
/ 0
do_7_0_0 3 25118 8942
/ 0
s_2_0_1 3 25878 9358
/ 0
s_2_0_2 3 26358 9358
/ 0
do_7_0_7 3 25438 8942
/ 1
3 n22 ~ 2 26444 9124 0 0 ~
/ 1
3 n21 ~ 2 26244 9156 0 0 ~
/ 1
3 n20 ~ 2 25164 9156 0 0 ~
/ 1
3 n18 ~ 2 26044 9124 0 0 ~
/ 1
3 n16 ~ 2 26004 9124 0 0 ~
/ 1
3 n15 ~ 2 25484 9124 0 0 ~
/ 1
3 n19 ~ 2 25084 9156 0 0 ~
/ 1
3 n17 ~ 2 25604 9124 0 0 ~
_I0/chip/video_ram/tower_mod_0/dec8_re_2 dec8 0
s_2_0_0 2 22798 9222
/ 0
vss 2 21318 8903
/ 0
vdd 2 21318 9397
/ 0
do_7_0_3 2 22798 9046
/ 0
do_7_0_2 2 22798 9078
/ 0
do_7_0_1 2 20998 9078
/ 0
do_7_0_6 3 21398 8942
/ 0
do_7_0_5 3 21918 8942
/ 0
do_7_0_4 3 21798 8942
/ 0
do_7_0_0 3 21198 8942
/ 0
s_2_0_1 3 21958 9358
/ 0
s_2_0_2 3 22438 9358
/ 0
do_7_0_7 3 21518 8942
/ 1
3 n22 ~ 2 22524 9124 0 0 ~
/ 1
3 n21 ~ 2 22324 9156 0 0 ~
/ 1
3 n20 ~ 2 21244 9156 0 0 ~
/ 1
3 n18 ~ 2 22124 9124 0 0 ~
/ 1
3 n16 ~ 2 22084 9124 0 0 ~
/ 1
3 n15 ~ 2 21564 9124 0 0 ~
/ 1
3 n19 ~ 2 21164 9156 0 0 ~
/ 1
3 n17 ~ 2 21684 9124 0 0 ~
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i demux4_inv 0
di 2 27678 9078
/ 0
s_1_0_1 2 28438 9286
/ 0
do_3_0_3 2 28438 9078
/ 0
vss 2 28318 8903
/ 0
vdd 2 28318 9397
/ 0
do_3_0_2 2 27678 9190
/ 0
s_1_0_0 3 28198 8942
/ 0
do_3_0_1 3 28198 9358
/ 0
do_3_0_0 3 28038 9358
/ 1
3 n4 ~ 2 27964 9124 0 0 ~
/ 1
3 n3 ~ 2 27924 9124 0 0 ~
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i demux4_inv 0
di 2 31598 9078
/ 0
s_1_0_1 2 32358 9286
/ 0
do_3_0_3 2 32358 9078
/ 0
vss 2 32238 8903
/ 0
vdd 2 32238 9397
/ 0
do_3_0_2 2 31598 9190
/ 0
s_1_0_0 3 32118 8942
/ 0
do_3_0_1 3 32118 9358
/ 0
do_3_0_0 3 31958 9358
/ 1
3 n4 ~ 2 31884 9124 0 0 ~
/ 1
3 n3 ~ 2 31844 9124 0 0 ~
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i demux4_inv 0
di 2 35518 9078
/ 0
s_1_0_1 2 36278 9286
/ 0
do_3_0_3 2 36278 9078
/ 0
vss 2 36158 8903
/ 0
vdd 2 36158 9397
/ 0
do_3_0_2 2 35518 9190
/ 0
s_1_0_0 3 36038 8942
/ 0
do_3_0_1 3 36038 9358
/ 0
do_3_0_0 3 35878 9358
/ 1
3 n4 ~ 2 35804 9124 0 0 ~
/ 1
3 n3 ~ 2 35764 9124 0 0 ~
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i demux4_inv 0
di 2 23758 9078
/ 0
s_1_0_1 2 24518 9286
/ 0
do_3_0_3 2 24518 9078
/ 0
vss 2 24398 8903
/ 0
vdd 2 24398 9397
/ 0
do_3_0_2 2 23758 9190
/ 0
s_1_0_0 3 24278 8942
/ 0
do_3_0_1 3 24278 9358
/ 0
do_3_0_0 3 24118 9358
/ 1
3 n4 ~ 2 24044 9124 0 0 ~
/ 1
3 n3 ~ 2 24004 9124 0 0 ~
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i demux4_inv 0
di 2 19838 9078
/ 0
s_1_0_1 2 20598 9286
/ 0
do_3_0_3 2 20598 9078
/ 0
vss 2 20478 8903
/ 0
vdd 2 20478 9397
/ 0
do_3_0_2 2 19838 9190
/ 0
s_1_0_0 3 20358 8942
/ 0
do_3_0_1 3 20358 9358
/ 0
do_3_0_0 3 20198 9358
/ 1
3 n4 ~ 2 20124 9124 0 0 ~
/ 1
3 n3 ~ 2 20084 9124 0 0 ~
_I0/chip/video_ram/tower_mod_3 sr_tower 0
do2 2 30998 5126
/ 0
addr1_4_0_0 2 30998 2338
/ 0
addr1_4_0_1 2 30998 5620
/ 0
addr2_4_0_0 2 30998 2624
/ 0
addr2_4_0_1 2 30998 2864
/ 0
clk 2 27118 648
/ 0
rst 2 27118 1636
/ 0
di 2 27118 1110
/ 0
do1 2 30998 7740
/ 0
vss 2 29478 4951
/ 0
vdd 2 29478 5445
/ 0
addr1_4_0_4 2 27118 8760
/ 0
addr1_4_0_3 2 27118 8090
/ 0
addr1_4_0_2 2 30998 8234
/ 0
we 3 28078 9358
/ 0
addr2_4_0_4 3 30278 9358
/ 0
addr2_4_0_3 3 29798 9358
/ 0
addr2_4_0_2 3 30438 9358
/ 1
3 re_1_6_port ~ 3 29244 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 28964 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 27124 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 29364 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 27204 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 30924 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 30644 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 29084 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 29044 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 28964 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 27124 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 29044 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 30644 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 28844 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 27604 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 27884 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 29764 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 27204 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 29644 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 28964 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 30924 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 28964 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 30924 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 29084 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 27204 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 27124 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 27124 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 27124 4216 0 0 ~
_I0/chip/video_ram/tower_mod_4 sr_tower 0
do2 2 34918 5126
/ 0
addr1_4_0_0 2 34918 2338
/ 0
addr1_4_0_1 2 34918 5620
/ 0
addr2_4_0_0 2 34918 2624
/ 0
addr2_4_0_1 2 34918 2864
/ 0
clk 2 31038 648
/ 0
rst 2 31038 1636
/ 0
di 2 31038 1110
/ 0
do1 2 34918 7740
/ 0
vss 2 33398 4951
/ 0
vdd 2 33398 5445
/ 0
addr1_4_0_4 2 31038 8760
/ 0
addr1_4_0_3 2 31038 8090
/ 0
addr1_4_0_2 2 34918 8234
/ 0
we 3 31998 9358
/ 0
addr2_4_0_4 3 34198 9358
/ 0
addr2_4_0_3 3 33718 9358
/ 0
addr2_4_0_2 3 34358 9358
/ 1
3 re_1_6_port ~ 3 33164 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 32884 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 31044 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 33284 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 31124 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 34844 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 34564 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 33004 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 32964 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 32884 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 31044 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 32964 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 34564 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 32764 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 31524 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 31804 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 33684 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 31124 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 33564 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 32884 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 34844 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 32884 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 34844 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 33004 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 31124 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 31044 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 31044 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 31044 4216 0 0 ~
_I0/chip/video_ram/tower_mod_1 sr_tower 0
do2 2 38838 5126
/ 0
addr1_4_0_0 2 38838 2338
/ 0
addr1_4_0_1 2 38838 5620
/ 0
addr2_4_0_0 2 38838 2624
/ 0
addr2_4_0_1 2 38838 2864
/ 0
clk 2 34958 648
/ 0
rst 2 34958 1636
/ 0
di 2 34958 1110
/ 0
do1 2 38838 7740
/ 0
vss 2 37318 4951
/ 0
vdd 2 37318 5445
/ 0
addr1_4_0_4 2 34958 8760
/ 0
addr1_4_0_3 2 34958 8090
/ 0
addr1_4_0_2 2 38838 8234
/ 0
we 3 35918 9358
/ 0
addr2_4_0_4 3 38118 9358
/ 0
addr2_4_0_3 3 37638 9358
/ 0
addr2_4_0_2 3 38278 9358
/ 1
3 re_1_6_port ~ 3 37084 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 36804 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 34964 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 37204 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 35044 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 38764 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 38484 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 36924 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 36884 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 36804 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 34964 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 36884 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 38484 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 36684 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 35444 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 35724 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 37604 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 35044 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 37484 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 36804 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 38764 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 36804 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 38764 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 36924 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 35044 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 34964 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 34964 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 34964 4216 0 0 ~
_I0/chip/video_ram/tower_mod_2 sr_tower 0
do2 2 27078 5126
/ 0
addr1_4_0_0 2 27078 2338
/ 0
addr1_4_0_1 2 27078 5620
/ 0
addr2_4_0_0 2 27078 2624
/ 0
addr2_4_0_1 2 27078 2864
/ 0
clk 2 23198 648
/ 0
rst 2 23198 1636
/ 0
di 2 23198 1110
/ 0
do1 2 27078 7740
/ 0
vss 2 25558 4951
/ 0
vdd 2 25558 5445
/ 0
addr1_4_0_4 2 23198 8760
/ 0
addr1_4_0_3 2 23198 8090
/ 0
addr1_4_0_2 2 27078 8234
/ 0
we 3 24158 9358
/ 0
addr2_4_0_4 3 26358 9358
/ 0
addr2_4_0_3 3 25878 9358
/ 0
addr2_4_0_2 3 26518 9358
/ 1
3 re_1_6_port ~ 3 25324 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 25044 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 23204 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 25444 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 23284 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 27004 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 26724 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 25164 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 25124 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 25044 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 23204 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 25124 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 26724 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 24924 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 23684 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 23964 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 25844 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 23284 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 25724 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 25044 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 27004 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 25044 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 27004 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 25164 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 23284 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 23204 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 23204 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 23204 4216 0 0 ~
_I0/chip/video_ram/tower_mod_0 sr_tower 0
do2 2 23158 5126
/ 0
addr1_4_0_0 2 23158 2338
/ 0
addr1_4_0_1 2 23158 5620
/ 0
addr2_4_0_0 2 23158 2624
/ 0
addr2_4_0_1 2 23158 2864
/ 0
clk 2 19278 648
/ 0
rst 2 19278 1636
/ 0
di 2 19278 1110
/ 0
do1 2 23158 7740
/ 0
vss 2 21638 4951
/ 0
vdd 2 21638 5445
/ 0
addr1_4_0_4 2 19278 8760
/ 0
addr1_4_0_3 2 19278 8090
/ 0
addr1_4_0_2 2 23158 8234
/ 0
we 3 20238 9358
/ 0
addr2_4_0_4 3 22438 9358
/ 0
addr2_4_0_3 3 21958 9358
/ 0
addr2_4_0_2 3 22598 9358
/ 1
3 re_1_6_port ~ 3 21404 7960 0 0 ~
/ 1
3 re_1_3_port ~ 2 21124 7810 0 0 ~
/ 1
3 we_com_3_port ~ 2 19284 7108 0 0 ~
/ 1
3 re_1_7_port ~ 3 21524 7960 0 0 ~
/ 1
3 we_com_6_port ~ 2 19364 8208 0 0 ~
/ 1
3 re_2_6_port ~ 2 23084 7284 0 0 ~
/ 1
3 re_2_3_port ~ 2 22804 9052 0 0 ~
/ 1
3 we_com_0_port ~ 2 21244 5132 0 0 ~
/ 1
3 re_1_0_port ~ 3 21204 7960 0 0 ~
/ 1
3 re_2_7_port ~ 2 21124 5308 0 0 ~
/ 1
3 we_com_7_port ~ 2 19284 5132 0 0 ~
/ 1
3 re_2_0_port ~ 3 21204 8948 0 0 ~
/ 1
3 re_1_2_port ~ 2 22804 8096 0 0 ~
/ 1
3 re_1_1_port ~ 2 21004 8096 0 0 ~
/ 1
3 we_com_2_port ~ 3 19764 8870 0 0 ~
/ 1
3 we_com_1_port ~ 3 20044 8870 0 0 ~
/ 1
3 re_1_5_port ~ 3 21924 7960 0 0 ~
/ 1
3 we_com_5_port ~ 2 19364 8240 0 0 ~
/ 1
3 re_1_4_port ~ 3 21804 7960 0 0 ~
/ 1
3 re_2_2_port ~ 2 21124 3332 0 0 ~
/ 1
3 re_2_1_port ~ 2 23084 3332 0 0 ~
/ 1
3 re_2_5_port ~ 2 21124 1356 0 0 ~
/ 1
3 re_2_4_port ~ 2 23084 1356 0 0 ~
/ 1
3 we_i_3_port ~ 2 21244 5698 0 0 ~
/ 1
3 we_com_4_port ~ 2 19364 8622 0 0 ~
/ 1
3 we_i_0_port ~ 2 19284 5204 0 0 ~
/ 1
3 we_i_2_port ~ 2 19284 4710 0 0 ~
/ 1
3 we_i_1_port ~ 2 19284 4216 0 0 ~
_I0/chip/video_ram sr_if 0
clk 2 19278 648
/ 0
rst 2 19278 1636
/ 0
di 2 19278 1110
/ 0
addr1_7_0_4 2 19278 8760
/ 0
addr1_7_0_3 2 19278 8090
/ 0
addr1_7_0_2 2 38838 8234
/ 0
addr1_7_0_1 2 38838 5620
/ 0
addr1_7_0_0 2 38838 2338
/ 0
addr2_7_0_4 2 38838 9540
/ 0
addr2_7_0_2 2 38838 9222
/ 0
addr2_7_0_1 2 38838 2864
/ 0
addr2_7_0_0 2 38838 2624
/ 0
vss 2 21638 4951
/ 0
vdd 2 21638 5445
/ 0
addr2_7_0_3 3 37638 10346
/ 0
addr1_7_0_7 3 30878 10346
/ 0
addr1_7_0_6 3 26358 10346
/ 0
addr1_7_0_5 3 25918 10346
/ 0
addr2_7_0_7 3 34838 10346
/ 0
addr2_7_0_6 3 35118 10346
/ 0
addr2_7_0_5 3 35518 10346
/ 0
we 3 30758 10346
/ 0
do1 3 36678 10346
/ 0
do2 3 26998 10346
/ 1
3 n2 ~ 2 19804 9156 0 0 ~
/ 1
3 n3 ~ 2 35484 9156 0 0 ~
/ 1
3 n4 ~ 2 23724 9156 0 0 ~
/ 1
3 n5 ~ 2 27644 9156 0 0 ~
/ 1
3 n1 ~ 2 31564 9156 0 0 ~
/ 1
3 we_i_4_port ~ 3 31164 9936 0 0 ~
/ 1
3 do1_i_2_port ~ 3 25804 9936 0 0 ~
/ 1
3 we_i_1_port ~ 2 31884 10216 0 0 ~
/ 1
3 we_i_3_port ~ 2 27444 9156 0 0 ~
/ 1
3 do2_i_4_port ~ 3 34924 9936 0 0 ~
/ 1
3 do1_i_0_port ~ 2 23164 7746 0 0 ~
/ 1
3 do1_i_3_port ~ 3 25604 10352 0 0 ~
/ 1
3 do2_buf ~ 2 26444 9936 0 0 ~
/ 1
3 we_i_2_port ~ 2 23524 9156 0 0 ~
/ 1
3 do2_i_1_port ~ 3 35244 9936 0 0 ~
/ 1
3 do2_i_3_port ~ 2 31004 5132 0 0 ~
/ 1
3 do1_buf ~ 2 36124 9936 0 0 ~
/ 1
3 do1_i_4_port ~ 3 25324 9936 0 0 ~
/ 1
3 we_i_0_port ~ 2 19604 9156 0 0 ~
/ 1
3 do2_i_2_port ~ 3 35404 9936 0 0 ~
/ 1
3 do1_i_1_port ~ 3 25644 9936 0 0 ~
/ 1
3 do2_i_0_port ~ 2 23164 5132 0 0 ~
_I0/chip/fall_timer/counter timer_counter 0
value_4_0_4 2 15798 17620
/ 0
value_4_0_3 2 13638 17580
/ 0
value_4_0_1 2 15798 17094
/ 0
value_4_0_0 2 13638 17126
/ 0
vss 2 14158 17795
/ 0
vdd 2 14158 17301
/ 0
rst 2 13638 17444
/ 0
rst2 2 13758 17756
/ 0
en 2 13638 17412
/ 0
value_4_0_2 3 14358 16352
/ 0
clk 3 15238 16352
/ 1
3 n22 ~ 2 14564 16598 0 0 ~
/ 1
3 n20 ~ 2 14204 16566 0 0 ~
/ 1
3 n26 ~ 2 13884 17586 0 0 ~
/ 1
3 n15 ~ 2 14164 17060 0 0 ~
/ 1
3 n19 ~ 2 13804 17554 0 0 ~
/ 1
3 n17 ~ 2 14164 17554 0 0 ~
/ 1
3 n13 ~ 2 14804 16638 0 0 ~
/ 1
3 n14 ~ 2 13764 16638 0 0 ~
/ 1
3 n24 ~ 2 14044 17060 0 0 ~
/ 1
3 n16 ~ 2 15004 17060 0 0 ~
/ 1
3 n23 ~ 2 13684 17586 0 0 ~
/ 1
3 n21 ~ 2 14084 16598 0 0 ~
/ 1
3 n25 ~ 2 14124 17554 0 0 ~
/ 1
3 n27 ~ 2 14244 17060 0 0 ~
_I0/chip/fall_timer/donecheck timer_det 0
done 2 15078 15962
/ 0
vss 2 15158 15819
/ 0
vdd 2 15158 16313
/ 0
cnt_val_4_0_3 2 16158 15898
/ 0
cnt_val_4_0_1 2 15078 16034
/ 0
time 3 15478 16274
/ 0
cnt_val_4_0_4 3 15918 16274
/ 0
cnt_val_4_0_0 3 15758 16274
/ 0
cnt_val_4_0_2 3 15278 15858
/ 1
3 n11 ~ 2 15124 16040 0 0 ~
/ 1
3 n13 ~ 2 15524 16040 0 0 ~
/ 1
3 n15 ~ 2 16124 16040 0 0 ~
/ 1
3 n17 ~ 2 15724 16040 0 0 ~
/ 1
3 n12 ~ 2 15204 16040 0 0 ~
/ 1
3 n16 ~ 2 15684 16040 0 0 ~
/ 1
3 n14 ~ 2 16164 16072 0 0 ~
_I0/chip/fall_timer timer 0
ready 2 13638 18640
/ 0
vss 2 14158 17795
/ 0
vdd 2 14158 17301
/ 0
time 2 15358 15858
/ 0
vga_clk 2 16438 18640
/ 0
start 2 13638 18432
/ 0
cnt_rst 2 16438 16664
/ 0
rst 2 16438 16488
/ 0
clk 3 13878 15858
/ 1
3 n30 ~ 2 15764 18016 0 0 ~
/ 1
3 n36 ~ 2 13684 18574 0 0 ~
/ 1
3 n8 ~ 2 13644 17450 0 0 ~
/ 1
3 n32 ~ 2 16164 18574 0 0 ~
/ 1
3 n48 ~ 2 15964 16566 0 0 ~
/ 1
3 N17 ~ 2 13884 18016 0 0 ~
/ 1
3 n50 ~ 2 13804 18574 0 0 ~
/ 1
3 n31 ~ 2 15924 18016 0 0 ~
/ 1
3 n53 ~ 2 15564 18016 0 0 ~
/ 1
3 n44 ~ 2 16284 16598 0 0 ~
/ 1
3 n39 ~ 2 16324 17028 0 0 ~
/ 1
3 state_next_1_port ~ 2 14644 18048 0 0 ~
/ 1
3 n46 ~ 2 15964 17762 0 0 ~
/ 1
3 n40 ~ 2 15604 18574 0 0 ~
/ 1
3 n37 ~ 2 14164 18542 0 0 ~
/ 1
3 cnt_val_2_port ~ 3 14364 16358 0 0 ~
/ 1
3 n52 ~ 2 15524 18016 0 0 ~
/ 1
3 cnt_val_4_port ~ 2 15804 17626 0 0 ~
/ 1
3 n45 ~ 2 16044 17586 0 0 ~
/ 1
3 n43 ~ 2 16324 17586 0 0 ~
/ 1
3 n35 ~ 2 14004 18542 0 0 ~
/ 1
3 n47 ~ 2 14364 18574 0 0 ~
/ 1
3 cnt_val_1_port ~ 2 15804 17100 0 0 ~
/ 1
3 n29 ~ 2 14324 18048 0 0 ~
/ 1
3 n51 ~ 2 16084 16598 0 0 ~
/ 1
3 n1 ~ 2 14644 18542 0 0 ~
/ 1
3 n34 ~ 2 15684 18574 0 0 ~
/ 1
3 state_1_port ~ 2 14284 18574 0 0 ~
/ 1
3 state_2_port ~ 2 14044 18016 0 0 ~
/ 1
3 n49 ~ 2 16204 18016 0 0 ~
/ 1
3 cnt_val_0_port ~ 2 13644 17132 0 0 ~
/ 1
3 state_next_0_port ~ 2 13644 16072 0 0 ~
/ 1
3 n38 ~ 2 16284 17586 0 0 ~
/ 1
3 state_0_port ~ 2 14084 18048 0 0 ~
/ 1
3 timer_done ~ 2 16244 17586 0 0 ~
/ 1
3 n41 ~ 2 14284 18016 0 0 ~
/ 1
3 n42 ~ 2 13924 18016 0 0 ~
/ 1
3 n33 ~ 2 16204 18574 0 0 ~
/ 1
3 cnt_val_3_port ~ 2 13644 17586 0 0 ~
_I0/chip/read_only_memory/ptype5north/bit3/U12 mu210 0
S1 2 20878 12640
/ 0
vss 2 20878 12855
/ 0
vdd 2 20878 12361
/ 0
Y 2 21398 12680
/ 0
S2 2 21278 12816
/ 0
D 2 20958 12816
/ 0
C 2 20998 12816
/ 0
A 2 21118 12816
/ 0
B 2 21158 12816
_I0/chip/read_only_memory/ptype5/bit3/U12 mu210 0
S1 2 20878 16592
/ 0
vss 2 20878 16807
/ 0
vdd 2 20878 16313
/ 0
Y 2 21398 16632
/ 0
S2 2 21278 16768
/ 0
D 2 20958 16768
/ 0
C 2 20998 16768
/ 0
A 2 21118 16768
/ 0
B 2 21158 16768
_I0/chip/read_only_memory/ptype5east/bit3/U12 mu210 0
S1 2 20878 15604
/ 0
vss 2 20878 15819
/ 0
vdd 2 20878 15325
/ 0
Y 2 21398 15644
/ 0
S2 2 21278 15780
/ 0
D 2 20958 15780
/ 0
C 2 20998 15780
/ 0
A 2 21118 15780
/ 0
B 2 21158 15780
_I0/chip/read_only_memory/ptype5west/bit3/U12 mu210 0
S1 2 20878 14616
/ 0
vss 2 20878 14831
/ 0
vdd 2 20878 14337
/ 0
Y 2 21398 14656
/ 0
S2 2 21278 14792
/ 0
D 2 20958 14792
/ 0
C 2 20998 14792
/ 0
A 2 21118 14792
/ 0
B 2 21158 14792
_I0/chip/read_only_memory/ptype3north/bit3/U12 mu210 0
S1 2 18158 12640
/ 0
vss 2 18158 12855
/ 0
vdd 2 18158 12361
/ 0
Y 2 18678 12680
/ 0
S2 2 18558 12816
/ 0
D 2 18238 12816
/ 0
C 2 18278 12816
/ 0
A 2 18398 12816
/ 0
B 2 18438 12816
_I0/chip/read_only_memory/subresult2/bit3/U12 mu210 0
S1 2 22238 19556
/ 0
vss 2 22238 19771
/ 0
vdd 2 22238 19277
/ 0
Y 2 22758 19596
/ 0
S2 2 22638 19732
/ 0
D 2 22318 19732
/ 0
C 2 22358 19732
/ 0
A 2 22478 19732
/ 0
B 2 22518 19732
_I0/chip/read_only_memory/ptype7east/bit3/U12 mu210 0
S1 2 23598 14616
/ 0
vss 2 23598 14831
/ 0
vdd 2 23598 14337
/ 0
Y 2 24118 14656
/ 0
S2 2 23998 14792
/ 0
D 2 23678 14792
/ 0
C 2 23718 14792
/ 0
A 2 23838 14792
/ 0
B 2 23878 14792
_I0/chip/read_only_memory/ptype7/bit3/U12 mu210 0
S1 2 23598 16592
/ 0
vss 2 23598 16807
/ 0
vdd 2 23598 16313
/ 0
Y 2 24118 16632
/ 0
S2 2 23998 16768
/ 0
D 2 23678 16768
/ 0
C 2 23718 16768
/ 0
A 2 23838 16768
/ 0
B 2 23878 16768
_I0/chip/read_only_memory/ptype7south/bit3/U12 mu210 0
S1 2 23598 12640
/ 0
vss 2 23598 12855
/ 0
vdd 2 23598 12361
/ 0
Y 2 24118 12680
/ 0
S2 2 23998 12816
/ 0
D 2 23678 12816
/ 0
C 2 23718 12816
/ 0
A 2 23838 12816
/ 0
B 2 23878 12816
_I0/chip/read_only_memory/ptype7north/bit3/U12 mu210 0
S1 2 23598 13628
/ 0
vss 2 23598 13843
/ 0
vdd 2 23598 13349
/ 0
Y 2 24118 13668
/ 0
S2 2 23998 13804
/ 0
D 2 23678 13804
/ 0
C 2 23718 13804
/ 0
A 2 23838 13804
/ 0
B 2 23878 13804
_I0/chip/read_only_memory/ptype5south/bit3/U12 mu210 0
S1 2 20878 13628
/ 0
vss 2 20878 13843
/ 0
vdd 2 20878 13349
/ 0
Y 2 21398 13668
/ 0
S2 2 21278 13804
/ 0
D 2 20958 13804
/ 0
C 2 20998 13804
/ 0
A 2 21118 13804
/ 0
B 2 21158 13804
_I0/chip/read_only_memory/ptype3/bit3/U12 mu210 0
S1 2 18158 16592
/ 0
vss 2 18158 16807
/ 0
vdd 2 18158 16313
/ 0
Y 2 18678 16632
/ 0
S2 2 18558 16768
/ 0
D 2 18238 16768
/ 0
C 2 18278 16768
/ 0
A 2 18398 16768
/ 0
B 2 18438 16768
_I0/chip/read_only_memory/ptype3south/bit3/U12 mu210 0
S1 2 18158 13628
/ 0
vss 2 18158 13843
/ 0
vdd 2 18158 13349
/ 0
Y 2 18678 13668
/ 0
S2 2 18558 13804
/ 0
D 2 18238 13804
/ 0
C 2 18278 13804
/ 0
A 2 18398 13804
/ 0
B 2 18438 13804
_I0/chip/read_only_memory/ptype3east/bit3/U12 mu210 0
S1 2 18158 15604
/ 0
vss 2 18158 15819
/ 0
vdd 2 18158 15325
/ 0
Y 2 18678 15644
/ 0
S2 2 18558 15780
/ 0
D 2 18238 15780
/ 0
C 2 18278 15780
/ 0
A 2 18398 15780
/ 0
B 2 18438 15780
_I0/chip/read_only_memory/ptype3west/bit3/U12 mu210 0
S1 2 18158 14616
/ 0
vss 2 18158 14831
/ 0
vdd 2 18158 14337
/ 0
Y 2 18678 14656
/ 0
S2 2 18558 14792
/ 0
D 2 18238 14792
/ 0
C 2 18278 14792
/ 0
A 2 18398 14792
/ 0
B 2 18438 14792
_I0/chip/read_only_memory/ptype2northsouth/bit3/U12 mu210 0
S1 2 22238 17580
/ 0
vss 2 22238 17795
/ 0
vdd 2 22238 17301
/ 0
Y 2 22758 17620
/ 0
S2 2 22638 17756
/ 0
D 2 22318 17756
/ 0
C 2 22358 17756
/ 0
A 2 22478 17756
/ 0
B 2 22518 17756
_I0/chip/read_only_memory/ptype2eastwest/bit3/U12 mu210 0
S1 2 20878 17580
/ 0
vss 2 20878 17795
/ 0
vdd 2 20878 17301
/ 0
Y 2 21398 17620
/ 0
S2 2 21278 17756
/ 0
D 2 20958 17756
/ 0
C 2 20998 17756
/ 0
A 2 21118 17756
/ 0
B 2 21158 17756
_I0/chip/read_only_memory/subresult1/bit3/U12 mu210 0
S1 2 19598 19556
/ 0
vss 2 19598 19771
/ 0
vdd 2 19598 19277
/ 0
Y 2 20118 19596
/ 0
S2 2 19998 19732
/ 0
D 2 19678 19732
/ 0
C 2 19718 19732
/ 0
A 2 19838 19732
/ 0
B 2 19878 19732
_I0/chip/read_only_memory/ptype1/bit3/U12 mu210 0
S1 2 18158 17580
/ 0
vss 2 18158 17795
/ 0
vdd 2 18158 17301
/ 0
Y 2 18678 17620
/ 0
S2 2 18558 17756
/ 0
D 2 18238 17756
/ 0
C 2 18278 17756
/ 0
A 2 18398 17756
/ 0
B 2 18438 17756
_I0/chip/read_only_memory/ptype4north/bit3/U12 mu210 0
S1 2 19518 12640
/ 0
vss 2 19518 12855
/ 0
vdd 2 19518 12361
/ 0
Y 2 20038 12680
/ 0
S2 2 19918 12816
/ 0
D 2 19598 12816
/ 0
C 2 19638 12816
/ 0
A 2 19758 12816
/ 0
B 2 19798 12816
_I0/chip/read_only_memory/ptype4east/bit3/U12 mu210 0
S1 2 19518 13628
/ 0
vss 2 19518 13843
/ 0
vdd 2 19518 13349
/ 0
Y 2 20038 13668
/ 0
S2 2 19918 13804
/ 0
D 2 19598 13804
/ 0
C 2 19638 13804
/ 0
A 2 19758 13804
/ 0
B 2 19798 13804
_I0/chip/read_only_memory/ptype4/bit3/U12 mu210 0
S1 2 19518 16592
/ 0
vss 2 19518 16807
/ 0
vdd 2 19518 16313
/ 0
Y 2 20038 16632
/ 0
S2 2 19918 16768
/ 0
D 2 19598 16768
/ 0
C 2 19638 16768
/ 0
A 2 19758 16768
/ 0
B 2 19798 16768
_I0/chip/read_only_memory/ptype4west/bit3/U12 mu210 0
S1 2 19518 15604
/ 0
vss 2 19518 15819
/ 0
vdd 2 19518 15325
/ 0
Y 2 20038 15644
/ 0
S2 2 19918 15780
/ 0
D 2 19598 15780
/ 0
C 2 19638 15780
/ 0
A 2 19758 15780
/ 0
B 2 19798 15780
_I0/chip/read_only_memory/ptype7west/bit3/U12 mu210 0
S1 2 23598 15604
/ 0
vss 2 23598 15819
/ 0
vdd 2 23598 15325
/ 0
Y 2 24118 15644
/ 0
S2 2 23998 15780
/ 0
D 2 23678 15780
/ 0
C 2 23718 15780
/ 0
A 2 23838 15780
/ 0
B 2 23878 15780
_I0/chip/read_only_memory/ptype4south/bit3/U12 mu210 0
S1 2 19518 14616
/ 0
vss 2 19518 14831
/ 0
vdd 2 19518 14337
/ 0
Y 2 20038 14656
/ 0
S2 2 19918 14792
/ 0
D 2 19598 14792
/ 0
C 2 19638 14792
/ 0
A 2 19758 14792
/ 0
B 2 19798 14792
_I0/chip/read_only_memory/ptype6/bit3/U12 mu210 0
S1 2 22238 16592
/ 0
vss 2 22238 16807
/ 0
vdd 2 22238 16313
/ 0
Y 2 22758 16632
/ 0
S2 2 22638 16768
/ 0
D 2 22318 16768
/ 0
C 2 22358 16768
/ 0
A 2 22478 16768
/ 0
B 2 22518 16768
_I0/chip/read_only_memory/ptype6south/bit3/U12 mu210 0
S1 2 22238 14616
/ 0
vss 2 22238 14831
/ 0
vdd 2 22238 14337
/ 0
Y 2 22758 14656
/ 0
S2 2 22638 14792
/ 0
D 2 22318 14792
/ 0
C 2 22358 14792
/ 0
A 2 22478 14792
/ 0
B 2 22518 14792
_I0/chip/read_only_memory/ptype6east/bit3/U12 mu210 0
S1 2 22238 13628
/ 0
vss 2 22238 13843
/ 0
vdd 2 22238 13349
/ 0
Y 2 22758 13668
/ 0
S2 2 22638 13804
/ 0
D 2 22318 13804
/ 0
C 2 22358 13804
/ 0
A 2 22478 13804
/ 0
B 2 22518 13804
_I0/chip/read_only_memory/ptype6west/bit3/U12 mu210 0
S1 2 22238 15604
/ 0
vss 2 22238 15819
/ 0
vdd 2 22238 15325
/ 0
Y 2 22758 15644
/ 0
S2 2 22638 15780
/ 0
D 2 22318 15780
/ 0
C 2 22358 15780
/ 0
A 2 22478 15780
/ 0
B 2 22518 15780
_I0/chip/read_only_memory/ptype6north/bit3/U12 mu210 0
S1 2 22238 12640
/ 0
vss 2 22238 12855
/ 0
vdd 2 22238 12361
/ 0
Y 2 22758 12680
/ 0
S2 2 22638 12816
/ 0
D 2 22318 12816
/ 0
C 2 22358 12816
/ 0
A 2 22478 12816
/ 0
B 2 22518 12816
_I0/chip/read_only_memory/ptype5north/bit2/U12 mu210 0
S1 2 20238 12640
/ 0
vss 2 20238 12855
/ 0
vdd 2 20238 12361
/ 0
Y 2 20758 12680
/ 0
S2 2 20638 12816
/ 0
D 2 20318 12816
/ 0
C 2 20358 12816
/ 0
A 2 20478 12816
/ 0
B 2 20518 12816
_I0/chip/read_only_memory/ptype5/bit2/U12 mu210 0
S1 2 20238 16592
/ 0
vss 2 20238 16807
/ 0
vdd 2 20238 16313
/ 0
Y 2 20758 16632
/ 0
S2 2 20638 16768
/ 0
D 2 20318 16768
/ 0
C 2 20358 16768
/ 0
A 2 20478 16768
/ 0
B 2 20518 16768
_I0/chip/read_only_memory/ptype5east/bit2/U12 mu210 0
S1 2 20238 15604
/ 0
vss 2 20238 15819
/ 0
vdd 2 20238 15325
/ 0
Y 2 20758 15644
/ 0
S2 2 20638 15780
/ 0
D 2 20318 15780
/ 0
C 2 20358 15780
/ 0
A 2 20478 15780
/ 0
B 2 20518 15780
_I0/chip/read_only_memory/ptype5west/bit2/U12 mu210 0
S1 2 20238 14616
/ 0
vss 2 20238 14831
/ 0
vdd 2 20238 14337
/ 0
Y 2 20758 14656
/ 0
S2 2 20638 14792
/ 0
D 2 20318 14792
/ 0
C 2 20358 14792
/ 0
A 2 20478 14792
/ 0
B 2 20518 14792
_I0/chip/read_only_memory/ptype3north/bit2/U12 mu210 0
S1 2 17518 12640
/ 0
vss 2 17518 12855
/ 0
vdd 2 17518 12361
/ 0
Y 2 18038 12680
/ 0
S2 2 17918 12816
/ 0
D 2 17598 12816
/ 0
C 2 17638 12816
/ 0
A 2 17758 12816
/ 0
B 2 17798 12816
_I0/chip/read_only_memory/subresult2/bit2/U12 mu210 0
S1 2 21598 19556
/ 0
vss 2 21598 19771
/ 0
vdd 2 21598 19277
/ 0
Y 2 22118 19596
/ 0
S2 2 21998 19732
/ 0
D 2 21678 19732
/ 0
C 2 21718 19732
/ 0
A 2 21838 19732
/ 0
B 2 21878 19732
_I0/chip/read_only_memory/ptype7east/bit2/U12 mu210 0
S1 2 22958 14616
/ 0
vss 2 22958 14831
/ 0
vdd 2 22958 14337
/ 0
Y 2 23478 14656
/ 0
S2 2 23358 14792
/ 0
D 2 23038 14792
/ 0
C 2 23078 14792
/ 0
A 2 23198 14792
/ 0
B 2 23238 14792
_I0/chip/read_only_memory/ptype7/bit2/U12 mu210 0
S1 2 22958 16592
/ 0
vss 2 22958 16807
/ 0
vdd 2 22958 16313
/ 0
Y 2 23478 16632
/ 0
S2 2 23358 16768
/ 0
D 2 23038 16768
/ 0
C 2 23078 16768
/ 0
A 2 23198 16768
/ 0
B 2 23238 16768
_I0/chip/read_only_memory/ptype7south/bit2/U12 mu210 0
S1 2 22958 12640
/ 0
vss 2 22958 12855
/ 0
vdd 2 22958 12361
/ 0
Y 2 23478 12680
/ 0
S2 2 23358 12816
/ 0
D 2 23038 12816
/ 0
C 2 23078 12816
/ 0
A 2 23198 12816
/ 0
B 2 23238 12816
_I0/chip/read_only_memory/ptype7north/bit2/U12 mu210 0
S1 2 22958 13628
/ 0
vss 2 22958 13843
/ 0
vdd 2 22958 13349
/ 0
Y 2 23478 13668
/ 0
S2 2 23358 13804
/ 0
D 2 23038 13804
/ 0
C 2 23078 13804
/ 0
A 2 23198 13804
/ 0
B 2 23238 13804
_I0/chip/read_only_memory/ptype5south/bit2/U12 mu210 0
S1 2 20238 13628
/ 0
vss 2 20238 13843
/ 0
vdd 2 20238 13349
/ 0
Y 2 20758 13668
/ 0
S2 2 20638 13804
/ 0
D 2 20318 13804
/ 0
C 2 20358 13804
/ 0
A 2 20478 13804
/ 0
B 2 20518 13804
_I0/chip/read_only_memory/ptype3/bit2/U12 mu210 0
S1 2 17518 16592
/ 0
vss 2 17518 16807
/ 0
vdd 2 17518 16313
/ 0
Y 2 18038 16632
/ 0
S2 2 17918 16768
/ 0
D 2 17598 16768
/ 0
C 2 17638 16768
/ 0
A 2 17758 16768
/ 0
B 2 17798 16768
_I0/chip/read_only_memory/ptype3south/bit2/U12 mu210 0
S1 2 17518 13628
/ 0
vss 2 17518 13843
/ 0
vdd 2 17518 13349
/ 0
Y 2 18038 13668
/ 0
S2 2 17918 13804
/ 0
D 2 17598 13804
/ 0
C 2 17638 13804
/ 0
A 2 17758 13804
/ 0
B 2 17798 13804
_I0/chip/read_only_memory/ptype3east/bit2/U12 mu210 0
S1 2 17518 15604
/ 0
vss 2 17518 15819
/ 0
vdd 2 17518 15325
/ 0
Y 2 18038 15644
/ 0
S2 2 17918 15780
/ 0
D 2 17598 15780
/ 0
C 2 17638 15780
/ 0
A 2 17758 15780
/ 0
B 2 17798 15780
_I0/chip/read_only_memory/ptype3west/bit2/U12 mu210 0
S1 2 17518 14616
/ 0
vss 2 17518 14831
/ 0
vdd 2 17518 14337
/ 0
Y 2 18038 14656
/ 0
S2 2 17918 14792
/ 0
D 2 17598 14792
/ 0
C 2 17638 14792
/ 0
A 2 17758 14792
/ 0
B 2 17798 14792
_I0/chip/read_only_memory/ptype2northsouth/bit2/U12 mu210 0
S1 2 21598 17580
/ 0
vss 2 21598 17795
/ 0
vdd 2 21598 17301
/ 0
Y 2 22118 17620
/ 0
S2 2 21998 17756
/ 0
D 2 21678 17756
/ 0
C 2 21718 17756
/ 0
A 2 21838 17756
/ 0
B 2 21878 17756
_I0/chip/read_only_memory/ptype2eastwest/bit2/U12 mu210 0
S1 2 20238 17580
/ 0
vss 2 20238 17795
/ 0
vdd 2 20238 17301
/ 0
Y 2 20758 17620
/ 0
S2 2 20638 17756
/ 0
D 2 20318 17756
/ 0
C 2 20358 17756
/ 0
A 2 20478 17756
/ 0
B 2 20518 17756
_I0/chip/read_only_memory/subresult1/bit2/U12 mu210 0
S1 2 18958 19556
/ 0
vss 2 18958 19771
/ 0
vdd 2 18958 19277
/ 0
Y 2 19478 19596
/ 0
S2 2 19358 19732
/ 0
D 2 19038 19732
/ 0
C 2 19078 19732
/ 0
A 2 19198 19732
/ 0
B 2 19238 19732
_I0/chip/read_only_memory/ptype1/bit2/U12 mu210 0
S1 2 17518 17580
/ 0
vss 2 17518 17795
/ 0
vdd 2 17518 17301
/ 0
Y 2 18038 17620
/ 0
S2 2 17918 17756
/ 0
D 2 17598 17756
/ 0
C 2 17638 17756
/ 0
A 2 17758 17756
/ 0
B 2 17798 17756
_I0/chip/read_only_memory/ptype4north/bit2/U12 mu210 0
S1 2 18878 12640
/ 0
vss 2 18878 12855
/ 0
vdd 2 18878 12361
/ 0
Y 2 19398 12680
/ 0
S2 2 19278 12816
/ 0
D 2 18958 12816
/ 0
C 2 18998 12816
/ 0
A 2 19118 12816
/ 0
B 2 19158 12816
_I0/chip/read_only_memory/ptype4east/bit2/U12 mu210 0
S1 2 18878 13628
/ 0
vss 2 18878 13843
/ 0
vdd 2 18878 13349
/ 0
Y 2 19398 13668
/ 0
S2 2 19278 13804
/ 0
D 2 18958 13804
/ 0
C 2 18998 13804
/ 0
A 2 19118 13804
/ 0
B 2 19158 13804
_I0/chip/read_only_memory/ptype4/bit2/U12 mu210 0
S1 2 18878 16592
/ 0
vss 2 18878 16807
/ 0
vdd 2 18878 16313
/ 0
Y 2 19398 16632
/ 0
S2 2 19278 16768
/ 0
D 2 18958 16768
/ 0
C 2 18998 16768
/ 0
A 2 19118 16768
/ 0
B 2 19158 16768
_I0/chip/read_only_memory/ptype4west/bit2/U12 mu210 0
S1 2 18878 15604
/ 0
vss 2 18878 15819
/ 0
vdd 2 18878 15325
/ 0
Y 2 19398 15644
/ 0
S2 2 19278 15780
/ 0
D 2 18958 15780
/ 0
C 2 18998 15780
/ 0
A 2 19118 15780
/ 0
B 2 19158 15780
_I0/chip/read_only_memory/ptype7west/bit2/U12 mu210 0
S1 2 22958 15604
/ 0
vss 2 22958 15819
/ 0
vdd 2 22958 15325
/ 0
Y 2 23478 15644
/ 0
S2 2 23358 15780
/ 0
D 2 23038 15780
/ 0
C 2 23078 15780
/ 0
A 2 23198 15780
/ 0
B 2 23238 15780
_I0/chip/read_only_memory/ptype4south/bit2/U12 mu210 0
S1 2 18878 14616
/ 0
vss 2 18878 14831
/ 0
vdd 2 18878 14337
/ 0
Y 2 19398 14656
/ 0
S2 2 19278 14792
/ 0
D 2 18958 14792
/ 0
C 2 18998 14792
/ 0
A 2 19118 14792
/ 0
B 2 19158 14792
_I0/chip/read_only_memory/ptype6/bit2/U12 mu210 0
S1 2 21598 16592
/ 0
vss 2 21598 16807
/ 0
vdd 2 21598 16313
/ 0
Y 2 22118 16632
/ 0
S2 2 21998 16768
/ 0
D 2 21678 16768
/ 0
C 2 21718 16768
/ 0
A 2 21838 16768
/ 0
B 2 21878 16768
_I0/chip/read_only_memory/ptype6south/bit2/U12 mu210 0
S1 2 21598 14616
/ 0
vss 2 21598 14831
/ 0
vdd 2 21598 14337
/ 0
Y 2 22118 14656
/ 0
S2 2 21998 14792
/ 0
D 2 21678 14792
/ 0
C 2 21718 14792
/ 0
A 2 21838 14792
/ 0
B 2 21878 14792
_I0/chip/read_only_memory/ptype6east/bit2/U12 mu210 0
S1 2 21598 13628
/ 0
vss 2 21598 13843
/ 0
vdd 2 21598 13349
/ 0
Y 2 22118 13668
/ 0
S2 2 21998 13804
/ 0
D 2 21678 13804
/ 0
C 2 21718 13804
/ 0
A 2 21838 13804
/ 0
B 2 21878 13804
_I0/chip/read_only_memory/ptype6west/bit2/U12 mu210 0
S1 2 21598 15604
/ 0
vss 2 21598 15819
/ 0
vdd 2 21598 15325
/ 0
Y 2 22118 15644
/ 0
S2 2 21998 15780
/ 0
D 2 21678 15780
/ 0
C 2 21718 15780
/ 0
A 2 21838 15780
/ 0
B 2 21878 15780
_I0/chip/read_only_memory/ptype6north/bit2/U12 mu210 0
S1 2 21598 12640
/ 0
vss 2 21598 12855
/ 0
vdd 2 21598 12361
/ 0
Y 2 22118 12680
/ 0
S2 2 21998 12816
/ 0
D 2 21678 12816
/ 0
C 2 21718 12816
/ 0
A 2 21838 12816
/ 0
B 2 21878 12816
_I0/chip/read_only_memory/ptype5north/bit1/U12 mu210 0
S1 2 20878 12082
/ 0
vss 2 20878 11867
/ 0
vdd 2 20878 12361
/ 0
Y 2 21398 12042
/ 0
S2 2 21278 11906
/ 0
D 2 20958 11906
/ 0
C 2 20998 11906
/ 0
A 2 21118 11906
/ 0
B 2 21158 11906
_I0/chip/read_only_memory/ptype5/bit1/U12 mu210 0
S1 2 20878 16034
/ 0
vss 2 20878 15819
/ 0
vdd 2 20878 16313
/ 0
Y 2 21398 15994
/ 0
S2 2 21278 15858
/ 0
D 2 20958 15858
/ 0
C 2 20998 15858
/ 0
A 2 21118 15858
/ 0
B 2 21158 15858
_I0/chip/read_only_memory/ptype5east/bit1/U12 mu210 0
S1 2 20878 15046
/ 0
vss 2 20878 14831
/ 0
vdd 2 20878 15325
/ 0
Y 2 21398 15006
/ 0
S2 2 21278 14870
/ 0
D 2 20958 14870
/ 0
C 2 20998 14870
/ 0
A 2 21118 14870
/ 0
B 2 21158 14870
_I0/chip/read_only_memory/ptype5west/bit1/U12 mu210 0
S1 2 20878 14058
/ 0
vss 2 20878 13843
/ 0
vdd 2 20878 14337
/ 0
Y 2 21398 14018
/ 0
S2 2 21278 13882
/ 0
D 2 20958 13882
/ 0
C 2 20998 13882
/ 0
A 2 21118 13882
/ 0
B 2 21158 13882
_I0/chip/read_only_memory/ptype3north/bit1/U12 mu210 0
S1 2 18158 12082
/ 0
vss 2 18158 11867
/ 0
vdd 2 18158 12361
/ 0
Y 2 18678 12042
/ 0
S2 2 18558 11906
/ 0
D 2 18238 11906
/ 0
C 2 18278 11906
/ 0
A 2 18398 11906
/ 0
B 2 18438 11906
_I0/chip/read_only_memory/subresult2/bit1/U12 mu210 0
S1 2 22238 18998
/ 0
vss 2 22238 18783
/ 0
vdd 2 22238 19277
/ 0
Y 2 22758 18958
/ 0
S2 2 22638 18822
/ 0
D 2 22318 18822
/ 0
C 2 22358 18822
/ 0
A 2 22478 18822
/ 0
B 2 22518 18822
_I0/chip/read_only_memory/ptype7east/bit1/U12 mu210 0
S1 2 23598 14058
/ 0
vss 2 23598 13843
/ 0
vdd 2 23598 14337
/ 0
Y 2 24118 14018
/ 0
S2 2 23998 13882
/ 0
D 2 23678 13882
/ 0
C 2 23718 13882
/ 0
A 2 23838 13882
/ 0
B 2 23878 13882
_I0/chip/read_only_memory/ptype7/bit1/U12 mu210 0
S1 2 23598 16034
/ 0
vss 2 23598 15819
/ 0
vdd 2 23598 16313
/ 0
Y 2 24118 15994
/ 0
S2 2 23998 15858
/ 0
D 2 23678 15858
/ 0
C 2 23718 15858
/ 0
A 2 23838 15858
/ 0
B 2 23878 15858
_I0/chip/read_only_memory/ptype7south/bit1/U12 mu210 0
S1 2 23598 12082
/ 0
vss 2 23598 11867
/ 0
vdd 2 23598 12361
/ 0
Y 2 24118 12042
/ 0
S2 2 23998 11906
/ 0
D 2 23678 11906
/ 0
C 2 23718 11906
/ 0
A 2 23838 11906
/ 0
B 2 23878 11906
_I0/chip/read_only_memory/ptype7north/bit1/U12 mu210 0
S1 2 23598 13070
/ 0
vss 2 23598 12855
/ 0
vdd 2 23598 13349
/ 0
Y 2 24118 13030
/ 0
S2 2 23998 12894
/ 0
D 2 23678 12894
/ 0
C 2 23718 12894
/ 0
A 2 23838 12894
/ 0
B 2 23878 12894
_I0/chip/read_only_memory/ptype5south/bit1/U12 mu210 0
S1 2 20878 13070
/ 0
vss 2 20878 12855
/ 0
vdd 2 20878 13349
/ 0
Y 2 21398 13030
/ 0
S2 2 21278 12894
/ 0
D 2 20958 12894
/ 0
C 2 20998 12894
/ 0
A 2 21118 12894
/ 0
B 2 21158 12894
_I0/chip/read_only_memory/ptype3/bit1/U12 mu210 0
S1 2 18158 16034
/ 0
vss 2 18158 15819
/ 0
vdd 2 18158 16313
/ 0
Y 2 18678 15994
/ 0
S2 2 18558 15858
/ 0
D 2 18238 15858
/ 0
C 2 18278 15858
/ 0
A 2 18398 15858
/ 0
B 2 18438 15858
_I0/chip/read_only_memory/ptype3south/bit1/U12 mu210 0
S1 2 18158 13070
/ 0
vss 2 18158 12855
/ 0
vdd 2 18158 13349
/ 0
Y 2 18678 13030
/ 0
S2 2 18558 12894
/ 0
D 2 18238 12894
/ 0
C 2 18278 12894
/ 0
A 2 18398 12894
/ 0
B 2 18438 12894
_I0/chip/read_only_memory/ptype3east/bit1/U12 mu210 0
S1 2 18158 15046
/ 0
vss 2 18158 14831
/ 0
vdd 2 18158 15325
/ 0
Y 2 18678 15006
/ 0
S2 2 18558 14870
/ 0
D 2 18238 14870
/ 0
C 2 18278 14870
/ 0
A 2 18398 14870
/ 0
B 2 18438 14870
_I0/chip/read_only_memory/ptype3west/bit1/U12 mu210 0
S1 2 18158 14058
/ 0
vss 2 18158 13843
/ 0
vdd 2 18158 14337
/ 0
Y 2 18678 14018
/ 0
S2 2 18558 13882
/ 0
D 2 18238 13882
/ 0
C 2 18278 13882
/ 0
A 2 18398 13882
/ 0
B 2 18438 13882
_I0/chip/read_only_memory/ptype2northsouth/bit1/U12 mu210 0
S1 2 22238 17022
/ 0
vss 2 22238 16807
/ 0
vdd 2 22238 17301
/ 0
Y 2 22758 16982
/ 0
S2 2 22638 16846
/ 0
D 2 22318 16846
/ 0
C 2 22358 16846
/ 0
A 2 22478 16846
/ 0
B 2 22518 16846
_I0/chip/read_only_memory/ptype2eastwest/bit1/U12 mu210 0
S1 2 20878 17022
/ 0
vss 2 20878 16807
/ 0
vdd 2 20878 17301
/ 0
Y 2 21398 16982
/ 0
S2 2 21278 16846
/ 0
D 2 20958 16846
/ 0
C 2 20998 16846
/ 0
A 2 21118 16846
/ 0
B 2 21158 16846
_I0/chip/read_only_memory/subresult1/bit1/U12 mu210 0
S1 2 19598 18998
/ 0
vss 2 19598 18783
/ 0
vdd 2 19598 19277
/ 0
Y 2 20118 18958
/ 0
S2 2 19998 18822
/ 0
D 2 19678 18822
/ 0
C 2 19718 18822
/ 0
A 2 19838 18822
/ 0
B 2 19878 18822
_I0/chip/read_only_memory/ptype1/bit1/U12 mu210 0
S1 2 18158 17022
/ 0
vss 2 18158 16807
/ 0
vdd 2 18158 17301
/ 0
Y 2 18678 16982
/ 0
S2 2 18558 16846
/ 0
D 2 18238 16846
/ 0
C 2 18278 16846
/ 0
A 2 18398 16846
/ 0
B 2 18438 16846
_I0/chip/read_only_memory/ptype4north/bit1/U12 mu210 0
S1 2 19518 12082
/ 0
vss 2 19518 11867
/ 0
vdd 2 19518 12361
/ 0
Y 2 20038 12042
/ 0
S2 2 19918 11906
/ 0
D 2 19598 11906
/ 0
C 2 19638 11906
/ 0
A 2 19758 11906
/ 0
B 2 19798 11906
_I0/chip/read_only_memory/ptype4east/bit1/U12 mu210 0
S1 2 19518 13070
/ 0
vss 2 19518 12855
/ 0
vdd 2 19518 13349
/ 0
Y 2 20038 13030
/ 0
S2 2 19918 12894
/ 0
D 2 19598 12894
/ 0
C 2 19638 12894
/ 0
A 2 19758 12894
/ 0
B 2 19798 12894
_I0/chip/read_only_memory/ptype4/bit1/U12 mu210 0
S1 2 19518 16034
/ 0
vss 2 19518 15819
/ 0
vdd 2 19518 16313
/ 0
Y 2 20038 15994
/ 0
S2 2 19918 15858
/ 0
D 2 19598 15858
/ 0
C 2 19638 15858
/ 0
A 2 19758 15858
/ 0
B 2 19798 15858
_I0/chip/read_only_memory/ptype4west/bit1/U12 mu210 0
S1 2 19518 15046
/ 0
vss 2 19518 14831
/ 0
vdd 2 19518 15325
/ 0
Y 2 20038 15006
/ 0
S2 2 19918 14870
/ 0
D 2 19598 14870
/ 0
C 2 19638 14870
/ 0
A 2 19758 14870
/ 0
B 2 19798 14870
_I0/chip/read_only_memory/ptype7west/bit1/U12 mu210 0
S1 2 23598 15046
/ 0
vss 2 23598 14831
/ 0
vdd 2 23598 15325
/ 0
Y 2 24118 15006
/ 0
S2 2 23998 14870
/ 0
D 2 23678 14870
/ 0
C 2 23718 14870
/ 0
A 2 23838 14870
/ 0
B 2 23878 14870
_I0/chip/read_only_memory/ptype4south/bit1/U12 mu210 0
S1 2 19518 14058
/ 0
vss 2 19518 13843
/ 0
vdd 2 19518 14337
/ 0
Y 2 20038 14018
/ 0
S2 2 19918 13882
/ 0
D 2 19598 13882
/ 0
C 2 19638 13882
/ 0
A 2 19758 13882
/ 0
B 2 19798 13882
_I0/chip/read_only_memory/ptype6/bit1/U12 mu210 0
S1 2 22238 16034
/ 0
vss 2 22238 15819
/ 0
vdd 2 22238 16313
/ 0
Y 2 22758 15994
/ 0
S2 2 22638 15858
/ 0
D 2 22318 15858
/ 0
C 2 22358 15858
/ 0
A 2 22478 15858
/ 0
B 2 22518 15858
_I0/chip/read_only_memory/ptype6south/bit1/U12 mu210 0
S1 2 22238 14058
/ 0
vss 2 22238 13843
/ 0
vdd 2 22238 14337
/ 0
Y 2 22758 14018
/ 0
S2 2 22638 13882
/ 0
D 2 22318 13882
/ 0
C 2 22358 13882
/ 0
A 2 22478 13882
/ 0
B 2 22518 13882
_I0/chip/read_only_memory/ptype6east/bit1/U12 mu210 0
S1 2 22238 13070
/ 0
vss 2 22238 12855
/ 0
vdd 2 22238 13349
/ 0
Y 2 22758 13030
/ 0
S2 2 22638 12894
/ 0
D 2 22318 12894
/ 0
C 2 22358 12894
/ 0
A 2 22478 12894
/ 0
B 2 22518 12894
_I0/chip/read_only_memory/ptype6west/bit1/U12 mu210 0
S1 2 22238 15046
/ 0
vss 2 22238 14831
/ 0
vdd 2 22238 15325
/ 0
Y 2 22758 15006
/ 0
S2 2 22638 14870
/ 0
D 2 22318 14870
/ 0
C 2 22358 14870
/ 0
A 2 22478 14870
/ 0
B 2 22518 14870
_I0/chip/read_only_memory/ptype6north/bit1/U12 mu210 0
S1 2 22238 12082
/ 0
vss 2 22238 11867
/ 0
vdd 2 22238 12361
/ 0
Y 2 22758 12042
/ 0
S2 2 22638 11906
/ 0
D 2 22318 11906
/ 0
C 2 22358 11906
/ 0
A 2 22478 11906
/ 0
B 2 22518 11906
_I0/chip/read_only_memory/ptype5north/bit4/U12 mu210 0
S1 2 20238 12082
/ 0
vss 2 20238 11867
/ 0
vdd 2 20238 12361
/ 0
Y 2 20758 12042
/ 0
S2 2 20638 11906
/ 0
D 2 20318 11906
/ 0
C 2 20358 11906
/ 0
A 2 20478 11906
/ 0
B 2 20518 11906
_I0/chip/read_only_memory/ptype5/bit4/U12 mu210 0
S1 2 20238 16034
/ 0
vss 2 20238 15819
/ 0
vdd 2 20238 16313
/ 0
Y 2 20758 15994
/ 0
S2 2 20638 15858
/ 0
D 2 20318 15858
/ 0
C 2 20358 15858
/ 0
A 2 20478 15858
/ 0
B 2 20518 15858
_I0/chip/read_only_memory/ptype5east/bit4/U12 mu210 0
S1 2 20238 15046
/ 0
vss 2 20238 14831
/ 0
vdd 2 20238 15325
/ 0
Y 2 20758 15006
/ 0
S2 2 20638 14870
/ 0
D 2 20318 14870
/ 0
C 2 20358 14870
/ 0
A 2 20478 14870
/ 0
B 2 20518 14870
_I0/chip/read_only_memory/ptype5west/bit4/U12 mu210 0
S1 2 20238 14058
/ 0
vss 2 20238 13843
/ 0
vdd 2 20238 14337
/ 0
Y 2 20758 14018
/ 0
S2 2 20638 13882
/ 0
D 2 20318 13882
/ 0
C 2 20358 13882
/ 0
A 2 20478 13882
/ 0
B 2 20518 13882
_I0/chip/read_only_memory/ptype3north/bit4/U12 mu210 0
S1 2 17518 12082
/ 0
vss 2 17518 11867
/ 0
vdd 2 17518 12361
/ 0
Y 2 18038 12042
/ 0
S2 2 17918 11906
/ 0
D 2 17598 11906
/ 0
C 2 17638 11906
/ 0
A 2 17758 11906
/ 0
B 2 17798 11906
_I0/chip/read_only_memory/subresult2/bit4/U12 mu210 0
S1 2 21598 18998
/ 0
vss 2 21598 18783
/ 0
vdd 2 21598 19277
/ 0
Y 2 22118 18958
/ 0
S2 2 21998 18822
/ 0
D 2 21678 18822
/ 0
C 2 21718 18822
/ 0
A 2 21838 18822
/ 0
B 2 21878 18822
_I0/chip/read_only_memory/ptype7east/bit4/U12 mu210 0
S1 2 22958 14058
/ 0
vss 2 22958 13843
/ 0
vdd 2 22958 14337
/ 0
Y 2 23478 14018
/ 0
S2 2 23358 13882
/ 0
D 2 23038 13882
/ 0
C 2 23078 13882
/ 0
A 2 23198 13882
/ 0
B 2 23238 13882
_I0/chip/read_only_memory/ptype7/bit4/U12 mu210 0
S1 2 22958 16034
/ 0
vss 2 22958 15819
/ 0
vdd 2 22958 16313
/ 0
Y 2 23478 15994
/ 0
S2 2 23358 15858
/ 0
D 2 23038 15858
/ 0
C 2 23078 15858
/ 0
A 2 23198 15858
/ 0
B 2 23238 15858
_I0/chip/read_only_memory/ptype7south/bit4/U12 mu210 0
S1 2 22958 12082
/ 0
vss 2 22958 11867
/ 0
vdd 2 22958 12361
/ 0
Y 2 23478 12042
/ 0
S2 2 23358 11906
/ 0
D 2 23038 11906
/ 0
C 2 23078 11906
/ 0
A 2 23198 11906
/ 0
B 2 23238 11906
_I0/chip/read_only_memory/ptype7north/bit4/U12 mu210 0
S1 2 22958 13070
/ 0
vss 2 22958 12855
/ 0
vdd 2 22958 13349
/ 0
Y 2 23478 13030
/ 0
S2 2 23358 12894
/ 0
D 2 23038 12894
/ 0
C 2 23078 12894
/ 0
A 2 23198 12894
/ 0
B 2 23238 12894
_I0/chip/read_only_memory/ptype5south/bit4/U12 mu210 0
S1 2 20238 13070
/ 0
vss 2 20238 12855
/ 0
vdd 2 20238 13349
/ 0
Y 2 20758 13030
/ 0
S2 2 20638 12894
/ 0
D 2 20318 12894
/ 0
C 2 20358 12894
/ 0
A 2 20478 12894
/ 0
B 2 20518 12894
_I0/chip/read_only_memory/ptype3/bit4/U12 mu210 0
S1 2 17518 16034
/ 0
vss 2 17518 15819
/ 0
vdd 2 17518 16313
/ 0
Y 2 18038 15994
/ 0
S2 2 17918 15858
/ 0
D 2 17598 15858
/ 0
C 2 17638 15858
/ 0
A 2 17758 15858
/ 0
B 2 17798 15858
_I0/chip/read_only_memory/ptype3south/bit4/U12 mu210 0
S1 2 17518 13070
/ 0
vss 2 17518 12855
/ 0
vdd 2 17518 13349
/ 0
Y 2 18038 13030
/ 0
S2 2 17918 12894
/ 0
D 2 17598 12894
/ 0
C 2 17638 12894
/ 0
A 2 17758 12894
/ 0
B 2 17798 12894
_I0/chip/read_only_memory/ptype3east/bit4/U12 mu210 0
S1 2 17518 15046
/ 0
vss 2 17518 14831
/ 0
vdd 2 17518 15325
/ 0
Y 2 18038 15006
/ 0
S2 2 17918 14870
/ 0
D 2 17598 14870
/ 0
C 2 17638 14870
/ 0
A 2 17758 14870
/ 0
B 2 17798 14870
_I0/chip/read_only_memory/ptype3west/bit4/U12 mu210 0
S1 2 17518 14058
/ 0
vss 2 17518 13843
/ 0
vdd 2 17518 14337
/ 0
Y 2 18038 14018
/ 0
S2 2 17918 13882
/ 0
D 2 17598 13882
/ 0
C 2 17638 13882
/ 0
A 2 17758 13882
/ 0
B 2 17798 13882
_I0/chip/read_only_memory/ptype2northsouth/bit4/U12 mu210 0
S1 2 21598 17022
/ 0
vss 2 21598 16807
/ 0
vdd 2 21598 17301
/ 0
Y 2 22118 16982
/ 0
S2 2 21998 16846
/ 0
D 2 21678 16846
/ 0
C 2 21718 16846
/ 0
A 2 21838 16846
/ 0
B 2 21878 16846
_I0/chip/read_only_memory/ptype2eastwest/bit4/U12 mu210 0
S1 2 20238 17022
/ 0
vss 2 20238 16807
/ 0
vdd 2 20238 17301
/ 0
Y 2 20758 16982
/ 0
S2 2 20638 16846
/ 0
D 2 20318 16846
/ 0
C 2 20358 16846
/ 0
A 2 20478 16846
/ 0
B 2 20518 16846
_I0/chip/read_only_memory/subresult1/bit4/U12 mu210 0
S1 2 18958 18998
/ 0
vss 2 18958 18783
/ 0
vdd 2 18958 19277
/ 0
Y 2 19478 18958
/ 0
S2 2 19358 18822
/ 0
D 2 19038 18822
/ 0
C 2 19078 18822
/ 0
A 2 19198 18822
/ 0
B 2 19238 18822
_I0/chip/read_only_memory/ptype1/bit4/U12 mu210 0
S1 2 17518 17022
/ 0
vss 2 17518 16807
/ 0
vdd 2 17518 17301
/ 0
Y 2 18038 16982
/ 0
S2 2 17918 16846
/ 0
D 2 17598 16846
/ 0
C 2 17638 16846
/ 0
A 2 17758 16846
/ 0
B 2 17798 16846
_I0/chip/read_only_memory/ptype4north/bit4/U12 mu210 0
S1 2 18878 12082
/ 0
vss 2 18878 11867
/ 0
vdd 2 18878 12361
/ 0
Y 2 19398 12042
/ 0
S2 2 19278 11906
/ 0
D 2 18958 11906
/ 0
C 2 18998 11906
/ 0
A 2 19118 11906
/ 0
B 2 19158 11906
_I0/chip/read_only_memory/ptype4east/bit4/U12 mu210 0
S1 2 18878 13070
/ 0
vss 2 18878 12855
/ 0
vdd 2 18878 13349
/ 0
Y 2 19398 13030
/ 0
S2 2 19278 12894
/ 0
D 2 18958 12894
/ 0
C 2 18998 12894
/ 0
A 2 19118 12894
/ 0
B 2 19158 12894
_I0/chip/read_only_memory/ptype4/bit4/U12 mu210 0
S1 2 18878 16034
/ 0
vss 2 18878 15819
/ 0
vdd 2 18878 16313
/ 0
Y 2 19398 15994
/ 0
S2 2 19278 15858
/ 0
D 2 18958 15858
/ 0
C 2 18998 15858
/ 0
A 2 19118 15858
/ 0
B 2 19158 15858
_I0/chip/read_only_memory/ptype4west/bit4/U12 mu210 0
S1 2 18878 15046
/ 0
vss 2 18878 14831
/ 0
vdd 2 18878 15325
/ 0
Y 2 19398 15006
/ 0
S2 2 19278 14870
/ 0
D 2 18958 14870
/ 0
C 2 18998 14870
/ 0
A 2 19118 14870
/ 0
B 2 19158 14870
_I0/chip/read_only_memory/ptype7west/bit4/U12 mu210 0
S1 2 22958 15046
/ 0
vss 2 22958 14831
/ 0
vdd 2 22958 15325
/ 0
Y 2 23478 15006
/ 0
S2 2 23358 14870
/ 0
D 2 23038 14870
/ 0
C 2 23078 14870
/ 0
A 2 23198 14870
/ 0
B 2 23238 14870
_I0/chip/read_only_memory/ptype4south/bit4/U12 mu210 0
S1 2 18878 14058
/ 0
vss 2 18878 13843
/ 0
vdd 2 18878 14337
/ 0
Y 2 19398 14018
/ 0
S2 2 19278 13882
/ 0
D 2 18958 13882
/ 0
C 2 18998 13882
/ 0
A 2 19118 13882
/ 0
B 2 19158 13882
_I0/chip/read_only_memory/ptype6/bit4/U12 mu210 0
S1 2 21598 16034
/ 0
vss 2 21598 15819
/ 0
vdd 2 21598 16313
/ 0
Y 2 22118 15994
/ 0
S2 2 21998 15858
/ 0
D 2 21678 15858
/ 0
C 2 21718 15858
/ 0
A 2 21838 15858
/ 0
B 2 21878 15858
_I0/chip/read_only_memory/ptype6south/bit4/U12 mu210 0
S1 2 21598 14058
/ 0
vss 2 21598 13843
/ 0
vdd 2 21598 14337
/ 0
Y 2 22118 14018
/ 0
S2 2 21998 13882
/ 0
D 2 21678 13882
/ 0
C 2 21718 13882
/ 0
A 2 21838 13882
/ 0
B 2 21878 13882
_I0/chip/read_only_memory/ptype6east/bit4/U12 mu210 0
S1 2 21598 13070
/ 0
vss 2 21598 12855
/ 0
vdd 2 21598 13349
/ 0
Y 2 22118 13030
/ 0
S2 2 21998 12894
/ 0
D 2 21678 12894
/ 0
C 2 21718 12894
/ 0
A 2 21838 12894
/ 0
B 2 21878 12894
_I0/chip/read_only_memory/ptype6west/bit4/U12 mu210 0
S1 2 21598 15046
/ 0
vss 2 21598 14831
/ 0
vdd 2 21598 15325
/ 0
Y 2 22118 15006
/ 0
S2 2 21998 14870
/ 0
D 2 21678 14870
/ 0
C 2 21718 14870
/ 0
A 2 21838 14870
/ 0
B 2 21878 14870
_I0/chip/read_only_memory/ptype6north/bit4/U12 mu210 0
S1 2 21598 12082
/ 0
vss 2 21598 11867
/ 0
vdd 2 21598 12361
/ 0
Y 2 22118 12042
/ 0
S2 2 21998 11906
/ 0
D 2 21678 11906
/ 0
C 2 21718 11906
/ 0
A 2 21838 11906
/ 0
B 2 21878 11906
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu210_13 mu210 0
S1 2 30318 6712
/ 0
vss 2 30318 6927
/ 0
vdd 2 30318 6433
/ 0
Y 2 30838 6752
/ 0
S2 2 30718 6888
/ 0
D 2 30398 6888
/ 0
C 2 30438 6888
/ 0
A 2 30558 6888
/ 0
B 2 30598 6888
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu210_13 mu210 0
S1 2 34238 6712
/ 0
vss 2 34238 6927
/ 0
vdd 2 34238 6433
/ 0
Y 2 34758 6752
/ 0
S2 2 34638 6888
/ 0
D 2 34318 6888
/ 0
C 2 34358 6888
/ 0
A 2 34478 6888
/ 0
B 2 34518 6888
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu210_13 mu210 0
S1 2 38158 6712
/ 0
vss 2 38158 6927
/ 0
vdd 2 38158 6433
/ 0
Y 2 38678 6752
/ 0
S2 2 38558 6888
/ 0
D 2 38238 6888
/ 0
C 2 38278 6888
/ 0
A 2 38398 6888
/ 0
B 2 38438 6888
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu210_13 mu210 0
S1 2 26398 6712
/ 0
vss 2 26398 6927
/ 0
vdd 2 26398 6433
/ 0
Y 2 26918 6752
/ 0
S2 2 26798 6888
/ 0
D 2 26478 6888
/ 0
C 2 26518 6888
/ 0
A 2 26638 6888
/ 0
B 2 26678 6888
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu210_13 mu210 0
S1 2 22478 6712
/ 0
vss 2 22478 6927
/ 0
vdd 2 22478 6433
/ 0
Y 2 22998 6752
/ 0
S2 2 22878 6888
/ 0
D 2 22558 6888
/ 0
C 2 22598 6888
/ 0
A 2 22718 6888
/ 0
B 2 22758 6888
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu210_13 mu210 0
S1 2 30318 4736
/ 0
vss 2 30318 4951
/ 0
vdd 2 30318 4457
/ 0
Y 2 30838 4776
/ 0
S2 2 30718 4912
/ 0
D 2 30398 4912
/ 0
C 2 30438 4912
/ 0
A 2 30558 4912
/ 0
B 2 30598 4912
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu210_13 mu210 0
S1 2 34238 4736
/ 0
vss 2 34238 4951
/ 0
vdd 2 34238 4457
/ 0
Y 2 34758 4776
/ 0
S2 2 34638 4912
/ 0
D 2 34318 4912
/ 0
C 2 34358 4912
/ 0
A 2 34478 4912
/ 0
B 2 34518 4912
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu210_13 mu210 0
S1 2 38158 4736
/ 0
vss 2 38158 4951
/ 0
vdd 2 38158 4457
/ 0
Y 2 38678 4776
/ 0
S2 2 38558 4912
/ 0
D 2 38238 4912
/ 0
C 2 38278 4912
/ 0
A 2 38398 4912
/ 0
B 2 38438 4912
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu210_13 mu210 0
S1 2 26398 4736
/ 0
vss 2 26398 4951
/ 0
vdd 2 26398 4457
/ 0
Y 2 26918 4776
/ 0
S2 2 26798 4912
/ 0
D 2 26478 4912
/ 0
C 2 26518 4912
/ 0
A 2 26638 4912
/ 0
B 2 26678 4912
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu210_13 mu210 0
S1 2 22478 4736
/ 0
vss 2 22478 4951
/ 0
vdd 2 22478 4457
/ 0
Y 2 22998 4776
/ 0
S2 2 22878 4912
/ 0
D 2 22558 4912
/ 0
C 2 22598 4912
/ 0
A 2 22718 4912
/ 0
B 2 22758 4912
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu210_13 mu210 0
S1 2 30318 784
/ 0
vss 2 30318 999
/ 0
vdd 2 30318 505
/ 0
Y 2 30838 824
/ 0
S2 2 30718 960
/ 0
D 2 30398 960
/ 0
C 2 30438 960
/ 0
A 2 30558 960
/ 0
B 2 30598 960
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu210_13 mu210 0
S1 2 34238 784
/ 0
vss 2 34238 999
/ 0
vdd 2 34238 505
/ 0
Y 2 34758 824
/ 0
S2 2 34638 960
/ 0
D 2 34318 960
/ 0
C 2 34358 960
/ 0
A 2 34478 960
/ 0
B 2 34518 960
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu210_13 mu210 0
S1 2 38158 784
/ 0
vss 2 38158 999
/ 0
vdd 2 38158 505
/ 0
Y 2 38678 824
/ 0
S2 2 38558 960
/ 0
D 2 38238 960
/ 0
C 2 38278 960
/ 0
A 2 38398 960
/ 0
B 2 38438 960
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu210_13 mu210 0
S1 2 26398 784
/ 0
vss 2 26398 999
/ 0
vdd 2 26398 505
/ 0
Y 2 26918 824
/ 0
S2 2 26798 960
/ 0
D 2 26478 960
/ 0
C 2 26518 960
/ 0
A 2 26638 960
/ 0
B 2 26678 960
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu210_13 mu210 0
S1 2 22478 784
/ 0
vss 2 22478 999
/ 0
vdd 2 22478 505
/ 0
Y 2 22998 824
/ 0
S2 2 22878 960
/ 0
D 2 22558 960
/ 0
C 2 22598 960
/ 0
A 2 22718 960
/ 0
B 2 22758 960
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu210_13 mu210 0
S1 2 30318 2760
/ 0
vss 2 30318 2975
/ 0
vdd 2 30318 2481
/ 0
Y 2 30838 2800
/ 0
S2 2 30718 2936
/ 0
D 2 30398 2936
/ 0
C 2 30438 2936
/ 0
A 2 30558 2936
/ 0
B 2 30598 2936
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu210_13 mu210 0
S1 2 34238 2760
/ 0
vss 2 34238 2975
/ 0
vdd 2 34238 2481
/ 0
Y 2 34758 2800
/ 0
S2 2 34638 2936
/ 0
D 2 34318 2936
/ 0
C 2 34358 2936
/ 0
A 2 34478 2936
/ 0
B 2 34518 2936
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu210_13 mu210 0
S1 2 38158 2760
/ 0
vss 2 38158 2975
/ 0
vdd 2 38158 2481
/ 0
Y 2 38678 2800
/ 0
S2 2 38558 2936
/ 0
D 2 38238 2936
/ 0
C 2 38278 2936
/ 0
A 2 38398 2936
/ 0
B 2 38438 2936
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu210_13 mu210 0
S1 2 26398 2760
/ 0
vss 2 26398 2975
/ 0
vdd 2 26398 2481
/ 0
Y 2 26918 2800
/ 0
S2 2 26798 2936
/ 0
D 2 26478 2936
/ 0
C 2 26518 2936
/ 0
A 2 26638 2936
/ 0
B 2 26678 2936
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu210_13 mu210 0
S1 2 22478 2760
/ 0
vss 2 22478 2975
/ 0
vdd 2 22478 2481
/ 0
Y 2 22998 2800
/ 0
S2 2 22878 2936
/ 0
D 2 22558 2936
/ 0
C 2 22598 2936
/ 0
A 2 22718 2936
/ 0
B 2 22758 2936
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu210_13 mu210 0
S1 2 28358 6712
/ 0
vss 2 28358 6927
/ 0
vdd 2 28358 6433
/ 0
Y 2 28878 6752
/ 0
S2 2 28758 6888
/ 0
D 2 28438 6888
/ 0
C 2 28478 6888
/ 0
A 2 28598 6888
/ 0
B 2 28638 6888
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu210_13 mu210 0
S1 2 32278 6712
/ 0
vss 2 32278 6927
/ 0
vdd 2 32278 6433
/ 0
Y 2 32798 6752
/ 0
S2 2 32678 6888
/ 0
D 2 32358 6888
/ 0
C 2 32398 6888
/ 0
A 2 32518 6888
/ 0
B 2 32558 6888
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu210_13 mu210 0
S1 2 36198 6712
/ 0
vss 2 36198 6927
/ 0
vdd 2 36198 6433
/ 0
Y 2 36718 6752
/ 0
S2 2 36598 6888
/ 0
D 2 36278 6888
/ 0
C 2 36318 6888
/ 0
A 2 36438 6888
/ 0
B 2 36478 6888
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu210_13 mu210 0
S1 2 24438 6712
/ 0
vss 2 24438 6927
/ 0
vdd 2 24438 6433
/ 0
Y 2 24958 6752
/ 0
S2 2 24838 6888
/ 0
D 2 24518 6888
/ 0
C 2 24558 6888
/ 0
A 2 24678 6888
/ 0
B 2 24718 6888
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu210_13 mu210 0
S1 2 20518 6712
/ 0
vss 2 20518 6927
/ 0
vdd 2 20518 6433
/ 0
Y 2 21038 6752
/ 0
S2 2 20918 6888
/ 0
D 2 20598 6888
/ 0
C 2 20638 6888
/ 0
A 2 20758 6888
/ 0
B 2 20798 6888
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu210_13 mu210 0
S1 2 28358 4736
/ 0
vss 2 28358 4951
/ 0
vdd 2 28358 4457
/ 0
Y 2 28878 4776
/ 0
S2 2 28758 4912
/ 0
D 2 28438 4912
/ 0
C 2 28478 4912
/ 0
A 2 28598 4912
/ 0
B 2 28638 4912
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu210_13 mu210 0
S1 2 32278 4736
/ 0
vss 2 32278 4951
/ 0
vdd 2 32278 4457
/ 0
Y 2 32798 4776
/ 0
S2 2 32678 4912
/ 0
D 2 32358 4912
/ 0
C 2 32398 4912
/ 0
A 2 32518 4912
/ 0
B 2 32558 4912
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu210_13 mu210 0
S1 2 36198 4736
/ 0
vss 2 36198 4951
/ 0
vdd 2 36198 4457
/ 0
Y 2 36718 4776
/ 0
S2 2 36598 4912
/ 0
D 2 36278 4912
/ 0
C 2 36318 4912
/ 0
A 2 36438 4912
/ 0
B 2 36478 4912
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu210_13 mu210 0
S1 2 24438 4736
/ 0
vss 2 24438 4951
/ 0
vdd 2 24438 4457
/ 0
Y 2 24958 4776
/ 0
S2 2 24838 4912
/ 0
D 2 24518 4912
/ 0
C 2 24558 4912
/ 0
A 2 24678 4912
/ 0
B 2 24718 4912
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu210_13 mu210 0
S1 2 20518 4736
/ 0
vss 2 20518 4951
/ 0
vdd 2 20518 4457
/ 0
Y 2 21038 4776
/ 0
S2 2 20918 4912
/ 0
D 2 20598 4912
/ 0
C 2 20638 4912
/ 0
A 2 20758 4912
/ 0
B 2 20798 4912
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu210_13 mu210 0
S1 2 28358 784
/ 0
vss 2 28358 999
/ 0
vdd 2 28358 505
/ 0
Y 2 28878 824
/ 0
S2 2 28758 960
/ 0
D 2 28438 960
/ 0
C 2 28478 960
/ 0
A 2 28598 960
/ 0
B 2 28638 960
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu210_13 mu210 0
S1 2 32278 784
/ 0
vss 2 32278 999
/ 0
vdd 2 32278 505
/ 0
Y 2 32798 824
/ 0
S2 2 32678 960
/ 0
D 2 32358 960
/ 0
C 2 32398 960
/ 0
A 2 32518 960
/ 0
B 2 32558 960
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu210_13 mu210 0
S1 2 36198 784
/ 0
vss 2 36198 999
/ 0
vdd 2 36198 505
/ 0
Y 2 36718 824
/ 0
S2 2 36598 960
/ 0
D 2 36278 960
/ 0
C 2 36318 960
/ 0
A 2 36438 960
/ 0
B 2 36478 960
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu210_13 mu210 0
S1 2 24438 784
/ 0
vss 2 24438 999
/ 0
vdd 2 24438 505
/ 0
Y 2 24958 824
/ 0
S2 2 24838 960
/ 0
D 2 24518 960
/ 0
C 2 24558 960
/ 0
A 2 24678 960
/ 0
B 2 24718 960
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu210_13 mu210 0
S1 2 20518 784
/ 0
vss 2 20518 999
/ 0
vdd 2 20518 505
/ 0
Y 2 21038 824
/ 0
S2 2 20918 960
/ 0
D 2 20598 960
/ 0
C 2 20638 960
/ 0
A 2 20758 960
/ 0
B 2 20798 960
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu210_13 mu210 0
S1 2 28358 2760
/ 0
vss 2 28358 2975
/ 0
vdd 2 28358 2481
/ 0
Y 2 28878 2800
/ 0
S2 2 28758 2936
/ 0
D 2 28438 2936
/ 0
C 2 28478 2936
/ 0
A 2 28598 2936
/ 0
B 2 28638 2936
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu210_13 mu210 0
S1 2 32278 2760
/ 0
vss 2 32278 2975
/ 0
vdd 2 32278 2481
/ 0
Y 2 32798 2800
/ 0
S2 2 32678 2936
/ 0
D 2 32358 2936
/ 0
C 2 32398 2936
/ 0
A 2 32518 2936
/ 0
B 2 32558 2936
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu210_13 mu210 0
S1 2 36198 2760
/ 0
vss 2 36198 2975
/ 0
vdd 2 36198 2481
/ 0
Y 2 36718 2800
/ 0
S2 2 36598 2936
/ 0
D 2 36278 2936
/ 0
C 2 36318 2936
/ 0
A 2 36438 2936
/ 0
B 2 36478 2936
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu210_13 mu210 0
S1 2 24438 2760
/ 0
vss 2 24438 2975
/ 0
vdd 2 24438 2481
/ 0
Y 2 24958 2800
/ 0
S2 2 24838 2936
/ 0
D 2 24518 2936
/ 0
C 2 24558 2936
/ 0
A 2 24678 2936
/ 0
B 2 24718 2936
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu210_13 mu210 0
S1 2 20518 2760
/ 0
vss 2 20518 2975
/ 0
vdd 2 20518 2481
/ 0
Y 2 21038 2800
/ 0
S2 2 20918 2936
/ 0
D 2 20598 2936
/ 0
C 2 20638 2936
/ 0
A 2 20758 2936
/ 0
B 2 20798 2936
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu210_12 mu210 0
S1 2 30318 6154
/ 0
vss 2 30318 5939
/ 0
vdd 2 30318 6433
/ 0
Y 2 30838 6114
/ 0
S2 2 30718 5978
/ 0
D 2 30398 5978
/ 0
C 2 30438 5978
/ 0
A 2 30558 5978
/ 0
B 2 30598 5978
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu210_12 mu210 0
S1 2 34238 6154
/ 0
vss 2 34238 5939
/ 0
vdd 2 34238 6433
/ 0
Y 2 34758 6114
/ 0
S2 2 34638 5978
/ 0
D 2 34318 5978
/ 0
C 2 34358 5978
/ 0
A 2 34478 5978
/ 0
B 2 34518 5978
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu210_12 mu210 0
S1 2 38158 6154
/ 0
vss 2 38158 5939
/ 0
vdd 2 38158 6433
/ 0
Y 2 38678 6114
/ 0
S2 2 38558 5978
/ 0
D 2 38238 5978
/ 0
C 2 38278 5978
/ 0
A 2 38398 5978
/ 0
B 2 38438 5978
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu210_12 mu210 0
S1 2 26398 6154
/ 0
vss 2 26398 5939
/ 0
vdd 2 26398 6433
/ 0
Y 2 26918 6114
/ 0
S2 2 26798 5978
/ 0
D 2 26478 5978
/ 0
C 2 26518 5978
/ 0
A 2 26638 5978
/ 0
B 2 26678 5978
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu210_12 mu210 0
S1 2 22478 6154
/ 0
vss 2 22478 5939
/ 0
vdd 2 22478 6433
/ 0
Y 2 22998 6114
/ 0
S2 2 22878 5978
/ 0
D 2 22558 5978
/ 0
C 2 22598 5978
/ 0
A 2 22718 5978
/ 0
B 2 22758 5978
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu210_12 mu210 0
S1 2 30318 4178
/ 0
vss 2 30318 3963
/ 0
vdd 2 30318 4457
/ 0
Y 2 30838 4138
/ 0
S2 2 30718 4002
/ 0
D 2 30398 4002
/ 0
C 2 30438 4002
/ 0
A 2 30558 4002
/ 0
B 2 30598 4002
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu210_12 mu210 0
S1 2 34238 4178
/ 0
vss 2 34238 3963
/ 0
vdd 2 34238 4457
/ 0
Y 2 34758 4138
/ 0
S2 2 34638 4002
/ 0
D 2 34318 4002
/ 0
C 2 34358 4002
/ 0
A 2 34478 4002
/ 0
B 2 34518 4002
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu210_12 mu210 0
S1 2 38158 4178
/ 0
vss 2 38158 3963
/ 0
vdd 2 38158 4457
/ 0
Y 2 38678 4138
/ 0
S2 2 38558 4002
/ 0
D 2 38238 4002
/ 0
C 2 38278 4002
/ 0
A 2 38398 4002
/ 0
B 2 38438 4002
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu210_12 mu210 0
S1 2 26398 4178
/ 0
vss 2 26398 3963
/ 0
vdd 2 26398 4457
/ 0
Y 2 26918 4138
/ 0
S2 2 26798 4002
/ 0
D 2 26478 4002
/ 0
C 2 26518 4002
/ 0
A 2 26638 4002
/ 0
B 2 26678 4002
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu210_12 mu210 0
S1 2 22478 4178
/ 0
vss 2 22478 3963
/ 0
vdd 2 22478 4457
/ 0
Y 2 22998 4138
/ 0
S2 2 22878 4002
/ 0
D 2 22558 4002
/ 0
C 2 22598 4002
/ 0
A 2 22718 4002
/ 0
B 2 22758 4002
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu210_12 mu210 0
S1 2 30318 226
/ 0
vss 2 30318 11
/ 0
vdd 2 30318 505
/ 0
Y 2 30838 186
/ 0
S2 2 30718 50
/ 0
D 2 30398 50
/ 0
C 2 30438 50
/ 0
A 2 30558 50
/ 0
B 2 30598 50
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu210_12 mu210 0
S1 2 34238 226
/ 0
vss 2 34238 11
/ 0
vdd 2 34238 505
/ 0
Y 2 34758 186
/ 0
S2 2 34638 50
/ 0
D 2 34318 50
/ 0
C 2 34358 50
/ 0
A 2 34478 50
/ 0
B 2 34518 50
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu210_12 mu210 0
S1 2 38158 226
/ 0
vss 2 38158 11
/ 0
vdd 2 38158 505
/ 0
Y 2 38678 186
/ 0
S2 2 38558 50
/ 0
D 2 38238 50
/ 0
C 2 38278 50
/ 0
A 2 38398 50
/ 0
B 2 38438 50
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu210_12 mu210 0
S1 2 26398 226
/ 0
vss 2 26398 11
/ 0
vdd 2 26398 505
/ 0
Y 2 26918 186
/ 0
S2 2 26798 50
/ 0
D 2 26478 50
/ 0
C 2 26518 50
/ 0
A 2 26638 50
/ 0
B 2 26678 50
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu210_12 mu210 0
S1 2 22478 226
/ 0
vss 2 22478 11
/ 0
vdd 2 22478 505
/ 0
Y 2 22998 186
/ 0
S2 2 22878 50
/ 0
D 2 22558 50
/ 0
C 2 22598 50
/ 0
A 2 22718 50
/ 0
B 2 22758 50
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu210_12 mu210 0
S1 2 30318 2202
/ 0
vss 2 30318 1987
/ 0
vdd 2 30318 2481
/ 0
Y 2 30838 2162
/ 0
S2 2 30718 2026
/ 0
D 2 30398 2026
/ 0
C 2 30438 2026
/ 0
A 2 30558 2026
/ 0
B 2 30598 2026
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu210_12 mu210 0
S1 2 34238 2202
/ 0
vss 2 34238 1987
/ 0
vdd 2 34238 2481
/ 0
Y 2 34758 2162
/ 0
S2 2 34638 2026
/ 0
D 2 34318 2026
/ 0
C 2 34358 2026
/ 0
A 2 34478 2026
/ 0
B 2 34518 2026
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu210_12 mu210 0
S1 2 38158 2202
/ 0
vss 2 38158 1987
/ 0
vdd 2 38158 2481
/ 0
Y 2 38678 2162
/ 0
S2 2 38558 2026
/ 0
D 2 38238 2026
/ 0
C 2 38278 2026
/ 0
A 2 38398 2026
/ 0
B 2 38438 2026
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu210_12 mu210 0
S1 2 26398 2202
/ 0
vss 2 26398 1987
/ 0
vdd 2 26398 2481
/ 0
Y 2 26918 2162
/ 0
S2 2 26798 2026
/ 0
D 2 26478 2026
/ 0
C 2 26518 2026
/ 0
A 2 26638 2026
/ 0
B 2 26678 2026
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu210_12 mu210 0
S1 2 22478 2202
/ 0
vss 2 22478 1987
/ 0
vdd 2 22478 2481
/ 0
Y 2 22998 2162
/ 0
S2 2 22878 2026
/ 0
D 2 22558 2026
/ 0
C 2 22598 2026
/ 0
A 2 22718 2026
/ 0
B 2 22758 2026
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu210_12 mu210 0
S1 2 28358 6154
/ 0
vss 2 28358 5939
/ 0
vdd 2 28358 6433
/ 0
Y 2 28878 6114
/ 0
S2 2 28758 5978
/ 0
D 2 28438 5978
/ 0
C 2 28478 5978
/ 0
A 2 28598 5978
/ 0
B 2 28638 5978
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu210_12 mu210 0
S1 2 32278 6154
/ 0
vss 2 32278 5939
/ 0
vdd 2 32278 6433
/ 0
Y 2 32798 6114
/ 0
S2 2 32678 5978
/ 0
D 2 32358 5978
/ 0
C 2 32398 5978
/ 0
A 2 32518 5978
/ 0
B 2 32558 5978
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu210_12 mu210 0
S1 2 36198 6154
/ 0
vss 2 36198 5939
/ 0
vdd 2 36198 6433
/ 0
Y 2 36718 6114
/ 0
S2 2 36598 5978
/ 0
D 2 36278 5978
/ 0
C 2 36318 5978
/ 0
A 2 36438 5978
/ 0
B 2 36478 5978
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu210_12 mu210 0
S1 2 24438 6154
/ 0
vss 2 24438 5939
/ 0
vdd 2 24438 6433
/ 0
Y 2 24958 6114
/ 0
S2 2 24838 5978
/ 0
D 2 24518 5978
/ 0
C 2 24558 5978
/ 0
A 2 24678 5978
/ 0
B 2 24718 5978
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu210_12 mu210 0
S1 2 20518 6154
/ 0
vss 2 20518 5939
/ 0
vdd 2 20518 6433
/ 0
Y 2 21038 6114
/ 0
S2 2 20918 5978
/ 0
D 2 20598 5978
/ 0
C 2 20638 5978
/ 0
A 2 20758 5978
/ 0
B 2 20798 5978
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu210_12 mu210 0
S1 2 28358 4178
/ 0
vss 2 28358 3963
/ 0
vdd 2 28358 4457
/ 0
Y 2 28878 4138
/ 0
S2 2 28758 4002
/ 0
D 2 28438 4002
/ 0
C 2 28478 4002
/ 0
A 2 28598 4002
/ 0
B 2 28638 4002
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu210_12 mu210 0
S1 2 32278 4178
/ 0
vss 2 32278 3963
/ 0
vdd 2 32278 4457
/ 0
Y 2 32798 4138
/ 0
S2 2 32678 4002
/ 0
D 2 32358 4002
/ 0
C 2 32398 4002
/ 0
A 2 32518 4002
/ 0
B 2 32558 4002
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu210_12 mu210 0
S1 2 36198 4178
/ 0
vss 2 36198 3963
/ 0
vdd 2 36198 4457
/ 0
Y 2 36718 4138
/ 0
S2 2 36598 4002
/ 0
D 2 36278 4002
/ 0
C 2 36318 4002
/ 0
A 2 36438 4002
/ 0
B 2 36478 4002
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu210_12 mu210 0
S1 2 24438 4178
/ 0
vss 2 24438 3963
/ 0
vdd 2 24438 4457
/ 0
Y 2 24958 4138
/ 0
S2 2 24838 4002
/ 0
D 2 24518 4002
/ 0
C 2 24558 4002
/ 0
A 2 24678 4002
/ 0
B 2 24718 4002
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu210_12 mu210 0
S1 2 20518 4178
/ 0
vss 2 20518 3963
/ 0
vdd 2 20518 4457
/ 0
Y 2 21038 4138
/ 0
S2 2 20918 4002
/ 0
D 2 20598 4002
/ 0
C 2 20638 4002
/ 0
A 2 20758 4002
/ 0
B 2 20798 4002
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu210_12 mu210 0
S1 2 28358 226
/ 0
vss 2 28358 11
/ 0
vdd 2 28358 505
/ 0
Y 2 28878 186
/ 0
S2 2 28758 50
/ 0
D 2 28438 50
/ 0
C 2 28478 50
/ 0
A 2 28598 50
/ 0
B 2 28638 50
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu210_12 mu210 0
S1 2 32278 226
/ 0
vss 2 32278 11
/ 0
vdd 2 32278 505
/ 0
Y 2 32798 186
/ 0
S2 2 32678 50
/ 0
D 2 32358 50
/ 0
C 2 32398 50
/ 0
A 2 32518 50
/ 0
B 2 32558 50
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu210_12 mu210 0
S1 2 36198 226
/ 0
vss 2 36198 11
/ 0
vdd 2 36198 505
/ 0
Y 2 36718 186
/ 0
S2 2 36598 50
/ 0
D 2 36278 50
/ 0
C 2 36318 50
/ 0
A 2 36438 50
/ 0
B 2 36478 50
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu210_12 mu210 0
S1 2 24438 226
/ 0
vss 2 24438 11
/ 0
vdd 2 24438 505
/ 0
Y 2 24958 186
/ 0
S2 2 24838 50
/ 0
D 2 24518 50
/ 0
C 2 24558 50
/ 0
A 2 24678 50
/ 0
B 2 24718 50
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu210_12 mu210 0
S1 2 20518 226
/ 0
vss 2 20518 11
/ 0
vdd 2 20518 505
/ 0
Y 2 21038 186
/ 0
S2 2 20918 50
/ 0
D 2 20598 50
/ 0
C 2 20638 50
/ 0
A 2 20758 50
/ 0
B 2 20798 50
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu210_12 mu210 0
S1 2 28358 2202
/ 0
vss 2 28358 1987
/ 0
vdd 2 28358 2481
/ 0
Y 2 28878 2162
/ 0
S2 2 28758 2026
/ 0
D 2 28438 2026
/ 0
C 2 28478 2026
/ 0
A 2 28598 2026
/ 0
B 2 28638 2026
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu210_12 mu210 0
S1 2 32278 2202
/ 0
vss 2 32278 1987
/ 0
vdd 2 32278 2481
/ 0
Y 2 32798 2162
/ 0
S2 2 32678 2026
/ 0
D 2 32358 2026
/ 0
C 2 32398 2026
/ 0
A 2 32518 2026
/ 0
B 2 32558 2026
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu210_12 mu210 0
S1 2 36198 2202
/ 0
vss 2 36198 1987
/ 0
vdd 2 36198 2481
/ 0
Y 2 36718 2162
/ 0
S2 2 36598 2026
/ 0
D 2 36278 2026
/ 0
C 2 36318 2026
/ 0
A 2 36438 2026
/ 0
B 2 36478 2026
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu210_12 mu210 0
S1 2 24438 2202
/ 0
vss 2 24438 1987
/ 0
vdd 2 24438 2481
/ 0
Y 2 24958 2162
/ 0
S2 2 24838 2026
/ 0
D 2 24518 2026
/ 0
C 2 24558 2026
/ 0
A 2 24678 2026
/ 0
B 2 24718 2026
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu210_12 mu210 0
S1 2 20518 2202
/ 0
vss 2 20518 1987
/ 0
vdd 2 20518 2481
/ 0
Y 2 21038 2162
/ 0
S2 2 20918 2026
/ 0
D 2 20598 2026
/ 0
C 2 20638 2026
/ 0
A 2 20758 2026
/ 0
B 2 20798 2026
_I0/chip/video_ram/mux5_do1/U17 mu210 0
S1 2 25518 10106
/ 0
vss 2 25518 9891
/ 0
vdd 2 25518 10385
/ 0
Y 2 26038 10066
/ 0
S2 2 25918 9930
/ 0
D 2 25598 9930
/ 0
C 2 25638 9930
/ 0
A 2 25758 9930
/ 0
B 2 25798 9930
_I0/chip/video_ram/mux5_do2/U17 mu210 0
S1 2 35118 10106
/ 0
vss 2 35118 9891
/ 0
vdd 2 35118 10385
/ 0
Y 2 35638 10066
/ 0
S2 2 35518 9930
/ 0
D 2 35198 9930
/ 0
C 2 35238 9930
/ 0
A 2 35358 9930
/ 0
B 2 35398 9930
_I0/chip/read_only_memory/ptype5north/bit3 rom_mux4 0
selector_1_0_1 2 20878 12640
/ 0
vss 2 20878 12855
/ 0
vdd 2 20878 12361
/ 0
input_1 3 21118 12400
/ 0
input_3 3 21158 12816
/ 0
input_2 3 20998 12816
/ 0
input_4 3 20958 12400
/ 0
selector_1_0_0 3 21278 12816
/ 0
output 3 21438 12816
_I0/chip/read_only_memory/ptype5/bit3 rom_mux4 0
selector_1_0_1 2 20878 16592
/ 0
vss 2 20878 16807
/ 0
vdd 2 20878 16313
/ 0
input_1 3 21118 16352
/ 0
input_3 3 21158 16768
/ 0
input_2 3 20998 16768
/ 0
input_4 3 20958 16352
/ 0
selector_1_0_0 3 21278 16768
/ 0
output 3 21438 16768
_I0/chip/read_only_memory/ptype5east/bit3 rom_mux4 0
selector_1_0_1 2 20878 15604
/ 0
vss 2 20878 15819
/ 0
vdd 2 20878 15325
/ 0
input_1 3 21118 15364
/ 0
input_3 3 21158 15780
/ 0
input_2 3 20998 15780
/ 0
input_4 3 20958 15364
/ 0
selector_1_0_0 3 21278 15780
/ 0
output 3 21438 15780
_I0/chip/read_only_memory/ptype5west/bit3 rom_mux4 0
selector_1_0_1 2 20878 14616
/ 0
vss 2 20878 14831
/ 0
vdd 2 20878 14337
/ 0
input_1 3 21118 14376
/ 0
input_3 3 21158 14792
/ 0
input_2 3 20998 14792
/ 0
input_4 3 20958 14376
/ 0
selector_1_0_0 3 21278 14792
/ 0
output 3 21438 14792
_I0/chip/read_only_memory/ptype3north/bit3 rom_mux4 0
selector_1_0_1 2 18158 12640
/ 0
vss 2 18158 12855
/ 0
vdd 2 18158 12361
/ 0
input_1 3 18398 12400
/ 0
input_3 3 18438 12816
/ 0
input_2 3 18278 12816
/ 0
input_4 3 18238 12400
/ 0
selector_1_0_0 3 18558 12816
/ 0
output 3 18718 12816
_I0/chip/read_only_memory/subresult2/bit3 rom_mux4 0
selector_1_0_1 2 22238 19556
/ 0
vss 2 22238 19771
/ 0
vdd 2 22238 19277
/ 0
input_1 3 22478 19316
/ 0
input_3 3 22518 19732
/ 0
input_2 3 22358 19732
/ 0
input_4 3 22318 19316
/ 0
selector_1_0_0 3 22638 19732
/ 0
output 3 22798 19732
_I0/chip/read_only_memory/ptype7east/bit3 rom_mux4 0
selector_1_0_1 2 23598 14616
/ 0
vss 2 23598 14831
/ 0
vdd 2 23598 14337
/ 0
input_1 3 23838 14376
/ 0
input_3 3 23878 14792
/ 0
input_2 3 23718 14792
/ 0
input_4 3 23678 14376
/ 0
selector_1_0_0 3 23998 14792
/ 0
output 3 24158 14792
_I0/chip/read_only_memory/ptype7/bit3 rom_mux4 0
selector_1_0_1 2 23598 16592
/ 0
vss 2 23598 16807
/ 0
vdd 2 23598 16313
/ 0
input_1 3 23838 16352
/ 0
input_3 3 23878 16768
/ 0
input_2 3 23718 16768
/ 0
input_4 3 23678 16352
/ 0
selector_1_0_0 3 23998 16768
/ 0
output 3 24158 16768
_I0/chip/read_only_memory/ptype7south/bit3 rom_mux4 0
selector_1_0_1 2 23598 12640
/ 0
vss 2 23598 12855
/ 0
vdd 2 23598 12361
/ 0
input_1 3 23838 12400
/ 0
input_3 3 23878 12816
/ 0
input_2 3 23718 12816
/ 0
input_4 3 23678 12400
/ 0
selector_1_0_0 3 23998 12816
/ 0
output 3 24158 12816
_I0/chip/read_only_memory/ptype7north/bit3 rom_mux4 0
selector_1_0_1 2 23598 13628
/ 0
vss 2 23598 13843
/ 0
vdd 2 23598 13349
/ 0
input_1 3 23838 13388
/ 0
input_3 3 23878 13804
/ 0
input_2 3 23718 13804
/ 0
input_4 3 23678 13388
/ 0
selector_1_0_0 3 23998 13804
/ 0
output 3 24158 13804
_I0/chip/read_only_memory/ptype5south/bit3 rom_mux4 0
selector_1_0_1 2 20878 13628
/ 0
vss 2 20878 13843
/ 0
vdd 2 20878 13349
/ 0
input_1 3 21118 13388
/ 0
input_3 3 21158 13804
/ 0
input_2 3 20998 13804
/ 0
input_4 3 20958 13388
/ 0
selector_1_0_0 3 21278 13804
/ 0
output 3 21438 13804
_I0/chip/read_only_memory/ptype3/bit3 rom_mux4 0
selector_1_0_1 2 18158 16592
/ 0
vss 2 18158 16807
/ 0
vdd 2 18158 16313
/ 0
input_1 3 18398 16352
/ 0
input_3 3 18438 16768
/ 0
input_2 3 18278 16768
/ 0
input_4 3 18238 16352
/ 0
selector_1_0_0 3 18558 16768
/ 0
output 3 18718 16768
_I0/chip/read_only_memory/ptype3south/bit3 rom_mux4 0
selector_1_0_1 2 18158 13628
/ 0
vss 2 18158 13843
/ 0
vdd 2 18158 13349
/ 0
input_1 3 18398 13388
/ 0
input_3 3 18438 13804
/ 0
input_2 3 18278 13804
/ 0
input_4 3 18238 13388
/ 0
selector_1_0_0 3 18558 13804
/ 0
output 3 18718 13804
_I0/chip/read_only_memory/ptype3east/bit3 rom_mux4 0
selector_1_0_1 2 18158 15604
/ 0
vss 2 18158 15819
/ 0
vdd 2 18158 15325
/ 0
input_1 3 18398 15364
/ 0
input_3 3 18438 15780
/ 0
input_2 3 18278 15780
/ 0
input_4 3 18238 15364
/ 0
selector_1_0_0 3 18558 15780
/ 0
output 3 18718 15780
_I0/chip/read_only_memory/ptype3west/bit3 rom_mux4 0
selector_1_0_1 2 18158 14616
/ 0
vss 2 18158 14831
/ 0
vdd 2 18158 14337
/ 0
input_1 3 18398 14376
/ 0
input_3 3 18438 14792
/ 0
input_2 3 18278 14792
/ 0
input_4 3 18238 14376
/ 0
selector_1_0_0 3 18558 14792
/ 0
output 3 18718 14792
_I0/chip/read_only_memory/ptype2northsouth/bit3 rom_mux4 0
selector_1_0_1 2 22238 17580
/ 0
vss 2 22238 17795
/ 0
vdd 2 22238 17301
/ 0
input_1 3 22478 17340
/ 0
input_3 3 22518 17756
/ 0
input_2 3 22358 17756
/ 0
input_4 3 22318 17340
/ 0
selector_1_0_0 3 22638 17756
/ 0
output 3 22798 17756
_I0/chip/read_only_memory/ptype2eastwest/bit3 rom_mux4 0
selector_1_0_1 2 20878 17580
/ 0
vss 2 20878 17795
/ 0
vdd 2 20878 17301
/ 0
input_1 3 21118 17340
/ 0
input_3 3 21158 17756
/ 0
input_2 3 20998 17756
/ 0
input_4 3 20958 17340
/ 0
selector_1_0_0 3 21278 17756
/ 0
output 3 21438 17756
_I0/chip/read_only_memory/subresult1/bit3 rom_mux4 0
selector_1_0_1 2 19598 19556
/ 0
vss 2 19598 19771
/ 0
vdd 2 19598 19277
/ 0
input_1 3 19838 19316
/ 0
input_3 3 19878 19732
/ 0
input_2 3 19718 19732
/ 0
input_4 3 19678 19316
/ 0
selector_1_0_0 3 19998 19732
/ 0
output 3 20158 19732
_I0/chip/read_only_memory/ptype1/bit3 rom_mux4 0
selector_1_0_1 2 18158 17580
/ 0
vss 2 18158 17795
/ 0
vdd 2 18158 17301
/ 0
input_1 3 18398 17340
/ 0
input_3 3 18438 17756
/ 0
input_2 3 18278 17756
/ 0
input_4 3 18238 17340
/ 0
selector_1_0_0 3 18558 17756
/ 0
output 3 18718 17756
_I0/chip/read_only_memory/ptype4north/bit3 rom_mux4 0
selector_1_0_1 2 19518 12640
/ 0
vss 2 19518 12855
/ 0
vdd 2 19518 12361
/ 0
input_1 3 19758 12400
/ 0
input_3 3 19798 12816
/ 0
input_2 3 19638 12816
/ 0
input_4 3 19598 12400
/ 0
selector_1_0_0 3 19918 12816
/ 0
output 3 20078 12816
_I0/chip/read_only_memory/ptype4east/bit3 rom_mux4 0
selector_1_0_1 2 19518 13628
/ 0
vss 2 19518 13843
/ 0
vdd 2 19518 13349
/ 0
input_1 3 19758 13388
/ 0
input_3 3 19798 13804
/ 0
input_2 3 19638 13804
/ 0
input_4 3 19598 13388
/ 0
selector_1_0_0 3 19918 13804
/ 0
output 3 20078 13804
_I0/chip/read_only_memory/ptype4/bit3 rom_mux4 0
selector_1_0_1 2 19518 16592
/ 0
vss 2 19518 16807
/ 0
vdd 2 19518 16313
/ 0
input_1 3 19758 16352
/ 0
input_3 3 19798 16768
/ 0
input_2 3 19638 16768
/ 0
input_4 3 19598 16352
/ 0
selector_1_0_0 3 19918 16768
/ 0
output 3 20078 16768
_I0/chip/read_only_memory/ptype4west/bit3 rom_mux4 0
selector_1_0_1 2 19518 15604
/ 0
vss 2 19518 15819
/ 0
vdd 2 19518 15325
/ 0
input_1 3 19758 15364
/ 0
input_3 3 19798 15780
/ 0
input_2 3 19638 15780
/ 0
input_4 3 19598 15364
/ 0
selector_1_0_0 3 19918 15780
/ 0
output 3 20078 15780
_I0/chip/read_only_memory/ptype7west/bit3 rom_mux4 0
selector_1_0_1 2 23598 15604
/ 0
vss 2 23598 15819
/ 0
vdd 2 23598 15325
/ 0
input_1 3 23838 15364
/ 0
input_3 3 23878 15780
/ 0
input_2 3 23718 15780
/ 0
input_4 3 23678 15364
/ 0
selector_1_0_0 3 23998 15780
/ 0
output 3 24158 15780
_I0/chip/read_only_memory/ptype4south/bit3 rom_mux4 0
selector_1_0_1 2 19518 14616
/ 0
vss 2 19518 14831
/ 0
vdd 2 19518 14337
/ 0
input_1 3 19758 14376
/ 0
input_3 3 19798 14792
/ 0
input_2 3 19638 14792
/ 0
input_4 3 19598 14376
/ 0
selector_1_0_0 3 19918 14792
/ 0
output 3 20078 14792
_I0/chip/read_only_memory/ptype6/bit3 rom_mux4 0
selector_1_0_1 2 22238 16592
/ 0
vss 2 22238 16807
/ 0
vdd 2 22238 16313
/ 0
input_1 3 22478 16352
/ 0
input_3 3 22518 16768
/ 0
input_2 3 22358 16768
/ 0
input_4 3 22318 16352
/ 0
selector_1_0_0 3 22638 16768
/ 0
output 3 22798 16768
_I0/chip/read_only_memory/ptype6south/bit3 rom_mux4 0
selector_1_0_1 2 22238 14616
/ 0
vss 2 22238 14831
/ 0
vdd 2 22238 14337
/ 0
input_1 3 22478 14376
/ 0
input_3 3 22518 14792
/ 0
input_2 3 22358 14792
/ 0
input_4 3 22318 14376
/ 0
selector_1_0_0 3 22638 14792
/ 0
output 3 22798 14792
_I0/chip/read_only_memory/ptype6east/bit3 rom_mux4 0
selector_1_0_1 2 22238 13628
/ 0
vss 2 22238 13843
/ 0
vdd 2 22238 13349
/ 0
input_1 3 22478 13388
/ 0
input_3 3 22518 13804
/ 0
input_2 3 22358 13804
/ 0
input_4 3 22318 13388
/ 0
selector_1_0_0 3 22638 13804
/ 0
output 3 22798 13804
_I0/chip/read_only_memory/ptype6west/bit3 rom_mux4 0
selector_1_0_1 2 22238 15604
/ 0
vss 2 22238 15819
/ 0
vdd 2 22238 15325
/ 0
input_1 3 22478 15364
/ 0
input_3 3 22518 15780
/ 0
input_2 3 22358 15780
/ 0
input_4 3 22318 15364
/ 0
selector_1_0_0 3 22638 15780
/ 0
output 3 22798 15780
_I0/chip/read_only_memory/ptype6north/bit3 rom_mux4 0
selector_1_0_1 2 22238 12640
/ 0
vss 2 22238 12855
/ 0
vdd 2 22238 12361
/ 0
input_1 3 22478 12400
/ 0
input_3 3 22518 12816
/ 0
input_2 3 22358 12816
/ 0
input_4 3 22318 12400
/ 0
selector_1_0_0 3 22638 12816
/ 0
output 3 22798 12816
_I0/chip/read_only_memory/ptype5north/bit2 rom_mux4 0
selector_1_0_1 2 20238 12640
/ 0
vss 2 20238 12855
/ 0
vdd 2 20238 12361
/ 0
input_1 3 20478 12400
/ 0
input_3 3 20518 12816
/ 0
input_2 3 20358 12816
/ 0
input_4 3 20318 12400
/ 0
selector_1_0_0 3 20638 12816
/ 0
output 3 20798 12816
_I0/chip/read_only_memory/ptype5/bit2 rom_mux4 0
selector_1_0_1 2 20238 16592
/ 0
vss 2 20238 16807
/ 0
vdd 2 20238 16313
/ 0
input_1 3 20478 16352
/ 0
input_3 3 20518 16768
/ 0
input_2 3 20358 16768
/ 0
input_4 3 20318 16352
/ 0
selector_1_0_0 3 20638 16768
/ 0
output 3 20798 16768
_I0/chip/read_only_memory/ptype5east/bit2 rom_mux4 0
selector_1_0_1 2 20238 15604
/ 0
vss 2 20238 15819
/ 0
vdd 2 20238 15325
/ 0
input_1 3 20478 15364
/ 0
input_3 3 20518 15780
/ 0
input_2 3 20358 15780
/ 0
input_4 3 20318 15364
/ 0
selector_1_0_0 3 20638 15780
/ 0
output 3 20798 15780
_I0/chip/read_only_memory/ptype5west/bit2 rom_mux4 0
selector_1_0_1 2 20238 14616
/ 0
vss 2 20238 14831
/ 0
vdd 2 20238 14337
/ 0
input_1 3 20478 14376
/ 0
input_3 3 20518 14792
/ 0
input_2 3 20358 14792
/ 0
input_4 3 20318 14376
/ 0
selector_1_0_0 3 20638 14792
/ 0
output 3 20798 14792
_I0/chip/read_only_memory/ptype3north/bit2 rom_mux4 0
selector_1_0_1 2 17518 12640
/ 0
vss 2 17518 12855
/ 0
vdd 2 17518 12361
/ 0
input_1 3 17758 12400
/ 0
input_3 3 17798 12816
/ 0
input_2 3 17638 12816
/ 0
input_4 3 17598 12400
/ 0
selector_1_0_0 3 17918 12816
/ 0
output 3 18078 12816
_I0/chip/read_only_memory/subresult2/bit2 rom_mux4 0
selector_1_0_1 2 21598 19556
/ 0
vss 2 21598 19771
/ 0
vdd 2 21598 19277
/ 0
input_1 3 21838 19316
/ 0
input_3 3 21878 19732
/ 0
input_2 3 21718 19732
/ 0
input_4 3 21678 19316
/ 0
selector_1_0_0 3 21998 19732
/ 0
output 3 22158 19732
_I0/chip/read_only_memory/ptype7east/bit2 rom_mux4 0
selector_1_0_1 2 22958 14616
/ 0
vss 2 22958 14831
/ 0
vdd 2 22958 14337
/ 0
input_1 3 23198 14376
/ 0
input_3 3 23238 14792
/ 0
input_2 3 23078 14792
/ 0
input_4 3 23038 14376
/ 0
selector_1_0_0 3 23358 14792
/ 0
output 3 23518 14792
_I0/chip/read_only_memory/ptype7/bit2 rom_mux4 0
selector_1_0_1 2 22958 16592
/ 0
vss 2 22958 16807
/ 0
vdd 2 22958 16313
/ 0
input_1 3 23198 16352
/ 0
input_3 3 23238 16768
/ 0
input_2 3 23078 16768
/ 0
input_4 3 23038 16352
/ 0
selector_1_0_0 3 23358 16768
/ 0
output 3 23518 16768
_I0/chip/read_only_memory/ptype7south/bit2 rom_mux4 0
selector_1_0_1 2 22958 12640
/ 0
vss 2 22958 12855
/ 0
vdd 2 22958 12361
/ 0
input_1 3 23198 12400
/ 0
input_3 3 23238 12816
/ 0
input_2 3 23078 12816
/ 0
input_4 3 23038 12400
/ 0
selector_1_0_0 3 23358 12816
/ 0
output 3 23518 12816
_I0/chip/read_only_memory/ptype7north/bit2 rom_mux4 0
selector_1_0_1 2 22958 13628
/ 0
vss 2 22958 13843
/ 0
vdd 2 22958 13349
/ 0
input_1 3 23198 13388
/ 0
input_3 3 23238 13804
/ 0
input_2 3 23078 13804
/ 0
input_4 3 23038 13388
/ 0
selector_1_0_0 3 23358 13804
/ 0
output 3 23518 13804
_I0/chip/read_only_memory/ptype5south/bit2 rom_mux4 0
selector_1_0_1 2 20238 13628
/ 0
vss 2 20238 13843
/ 0
vdd 2 20238 13349
/ 0
input_1 3 20478 13388
/ 0
input_3 3 20518 13804
/ 0
input_2 3 20358 13804
/ 0
input_4 3 20318 13388
/ 0
selector_1_0_0 3 20638 13804
/ 0
output 3 20798 13804
_I0/chip/read_only_memory/ptype3/bit2 rom_mux4 0
selector_1_0_1 2 17518 16592
/ 0
vss 2 17518 16807
/ 0
vdd 2 17518 16313
/ 0
input_1 3 17758 16352
/ 0
input_3 3 17798 16768
/ 0
input_2 3 17638 16768
/ 0
input_4 3 17598 16352
/ 0
selector_1_0_0 3 17918 16768
/ 0
output 3 18078 16768
_I0/chip/read_only_memory/ptype3south/bit2 rom_mux4 0
selector_1_0_1 2 17518 13628
/ 0
vss 2 17518 13843
/ 0
vdd 2 17518 13349
/ 0
input_1 3 17758 13388
/ 0
input_3 3 17798 13804
/ 0
input_2 3 17638 13804
/ 0
input_4 3 17598 13388
/ 0
selector_1_0_0 3 17918 13804
/ 0
output 3 18078 13804
_I0/chip/read_only_memory/ptype3east/bit2 rom_mux4 0
selector_1_0_1 2 17518 15604
/ 0
vss 2 17518 15819
/ 0
vdd 2 17518 15325
/ 0
input_1 3 17758 15364
/ 0
input_3 3 17798 15780
/ 0
input_2 3 17638 15780
/ 0
input_4 3 17598 15364
/ 0
selector_1_0_0 3 17918 15780
/ 0
output 3 18078 15780
_I0/chip/read_only_memory/ptype3west/bit2 rom_mux4 0
selector_1_0_1 2 17518 14616
/ 0
vss 2 17518 14831
/ 0
vdd 2 17518 14337
/ 0
input_1 3 17758 14376
/ 0
input_3 3 17798 14792
/ 0
input_2 3 17638 14792
/ 0
input_4 3 17598 14376
/ 0
selector_1_0_0 3 17918 14792
/ 0
output 3 18078 14792
_I0/chip/read_only_memory/ptype2northsouth/bit2 rom_mux4 0
selector_1_0_1 2 21598 17580
/ 0
vss 2 21598 17795
/ 0
vdd 2 21598 17301
/ 0
input_1 3 21838 17340
/ 0
input_3 3 21878 17756
/ 0
input_2 3 21718 17756
/ 0
input_4 3 21678 17340
/ 0
selector_1_0_0 3 21998 17756
/ 0
output 3 22158 17756
_I0/chip/read_only_memory/ptype2eastwest/bit2 rom_mux4 0
selector_1_0_1 2 20238 17580
/ 0
vss 2 20238 17795
/ 0
vdd 2 20238 17301
/ 0
input_1 3 20478 17340
/ 0
input_3 3 20518 17756
/ 0
input_2 3 20358 17756
/ 0
input_4 3 20318 17340
/ 0
selector_1_0_0 3 20638 17756
/ 0
output 3 20798 17756
_I0/chip/read_only_memory/subresult1/bit2 rom_mux4 0
selector_1_0_1 2 18958 19556
/ 0
vss 2 18958 19771
/ 0
vdd 2 18958 19277
/ 0
input_1 3 19198 19316
/ 0
input_3 3 19238 19732
/ 0
input_2 3 19078 19732
/ 0
input_4 3 19038 19316
/ 0
selector_1_0_0 3 19358 19732
/ 0
output 3 19518 19732
_I0/chip/read_only_memory/ptype1/bit2 rom_mux4 0
selector_1_0_1 2 17518 17580
/ 0
vss 2 17518 17795
/ 0
vdd 2 17518 17301
/ 0
input_1 3 17758 17340
/ 0
input_3 3 17798 17756
/ 0
input_2 3 17638 17756
/ 0
input_4 3 17598 17340
/ 0
selector_1_0_0 3 17918 17756
/ 0
output 3 18078 17756
_I0/chip/read_only_memory/ptype4north/bit2 rom_mux4 0
selector_1_0_1 2 18878 12640
/ 0
vss 2 18878 12855
/ 0
vdd 2 18878 12361
/ 0
input_1 3 19118 12400
/ 0
input_3 3 19158 12816
/ 0
input_2 3 18998 12816
/ 0
input_4 3 18958 12400
/ 0
selector_1_0_0 3 19278 12816
/ 0
output 3 19438 12816
_I0/chip/read_only_memory/ptype4east/bit2 rom_mux4 0
selector_1_0_1 2 18878 13628
/ 0
vss 2 18878 13843
/ 0
vdd 2 18878 13349
/ 0
input_1 3 19118 13388
/ 0
input_3 3 19158 13804
/ 0
input_2 3 18998 13804
/ 0
input_4 3 18958 13388
/ 0
selector_1_0_0 3 19278 13804
/ 0
output 3 19438 13804
_I0/chip/read_only_memory/ptype4/bit2 rom_mux4 0
selector_1_0_1 2 18878 16592
/ 0
vss 2 18878 16807
/ 0
vdd 2 18878 16313
/ 0
input_1 3 19118 16352
/ 0
input_3 3 19158 16768
/ 0
input_2 3 18998 16768
/ 0
input_4 3 18958 16352
/ 0
selector_1_0_0 3 19278 16768
/ 0
output 3 19438 16768
_I0/chip/read_only_memory/ptype4west/bit2 rom_mux4 0
selector_1_0_1 2 18878 15604
/ 0
vss 2 18878 15819
/ 0
vdd 2 18878 15325
/ 0
input_1 3 19118 15364
/ 0
input_3 3 19158 15780
/ 0
input_2 3 18998 15780
/ 0
input_4 3 18958 15364
/ 0
selector_1_0_0 3 19278 15780
/ 0
output 3 19438 15780
_I0/chip/read_only_memory/ptype7west/bit2 rom_mux4 0
selector_1_0_1 2 22958 15604
/ 0
vss 2 22958 15819
/ 0
vdd 2 22958 15325
/ 0
input_1 3 23198 15364
/ 0
input_3 3 23238 15780
/ 0
input_2 3 23078 15780
/ 0
input_4 3 23038 15364
/ 0
selector_1_0_0 3 23358 15780
/ 0
output 3 23518 15780
_I0/chip/read_only_memory/ptype4south/bit2 rom_mux4 0
selector_1_0_1 2 18878 14616
/ 0
vss 2 18878 14831
/ 0
vdd 2 18878 14337
/ 0
input_1 3 19118 14376
/ 0
input_3 3 19158 14792
/ 0
input_2 3 18998 14792
/ 0
input_4 3 18958 14376
/ 0
selector_1_0_0 3 19278 14792
/ 0
output 3 19438 14792
_I0/chip/read_only_memory/ptype6/bit2 rom_mux4 0
selector_1_0_1 2 21598 16592
/ 0
vss 2 21598 16807
/ 0
vdd 2 21598 16313
/ 0
input_1 3 21838 16352
/ 0
input_3 3 21878 16768
/ 0
input_2 3 21718 16768
/ 0
input_4 3 21678 16352
/ 0
selector_1_0_0 3 21998 16768
/ 0
output 3 22158 16768
_I0/chip/read_only_memory/ptype6south/bit2 rom_mux4 0
selector_1_0_1 2 21598 14616
/ 0
vss 2 21598 14831
/ 0
vdd 2 21598 14337
/ 0
input_1 3 21838 14376
/ 0
input_3 3 21878 14792
/ 0
input_2 3 21718 14792
/ 0
input_4 3 21678 14376
/ 0
selector_1_0_0 3 21998 14792
/ 0
output 3 22158 14792
_I0/chip/read_only_memory/ptype6east/bit2 rom_mux4 0
selector_1_0_1 2 21598 13628
/ 0
vss 2 21598 13843
/ 0
vdd 2 21598 13349
/ 0
input_1 3 21838 13388
/ 0
input_3 3 21878 13804
/ 0
input_2 3 21718 13804
/ 0
input_4 3 21678 13388
/ 0
selector_1_0_0 3 21998 13804
/ 0
output 3 22158 13804
_I0/chip/read_only_memory/ptype6west/bit2 rom_mux4 0
selector_1_0_1 2 21598 15604
/ 0
vss 2 21598 15819
/ 0
vdd 2 21598 15325
/ 0
input_1 3 21838 15364
/ 0
input_3 3 21878 15780
/ 0
input_2 3 21718 15780
/ 0
input_4 3 21678 15364
/ 0
selector_1_0_0 3 21998 15780
/ 0
output 3 22158 15780
_I0/chip/read_only_memory/ptype6north/bit2 rom_mux4 0
selector_1_0_1 2 21598 12640
/ 0
vss 2 21598 12855
/ 0
vdd 2 21598 12361
/ 0
input_1 3 21838 12400
/ 0
input_3 3 21878 12816
/ 0
input_2 3 21718 12816
/ 0
input_4 3 21678 12400
/ 0
selector_1_0_0 3 21998 12816
/ 0
output 3 22158 12816
_I0/chip/read_only_memory/ptype5north/bit1 rom_mux4 0
selector_1_0_1 2 20878 12082
/ 0
vss 2 20878 11867
/ 0
vdd 2 20878 12361
/ 0
input_1 3 21118 12322
/ 0
input_3 3 21158 11906
/ 0
input_2 3 20998 11906
/ 0
input_4 3 20958 12322
/ 0
selector_1_0_0 3 21278 11906
/ 0
output 3 21438 11906
_I0/chip/read_only_memory/ptype5/bit1 rom_mux4 0
selector_1_0_1 2 20878 16034
/ 0
vss 2 20878 15819
/ 0
vdd 2 20878 16313
/ 0
input_1 3 21118 16274
/ 0
input_3 3 21158 15858
/ 0
input_2 3 20998 15858
/ 0
input_4 3 20958 16274
/ 0
selector_1_0_0 3 21278 15858
/ 0
output 3 21438 15858
_I0/chip/read_only_memory/ptype5east/bit1 rom_mux4 0
selector_1_0_1 2 20878 15046
/ 0
vss 2 20878 14831
/ 0
vdd 2 20878 15325
/ 0
input_1 3 21118 15286
/ 0
input_3 3 21158 14870
/ 0
input_2 3 20998 14870
/ 0
input_4 3 20958 15286
/ 0
selector_1_0_0 3 21278 14870
/ 0
output 3 21438 14870
_I0/chip/read_only_memory/ptype5west/bit1 rom_mux4 0
selector_1_0_1 2 20878 14058
/ 0
vss 2 20878 13843
/ 0
vdd 2 20878 14337
/ 0
input_1 3 21118 14298
/ 0
input_3 3 21158 13882
/ 0
input_2 3 20998 13882
/ 0
input_4 3 20958 14298
/ 0
selector_1_0_0 3 21278 13882
/ 0
output 3 21438 13882
_I0/chip/read_only_memory/ptype3north/bit1 rom_mux4 0
selector_1_0_1 2 18158 12082
/ 0
vss 2 18158 11867
/ 0
vdd 2 18158 12361
/ 0
input_1 3 18398 12322
/ 0
input_3 3 18438 11906
/ 0
input_2 3 18278 11906
/ 0
input_4 3 18238 12322
/ 0
selector_1_0_0 3 18558 11906
/ 0
output 3 18718 11906
_I0/chip/read_only_memory/subresult2/bit1 rom_mux4 0
selector_1_0_1 2 22238 18998
/ 0
vss 2 22238 18783
/ 0
vdd 2 22238 19277
/ 0
input_1 3 22478 19238
/ 0
input_3 3 22518 18822
/ 0
input_2 3 22358 18822
/ 0
input_4 3 22318 19238
/ 0
selector_1_0_0 3 22638 18822
/ 0
output 3 22798 18822
_I0/chip/read_only_memory/ptype7east/bit1 rom_mux4 0
selector_1_0_1 2 23598 14058
/ 0
vss 2 23598 13843
/ 0
vdd 2 23598 14337
/ 0
input_1 3 23838 14298
/ 0
input_3 3 23878 13882
/ 0
input_2 3 23718 13882
/ 0
input_4 3 23678 14298
/ 0
selector_1_0_0 3 23998 13882
/ 0
output 3 24158 13882
_I0/chip/read_only_memory/ptype7/bit1 rom_mux4 0
selector_1_0_1 2 23598 16034
/ 0
vss 2 23598 15819
/ 0
vdd 2 23598 16313
/ 0
input_1 3 23838 16274
/ 0
input_3 3 23878 15858
/ 0
input_2 3 23718 15858
/ 0
input_4 3 23678 16274
/ 0
selector_1_0_0 3 23998 15858
/ 0
output 3 24158 15858
_I0/chip/read_only_memory/ptype7south/bit1 rom_mux4 0
selector_1_0_1 2 23598 12082
/ 0
vss 2 23598 11867
/ 0
vdd 2 23598 12361
/ 0
input_1 3 23838 12322
/ 0
input_3 3 23878 11906
/ 0
input_2 3 23718 11906
/ 0
input_4 3 23678 12322
/ 0
selector_1_0_0 3 23998 11906
/ 0
output 3 24158 11906
_I0/chip/read_only_memory/ptype7north/bit1 rom_mux4 0
selector_1_0_1 2 23598 13070
/ 0
vss 2 23598 12855
/ 0
vdd 2 23598 13349
/ 0
input_1 3 23838 13310
/ 0
input_3 3 23878 12894
/ 0
input_2 3 23718 12894
/ 0
input_4 3 23678 13310
/ 0
selector_1_0_0 3 23998 12894
/ 0
output 3 24158 12894
_I0/chip/read_only_memory/ptype5south/bit1 rom_mux4 0
selector_1_0_1 2 20878 13070
/ 0
vss 2 20878 12855
/ 0
vdd 2 20878 13349
/ 0
input_1 3 21118 13310
/ 0
input_3 3 21158 12894
/ 0
input_2 3 20998 12894
/ 0
input_4 3 20958 13310
/ 0
selector_1_0_0 3 21278 12894
/ 0
output 3 21438 12894
_I0/chip/read_only_memory/ptype3/bit1 rom_mux4 0
selector_1_0_1 2 18158 16034
/ 0
vss 2 18158 15819
/ 0
vdd 2 18158 16313
/ 0
input_1 3 18398 16274
/ 0
input_3 3 18438 15858
/ 0
input_2 3 18278 15858
/ 0
input_4 3 18238 16274
/ 0
selector_1_0_0 3 18558 15858
/ 0
output 3 18718 15858
_I0/chip/read_only_memory/ptype3south/bit1 rom_mux4 0
selector_1_0_1 2 18158 13070
/ 0
vss 2 18158 12855
/ 0
vdd 2 18158 13349
/ 0
input_1 3 18398 13310
/ 0
input_3 3 18438 12894
/ 0
input_2 3 18278 12894
/ 0
input_4 3 18238 13310
/ 0
selector_1_0_0 3 18558 12894
/ 0
output 3 18718 12894
_I0/chip/read_only_memory/ptype3east/bit1 rom_mux4 0
selector_1_0_1 2 18158 15046
/ 0
vss 2 18158 14831
/ 0
vdd 2 18158 15325
/ 0
input_1 3 18398 15286
/ 0
input_3 3 18438 14870
/ 0
input_2 3 18278 14870
/ 0
input_4 3 18238 15286
/ 0
selector_1_0_0 3 18558 14870
/ 0
output 3 18718 14870
_I0/chip/read_only_memory/ptype3west/bit1 rom_mux4 0
selector_1_0_1 2 18158 14058
/ 0
vss 2 18158 13843
/ 0
vdd 2 18158 14337
/ 0
input_1 3 18398 14298
/ 0
input_3 3 18438 13882
/ 0
input_2 3 18278 13882
/ 0
input_4 3 18238 14298
/ 0
selector_1_0_0 3 18558 13882
/ 0
output 3 18718 13882
_I0/chip/read_only_memory/ptype2northsouth/bit1 rom_mux4 0
selector_1_0_1 2 22238 17022
/ 0
vss 2 22238 16807
/ 0
vdd 2 22238 17301
/ 0
input_1 3 22478 17262
/ 0
input_3 3 22518 16846
/ 0
input_2 3 22358 16846
/ 0
input_4 3 22318 17262
/ 0
selector_1_0_0 3 22638 16846
/ 0
output 3 22798 16846
_I0/chip/read_only_memory/ptype2eastwest/bit1 rom_mux4 0
selector_1_0_1 2 20878 17022
/ 0
vss 2 20878 16807
/ 0
vdd 2 20878 17301
/ 0
input_1 3 21118 17262
/ 0
input_3 3 21158 16846
/ 0
input_2 3 20998 16846
/ 0
input_4 3 20958 17262
/ 0
selector_1_0_0 3 21278 16846
/ 0
output 3 21438 16846
_I0/chip/read_only_memory/subresult1/bit1 rom_mux4 0
selector_1_0_1 2 19598 18998
/ 0
vss 2 19598 18783
/ 0
vdd 2 19598 19277
/ 0
input_1 3 19838 19238
/ 0
input_3 3 19878 18822
/ 0
input_2 3 19718 18822
/ 0
input_4 3 19678 19238
/ 0
selector_1_0_0 3 19998 18822
/ 0
output 3 20158 18822
_I0/chip/read_only_memory/ptype1/bit1 rom_mux4 0
selector_1_0_1 2 18158 17022
/ 0
vss 2 18158 16807
/ 0
vdd 2 18158 17301
/ 0
input_1 3 18398 17262
/ 0
input_3 3 18438 16846
/ 0
input_2 3 18278 16846
/ 0
input_4 3 18238 17262
/ 0
selector_1_0_0 3 18558 16846
/ 0
output 3 18718 16846
_I0/chip/read_only_memory/ptype4north/bit1 rom_mux4 0
selector_1_0_1 2 19518 12082
/ 0
vss 2 19518 11867
/ 0
vdd 2 19518 12361
/ 0
input_1 3 19758 12322
/ 0
input_3 3 19798 11906
/ 0
input_2 3 19638 11906
/ 0
input_4 3 19598 12322
/ 0
selector_1_0_0 3 19918 11906
/ 0
output 3 20078 11906
_I0/chip/read_only_memory/ptype4east/bit1 rom_mux4 0
selector_1_0_1 2 19518 13070
/ 0
vss 2 19518 12855
/ 0
vdd 2 19518 13349
/ 0
input_1 3 19758 13310
/ 0
input_3 3 19798 12894
/ 0
input_2 3 19638 12894
/ 0
input_4 3 19598 13310
/ 0
selector_1_0_0 3 19918 12894
/ 0
output 3 20078 12894
_I0/chip/read_only_memory/ptype4/bit1 rom_mux4 0
selector_1_0_1 2 19518 16034
/ 0
vss 2 19518 15819
/ 0
vdd 2 19518 16313
/ 0
input_1 3 19758 16274
/ 0
input_3 3 19798 15858
/ 0
input_2 3 19638 15858
/ 0
input_4 3 19598 16274
/ 0
selector_1_0_0 3 19918 15858
/ 0
output 3 20078 15858
_I0/chip/read_only_memory/ptype4west/bit1 rom_mux4 0
selector_1_0_1 2 19518 15046
/ 0
vss 2 19518 14831
/ 0
vdd 2 19518 15325
/ 0
input_1 3 19758 15286
/ 0
input_3 3 19798 14870
/ 0
input_2 3 19638 14870
/ 0
input_4 3 19598 15286
/ 0
selector_1_0_0 3 19918 14870
/ 0
output 3 20078 14870
_I0/chip/read_only_memory/ptype7west/bit1 rom_mux4 0
selector_1_0_1 2 23598 15046
/ 0
vss 2 23598 14831
/ 0
vdd 2 23598 15325
/ 0
input_1 3 23838 15286
/ 0
input_3 3 23878 14870
/ 0
input_2 3 23718 14870
/ 0
input_4 3 23678 15286
/ 0
selector_1_0_0 3 23998 14870
/ 0
output 3 24158 14870
_I0/chip/read_only_memory/ptype4south/bit1 rom_mux4 0
selector_1_0_1 2 19518 14058
/ 0
vss 2 19518 13843
/ 0
vdd 2 19518 14337
/ 0
input_1 3 19758 14298
/ 0
input_3 3 19798 13882
/ 0
input_2 3 19638 13882
/ 0
input_4 3 19598 14298
/ 0
selector_1_0_0 3 19918 13882
/ 0
output 3 20078 13882
_I0/chip/read_only_memory/ptype6/bit1 rom_mux4 0
selector_1_0_1 2 22238 16034
/ 0
vss 2 22238 15819
/ 0
vdd 2 22238 16313
/ 0
input_1 3 22478 16274
/ 0
input_3 3 22518 15858
/ 0
input_2 3 22358 15858
/ 0
input_4 3 22318 16274
/ 0
selector_1_0_0 3 22638 15858
/ 0
output 3 22798 15858
_I0/chip/read_only_memory/ptype6south/bit1 rom_mux4 0
selector_1_0_1 2 22238 14058
/ 0
vss 2 22238 13843
/ 0
vdd 2 22238 14337
/ 0
input_1 3 22478 14298
/ 0
input_3 3 22518 13882
/ 0
input_2 3 22358 13882
/ 0
input_4 3 22318 14298
/ 0
selector_1_0_0 3 22638 13882
/ 0
output 3 22798 13882
_I0/chip/read_only_memory/ptype6east/bit1 rom_mux4 0
selector_1_0_1 2 22238 13070
/ 0
vss 2 22238 12855
/ 0
vdd 2 22238 13349
/ 0
input_1 3 22478 13310
/ 0
input_3 3 22518 12894
/ 0
input_2 3 22358 12894
/ 0
input_4 3 22318 13310
/ 0
selector_1_0_0 3 22638 12894
/ 0
output 3 22798 12894
_I0/chip/read_only_memory/ptype6west/bit1 rom_mux4 0
selector_1_0_1 2 22238 15046
/ 0
vss 2 22238 14831
/ 0
vdd 2 22238 15325
/ 0
input_1 3 22478 15286
/ 0
input_3 3 22518 14870
/ 0
input_2 3 22358 14870
/ 0
input_4 3 22318 15286
/ 0
selector_1_0_0 3 22638 14870
/ 0
output 3 22798 14870
_I0/chip/read_only_memory/ptype6north/bit1 rom_mux4 0
selector_1_0_1 2 22238 12082
/ 0
vss 2 22238 11867
/ 0
vdd 2 22238 12361
/ 0
input_1 3 22478 12322
/ 0
input_3 3 22518 11906
/ 0
input_2 3 22358 11906
/ 0
input_4 3 22318 12322
/ 0
selector_1_0_0 3 22638 11906
/ 0
output 3 22798 11906
_I0/chip/read_only_memory/ptype5north/bit4 rom_mux4 0
selector_1_0_1 2 20238 12082
/ 0
vss 2 20238 11867
/ 0
vdd 2 20238 12361
/ 0
input_1 3 20478 12322
/ 0
input_3 3 20518 11906
/ 0
input_2 3 20358 11906
/ 0
input_4 3 20318 12322
/ 0
selector_1_0_0 3 20638 11906
/ 0
output 3 20798 11906
_I0/chip/read_only_memory/ptype5/bit4 rom_mux4 0
selector_1_0_1 2 20238 16034
/ 0
vss 2 20238 15819
/ 0
vdd 2 20238 16313
/ 0
input_1 3 20478 16274
/ 0
input_3 3 20518 15858
/ 0
input_2 3 20358 15858
/ 0
input_4 3 20318 16274
/ 0
selector_1_0_0 3 20638 15858
/ 0
output 3 20798 15858
_I0/chip/read_only_memory/ptype5east/bit4 rom_mux4 0
selector_1_0_1 2 20238 15046
/ 0
vss 2 20238 14831
/ 0
vdd 2 20238 15325
/ 0
input_1 3 20478 15286
/ 0
input_3 3 20518 14870
/ 0
input_2 3 20358 14870
/ 0
input_4 3 20318 15286
/ 0
selector_1_0_0 3 20638 14870
/ 0
output 3 20798 14870
_I0/chip/read_only_memory/ptype5west/bit4 rom_mux4 0
selector_1_0_1 2 20238 14058
/ 0
vss 2 20238 13843
/ 0
vdd 2 20238 14337
/ 0
input_1 3 20478 14298
/ 0
input_3 3 20518 13882
/ 0
input_2 3 20358 13882
/ 0
input_4 3 20318 14298
/ 0
selector_1_0_0 3 20638 13882
/ 0
output 3 20798 13882
_I0/chip/read_only_memory/ptype3north/bit4 rom_mux4 0
selector_1_0_1 2 17518 12082
/ 0
vss 2 17518 11867
/ 0
vdd 2 17518 12361
/ 0
input_1 3 17758 12322
/ 0
input_3 3 17798 11906
/ 0
input_2 3 17638 11906
/ 0
input_4 3 17598 12322
/ 0
selector_1_0_0 3 17918 11906
/ 0
output 3 18078 11906
_I0/chip/read_only_memory/subresult2/bit4 rom_mux4 0
selector_1_0_1 2 21598 18998
/ 0
vss 2 21598 18783
/ 0
vdd 2 21598 19277
/ 0
input_1 3 21838 19238
/ 0
input_3 3 21878 18822
/ 0
input_2 3 21718 18822
/ 0
input_4 3 21678 19238
/ 0
selector_1_0_0 3 21998 18822
/ 0
output 3 22158 18822
_I0/chip/read_only_memory/ptype7east/bit4 rom_mux4 0
selector_1_0_1 2 22958 14058
/ 0
vss 2 22958 13843
/ 0
vdd 2 22958 14337
/ 0
input_1 3 23198 14298
/ 0
input_3 3 23238 13882
/ 0
input_2 3 23078 13882
/ 0
input_4 3 23038 14298
/ 0
selector_1_0_0 3 23358 13882
/ 0
output 3 23518 13882
_I0/chip/read_only_memory/ptype7/bit4 rom_mux4 0
selector_1_0_1 2 22958 16034
/ 0
vss 2 22958 15819
/ 0
vdd 2 22958 16313
/ 0
input_1 3 23198 16274
/ 0
input_3 3 23238 15858
/ 0
input_2 3 23078 15858
/ 0
input_4 3 23038 16274
/ 0
selector_1_0_0 3 23358 15858
/ 0
output 3 23518 15858
_I0/chip/read_only_memory/ptype7south/bit4 rom_mux4 0
selector_1_0_1 2 22958 12082
/ 0
vss 2 22958 11867
/ 0
vdd 2 22958 12361
/ 0
input_1 3 23198 12322
/ 0
input_3 3 23238 11906
/ 0
input_2 3 23078 11906
/ 0
input_4 3 23038 12322
/ 0
selector_1_0_0 3 23358 11906
/ 0
output 3 23518 11906
_I0/chip/read_only_memory/ptype7north/bit4 rom_mux4 0
selector_1_0_1 2 22958 13070
/ 0
vss 2 22958 12855
/ 0
vdd 2 22958 13349
/ 0
input_1 3 23198 13310
/ 0
input_3 3 23238 12894
/ 0
input_2 3 23078 12894
/ 0
input_4 3 23038 13310
/ 0
selector_1_0_0 3 23358 12894
/ 0
output 3 23518 12894
_I0/chip/read_only_memory/ptype5south/bit4 rom_mux4 0
selector_1_0_1 2 20238 13070
/ 0
vss 2 20238 12855
/ 0
vdd 2 20238 13349
/ 0
input_1 3 20478 13310
/ 0
input_3 3 20518 12894
/ 0
input_2 3 20358 12894
/ 0
input_4 3 20318 13310
/ 0
selector_1_0_0 3 20638 12894
/ 0
output 3 20798 12894
_I0/chip/read_only_memory/ptype3/bit4 rom_mux4 0
selector_1_0_1 2 17518 16034
/ 0
vss 2 17518 15819
/ 0
vdd 2 17518 16313
/ 0
input_1 3 17758 16274
/ 0
input_3 3 17798 15858
/ 0
input_2 3 17638 15858
/ 0
input_4 3 17598 16274
/ 0
selector_1_0_0 3 17918 15858
/ 0
output 3 18078 15858
_I0/chip/read_only_memory/ptype3south/bit4 rom_mux4 0
selector_1_0_1 2 17518 13070
/ 0
vss 2 17518 12855
/ 0
vdd 2 17518 13349
/ 0
input_1 3 17758 13310
/ 0
input_3 3 17798 12894
/ 0
input_2 3 17638 12894
/ 0
input_4 3 17598 13310
/ 0
selector_1_0_0 3 17918 12894
/ 0
output 3 18078 12894
_I0/chip/read_only_memory/ptype3east/bit4 rom_mux4 0
selector_1_0_1 2 17518 15046
/ 0
vss 2 17518 14831
/ 0
vdd 2 17518 15325
/ 0
input_1 3 17758 15286
/ 0
input_3 3 17798 14870
/ 0
input_2 3 17638 14870
/ 0
input_4 3 17598 15286
/ 0
selector_1_0_0 3 17918 14870
/ 0
output 3 18078 14870
_I0/chip/read_only_memory/ptype3west/bit4 rom_mux4 0
selector_1_0_1 2 17518 14058
/ 0
vss 2 17518 13843
/ 0
vdd 2 17518 14337
/ 0
input_1 3 17758 14298
/ 0
input_3 3 17798 13882
/ 0
input_2 3 17638 13882
/ 0
input_4 3 17598 14298
/ 0
selector_1_0_0 3 17918 13882
/ 0
output 3 18078 13882
_I0/chip/read_only_memory/ptype2northsouth/bit4 rom_mux4 0
selector_1_0_1 2 21598 17022
/ 0
vss 2 21598 16807
/ 0
vdd 2 21598 17301
/ 0
input_1 3 21838 17262
/ 0
input_3 3 21878 16846
/ 0
input_2 3 21718 16846
/ 0
input_4 3 21678 17262
/ 0
selector_1_0_0 3 21998 16846
/ 0
output 3 22158 16846
_I0/chip/read_only_memory/ptype2eastwest/bit4 rom_mux4 0
selector_1_0_1 2 20238 17022
/ 0
vss 2 20238 16807
/ 0
vdd 2 20238 17301
/ 0
input_1 3 20478 17262
/ 0
input_3 3 20518 16846
/ 0
input_2 3 20358 16846
/ 0
input_4 3 20318 17262
/ 0
selector_1_0_0 3 20638 16846
/ 0
output 3 20798 16846
_I0/chip/read_only_memory/subresult1/bit4 rom_mux4 0
selector_1_0_1 2 18958 18998
/ 0
vss 2 18958 18783
/ 0
vdd 2 18958 19277
/ 0
input_1 3 19198 19238
/ 0
input_3 3 19238 18822
/ 0
input_2 3 19078 18822
/ 0
input_4 3 19038 19238
/ 0
selector_1_0_0 3 19358 18822
/ 0
output 3 19518 18822
_I0/chip/read_only_memory/ptype1/bit4 rom_mux4 0
selector_1_0_1 2 17518 17022
/ 0
vss 2 17518 16807
/ 0
vdd 2 17518 17301
/ 0
input_1 3 17758 17262
/ 0
input_3 3 17798 16846
/ 0
input_2 3 17638 16846
/ 0
input_4 3 17598 17262
/ 0
selector_1_0_0 3 17918 16846
/ 0
output 3 18078 16846
_I0/chip/read_only_memory/ptype4north/bit4 rom_mux4 0
selector_1_0_1 2 18878 12082
/ 0
vss 2 18878 11867
/ 0
vdd 2 18878 12361
/ 0
input_1 3 19118 12322
/ 0
input_3 3 19158 11906
/ 0
input_2 3 18998 11906
/ 0
input_4 3 18958 12322
/ 0
selector_1_0_0 3 19278 11906
/ 0
output 3 19438 11906
_I0/chip/read_only_memory/ptype4east/bit4 rom_mux4 0
selector_1_0_1 2 18878 13070
/ 0
vss 2 18878 12855
/ 0
vdd 2 18878 13349
/ 0
input_1 3 19118 13310
/ 0
input_3 3 19158 12894
/ 0
input_2 3 18998 12894
/ 0
input_4 3 18958 13310
/ 0
selector_1_0_0 3 19278 12894
/ 0
output 3 19438 12894
_I0/chip/read_only_memory/ptype4/bit4 rom_mux4 0
selector_1_0_1 2 18878 16034
/ 0
vss 2 18878 15819
/ 0
vdd 2 18878 16313
/ 0
input_1 3 19118 16274
/ 0
input_3 3 19158 15858
/ 0
input_2 3 18998 15858
/ 0
input_4 3 18958 16274
/ 0
selector_1_0_0 3 19278 15858
/ 0
output 3 19438 15858
_I0/chip/read_only_memory/ptype4west/bit4 rom_mux4 0
selector_1_0_1 2 18878 15046
/ 0
vss 2 18878 14831
/ 0
vdd 2 18878 15325
/ 0
input_1 3 19118 15286
/ 0
input_3 3 19158 14870
/ 0
input_2 3 18998 14870
/ 0
input_4 3 18958 15286
/ 0
selector_1_0_0 3 19278 14870
/ 0
output 3 19438 14870
_I0/chip/read_only_memory/ptype7west/bit4 rom_mux4 0
selector_1_0_1 2 22958 15046
/ 0
vss 2 22958 14831
/ 0
vdd 2 22958 15325
/ 0
input_1 3 23198 15286
/ 0
input_3 3 23238 14870
/ 0
input_2 3 23078 14870
/ 0
input_4 3 23038 15286
/ 0
selector_1_0_0 3 23358 14870
/ 0
output 3 23518 14870
_I0/chip/read_only_memory/ptype4south/bit4 rom_mux4 0
selector_1_0_1 2 18878 14058
/ 0
vss 2 18878 13843
/ 0
vdd 2 18878 14337
/ 0
input_1 3 19118 14298
/ 0
input_3 3 19158 13882
/ 0
input_2 3 18998 13882
/ 0
input_4 3 18958 14298
/ 0
selector_1_0_0 3 19278 13882
/ 0
output 3 19438 13882
_I0/chip/read_only_memory/ptype6/bit4 rom_mux4 0
selector_1_0_1 2 21598 16034
/ 0
vss 2 21598 15819
/ 0
vdd 2 21598 16313
/ 0
input_1 3 21838 16274
/ 0
input_3 3 21878 15858
/ 0
input_2 3 21718 15858
/ 0
input_4 3 21678 16274
/ 0
selector_1_0_0 3 21998 15858
/ 0
output 3 22158 15858
_I0/chip/read_only_memory/ptype6south/bit4 rom_mux4 0
selector_1_0_1 2 21598 14058
/ 0
vss 2 21598 13843
/ 0
vdd 2 21598 14337
/ 0
input_1 3 21838 14298
/ 0
input_3 3 21878 13882
/ 0
input_2 3 21718 13882
/ 0
input_4 3 21678 14298
/ 0
selector_1_0_0 3 21998 13882
/ 0
output 3 22158 13882
_I0/chip/read_only_memory/ptype6east/bit4 rom_mux4 0
selector_1_0_1 2 21598 13070
/ 0
vss 2 21598 12855
/ 0
vdd 2 21598 13349
/ 0
input_1 3 21838 13310
/ 0
input_3 3 21878 12894
/ 0
input_2 3 21718 12894
/ 0
input_4 3 21678 13310
/ 0
selector_1_0_0 3 21998 12894
/ 0
output 3 22158 12894
_I0/chip/read_only_memory/ptype6west/bit4 rom_mux4 0
selector_1_0_1 2 21598 15046
/ 0
vss 2 21598 14831
/ 0
vdd 2 21598 15325
/ 0
input_1 3 21838 15286
/ 0
input_3 3 21878 14870
/ 0
input_2 3 21718 14870
/ 0
input_4 3 21678 15286
/ 0
selector_1_0_0 3 21998 14870
/ 0
output 3 22158 14870
_I0/chip/read_only_memory/ptype6north/bit4 rom_mux4 0
selector_1_0_1 2 21598 12082
/ 0
vss 2 21598 11867
/ 0
vdd 2 21598 12361
/ 0
input_1 3 21838 12322
/ 0
input_3 3 21878 11906
/ 0
input_2 3 21718 11906
/ 0
input_4 3 21678 12322
/ 0
selector_1_0_0 3 21998 11906
/ 0
output 3 22158 11906
_I0/chip/read_only_memory/ptype5north rom_mux44 0
selector_1_0_1 2 20238 12082
/ 0
vss 2 20878 11867
/ 0
vdd 2 20878 12361
/ 0
data_1_3_0_0 3 21118 11906
/ 0
data_2_3_0_0 3 20998 11906
/ 0
data_3_3_0_0 3 21158 11906
/ 0
data_4_3_0_0 3 20958 11906
/ 0
selector_1_0_0 3 20638 11906
/ 0
output_3_0_0 3 21438 11906
/ 0
data_1_3_0_1 3 20478 12816
/ 0
data_2_3_0_1 3 20358 12816
/ 0
data_3_3_0_1 3 20518 12816
/ 0
data_4_3_0_1 3 20318 12816
/ 0
output_3_0_1 3 20798 12816
/ 0
data_1_3_0_2 3 21118 12816
/ 0
data_2_3_0_2 3 20998 12816
/ 0
data_3_3_0_2 3 21158 12816
/ 0
data_4_3_0_2 3 20958 12816
/ 0
output_3_0_2 3 21438 12816
/ 0
data_1_3_0_3 3 20478 11906
/ 0
data_2_3_0_3 3 20358 11906
/ 0
data_3_3_0_3 3 20518 11906
/ 0
data_4_3_0_3 3 20318 11906
/ 0
output_3_0_3 3 20798 11906
_I0/chip/read_only_memory/ptype5 rom_mux44 0
selector_1_0_1 2 20238 16034
/ 0
vss 2 20878 15819
/ 0
vdd 2 20878 16313
/ 0
data_1_3_0_0 3 21118 15858
/ 0
data_2_3_0_0 3 20998 15858
/ 0
data_3_3_0_0 3 21158 15858
/ 0
data_4_3_0_0 3 20958 15858
/ 0
selector_1_0_0 3 20638 15858
/ 0
output_3_0_0 3 21438 15858
/ 0
data_1_3_0_1 3 20478 16768
/ 0
data_2_3_0_1 3 20358 16768
/ 0
data_3_3_0_1 3 20518 16768
/ 0
data_4_3_0_1 3 20318 16768
/ 0
output_3_0_1 3 20798 16768
/ 0
data_1_3_0_2 3 21118 16768
/ 0
data_2_3_0_2 3 20998 16768
/ 0
data_3_3_0_2 3 21158 16768
/ 0
data_4_3_0_2 3 20958 16768
/ 0
output_3_0_2 3 21438 16768
/ 0
data_1_3_0_3 3 20478 15858
/ 0
data_2_3_0_3 3 20358 15858
/ 0
data_3_3_0_3 3 20518 15858
/ 0
data_4_3_0_3 3 20318 15858
/ 0
output_3_0_3 3 20798 15858
_I0/chip/read_only_memory/ptype5east rom_mux44 0
selector_1_0_1 2 20238 15046
/ 0
vss 2 20878 14831
/ 0
vdd 2 20878 15325
/ 0
data_1_3_0_0 3 21118 14870
/ 0
data_2_3_0_0 3 20998 14870
/ 0
data_3_3_0_0 3 21158 14870
/ 0
data_4_3_0_0 3 20958 14870
/ 0
selector_1_0_0 3 20638 14870
/ 0
output_3_0_0 3 21438 14870
/ 0
data_1_3_0_1 3 20478 15780
/ 0
data_2_3_0_1 3 20358 15780
/ 0
data_3_3_0_1 3 20518 15780
/ 0
data_4_3_0_1 3 20318 15780
/ 0
output_3_0_1 3 20798 15780
/ 0
data_1_3_0_2 3 21118 15780
/ 0
data_2_3_0_2 3 20998 15780
/ 0
data_3_3_0_2 3 21158 15780
/ 0
data_4_3_0_2 3 20958 15780
/ 0
output_3_0_2 3 21438 15780
/ 0
data_1_3_0_3 3 20478 14870
/ 0
data_2_3_0_3 3 20358 14870
/ 0
data_3_3_0_3 3 20518 14870
/ 0
data_4_3_0_3 3 20318 14870
/ 0
output_3_0_3 3 20798 14870
_I0/chip/read_only_memory/ptype5west rom_mux44 0
selector_1_0_1 2 20238 14058
/ 0
vss 2 20878 13843
/ 0
vdd 2 20878 14337
/ 0
data_1_3_0_0 3 21118 13882
/ 0
data_2_3_0_0 3 20998 13882
/ 0
data_3_3_0_0 3 21158 13882
/ 0
data_4_3_0_0 3 20958 13882
/ 0
selector_1_0_0 3 20638 13882
/ 0
output_3_0_0 3 21438 13882
/ 0
data_1_3_0_1 3 20478 14792
/ 0
data_2_3_0_1 3 20358 14792
/ 0
data_3_3_0_1 3 20518 14792
/ 0
data_4_3_0_1 3 20318 14792
/ 0
output_3_0_1 3 20798 14792
/ 0
data_1_3_0_2 3 21118 14792
/ 0
data_2_3_0_2 3 20998 14792
/ 0
data_3_3_0_2 3 21158 14792
/ 0
data_4_3_0_2 3 20958 14792
/ 0
output_3_0_2 3 21438 14792
/ 0
data_1_3_0_3 3 20478 13882
/ 0
data_2_3_0_3 3 20358 13882
/ 0
data_3_3_0_3 3 20518 13882
/ 0
data_4_3_0_3 3 20318 13882
/ 0
output_3_0_3 3 20798 13882
_I0/chip/read_only_memory/ptype3north rom_mux44 0
selector_1_0_1 2 17518 12082
/ 0
vss 2 18158 11867
/ 0
vdd 2 18158 12361
/ 0
data_1_3_0_0 3 18398 11906
/ 0
data_2_3_0_0 3 18278 11906
/ 0
data_3_3_0_0 3 18438 11906
/ 0
data_4_3_0_0 3 18238 11906
/ 0
selector_1_0_0 3 17918 11906
/ 0
output_3_0_0 3 18718 11906
/ 0
data_1_3_0_1 3 17758 12816
/ 0
data_2_3_0_1 3 17638 12816
/ 0
data_3_3_0_1 3 17798 12816
/ 0
data_4_3_0_1 3 17598 12816
/ 0
output_3_0_1 3 18078 12816
/ 0
data_1_3_0_2 3 18398 12816
/ 0
data_2_3_0_2 3 18278 12816
/ 0
data_3_3_0_2 3 18438 12816
/ 0
data_4_3_0_2 3 18238 12816
/ 0
output_3_0_2 3 18718 12816
/ 0
data_1_3_0_3 3 17758 11906
/ 0
data_2_3_0_3 3 17638 11906
/ 0
data_3_3_0_3 3 17798 11906
/ 0
data_4_3_0_3 3 17598 11906
/ 0
output_3_0_3 3 18078 11906
_I0/chip/read_only_memory/subresult2 rom_mux44 0
selector_1_0_1 2 21598 18998
/ 0
vss 2 22238 18783
/ 0
vdd 2 22238 19277
/ 0
data_1_3_0_0 3 22478 18822
/ 0
data_2_3_0_0 3 22358 18822
/ 0
data_3_3_0_0 3 22518 18822
/ 0
data_4_3_0_0 3 22318 18822
/ 0
selector_1_0_0 3 21998 18822
/ 0
output_3_0_0 3 22798 18822
/ 0
data_1_3_0_1 3 21838 19732
/ 0
data_2_3_0_1 3 21718 19732
/ 0
data_3_3_0_1 3 21878 19732
/ 0
data_4_3_0_1 3 21678 19732
/ 0
output_3_0_1 3 22158 19732
/ 0
data_1_3_0_2 3 22478 19732
/ 0
data_2_3_0_2 3 22358 19732
/ 0
data_3_3_0_2 3 22518 19732
/ 0
data_4_3_0_2 3 22318 19732
/ 0
output_3_0_2 3 22798 19732
/ 0
data_1_3_0_3 3 21838 18822
/ 0
data_2_3_0_3 3 21718 18822
/ 0
data_3_3_0_3 3 21878 18822
/ 0
data_4_3_0_3 3 21678 18822
/ 0
output_3_0_3 3 22158 18822
_I0/chip/read_only_memory/ptype7east rom_mux44 0
selector_1_0_1 2 22958 14058
/ 0
vss 2 23598 13843
/ 0
vdd 2 23598 14337
/ 0
data_1_3_0_0 3 23838 13882
/ 0
data_2_3_0_0 3 23718 13882
/ 0
data_3_3_0_0 3 23878 13882
/ 0
data_4_3_0_0 3 23678 13882
/ 0
selector_1_0_0 3 23358 13882
/ 0
output_3_0_0 3 24158 13882
/ 0
data_1_3_0_1 3 23198 14792
/ 0
data_2_3_0_1 3 23078 14792
/ 0
data_3_3_0_1 3 23238 14792
/ 0
data_4_3_0_1 3 23038 14792
/ 0
output_3_0_1 3 23518 14792
/ 0
data_1_3_0_2 3 23838 14792
/ 0
data_2_3_0_2 3 23718 14792
/ 0
data_3_3_0_2 3 23878 14792
/ 0
data_4_3_0_2 3 23678 14792
/ 0
output_3_0_2 3 24158 14792
/ 0
data_1_3_0_3 3 23198 13882
/ 0
data_2_3_0_3 3 23078 13882
/ 0
data_3_3_0_3 3 23238 13882
/ 0
data_4_3_0_3 3 23038 13882
/ 0
output_3_0_3 3 23518 13882
_I0/chip/read_only_memory/ptype7 rom_mux44 0
selector_1_0_1 2 22958 16034
/ 0
vss 2 23598 15819
/ 0
vdd 2 23598 16313
/ 0
data_1_3_0_0 3 23838 15858
/ 0
data_2_3_0_0 3 23718 15858
/ 0
data_3_3_0_0 3 23878 15858
/ 0
data_4_3_0_0 3 23678 15858
/ 0
selector_1_0_0 3 23358 15858
/ 0
output_3_0_0 3 24158 15858
/ 0
data_1_3_0_1 3 23198 16768
/ 0
data_2_3_0_1 3 23078 16768
/ 0
data_3_3_0_1 3 23238 16768
/ 0
data_4_3_0_1 3 23038 16768
/ 0
output_3_0_1 3 23518 16768
/ 0
data_1_3_0_2 3 23838 16768
/ 0
data_2_3_0_2 3 23718 16768
/ 0
data_3_3_0_2 3 23878 16768
/ 0
data_4_3_0_2 3 23678 16768
/ 0
output_3_0_2 3 24158 16768
/ 0
data_1_3_0_3 3 23198 15858
/ 0
data_2_3_0_3 3 23078 15858
/ 0
data_3_3_0_3 3 23238 15858
/ 0
data_4_3_0_3 3 23038 15858
/ 0
output_3_0_3 3 23518 15858
_I0/chip/read_only_memory/ptype7south rom_mux44 0
selector_1_0_1 2 22958 12082
/ 0
vss 2 23598 11867
/ 0
vdd 2 23598 12361
/ 0
data_1_3_0_0 3 23838 11906
/ 0
data_2_3_0_0 3 23718 11906
/ 0
data_3_3_0_0 3 23878 11906
/ 0
data_4_3_0_0 3 23678 11906
/ 0
selector_1_0_0 3 23358 11906
/ 0
output_3_0_0 3 24158 11906
/ 0
data_1_3_0_1 3 23198 12816
/ 0
data_2_3_0_1 3 23078 12816
/ 0
data_3_3_0_1 3 23238 12816
/ 0
data_4_3_0_1 3 23038 12816
/ 0
output_3_0_1 3 23518 12816
/ 0
data_1_3_0_2 3 23838 12816
/ 0
data_2_3_0_2 3 23718 12816
/ 0
data_3_3_0_2 3 23878 12816
/ 0
data_4_3_0_2 3 23678 12816
/ 0
output_3_0_2 3 24158 12816
/ 0
data_1_3_0_3 3 23198 11906
/ 0
data_2_3_0_3 3 23078 11906
/ 0
data_3_3_0_3 3 23238 11906
/ 0
data_4_3_0_3 3 23038 11906
/ 0
output_3_0_3 3 23518 11906
_I0/chip/read_only_memory/ptype7north rom_mux44 0
selector_1_0_1 2 22958 13070
/ 0
vss 2 23598 12855
/ 0
vdd 2 23598 13349
/ 0
data_1_3_0_0 3 23838 12894
/ 0
data_2_3_0_0 3 23718 12894
/ 0
data_3_3_0_0 3 23878 12894
/ 0
data_4_3_0_0 3 23678 12894
/ 0
selector_1_0_0 3 23358 12894
/ 0
output_3_0_0 3 24158 12894
/ 0
data_1_3_0_1 3 23198 13804
/ 0
data_2_3_0_1 3 23078 13804
/ 0
data_3_3_0_1 3 23238 13804
/ 0
data_4_3_0_1 3 23038 13804
/ 0
output_3_0_1 3 23518 13804
/ 0
data_1_3_0_2 3 23838 13804
/ 0
data_2_3_0_2 3 23718 13804
/ 0
data_3_3_0_2 3 23878 13804
/ 0
data_4_3_0_2 3 23678 13804
/ 0
output_3_0_2 3 24158 13804
/ 0
data_1_3_0_3 3 23198 12894
/ 0
data_2_3_0_3 3 23078 12894
/ 0
data_3_3_0_3 3 23238 12894
/ 0
data_4_3_0_3 3 23038 12894
/ 0
output_3_0_3 3 23518 12894
_I0/chip/read_only_memory/ptype5south rom_mux44 0
selector_1_0_1 2 20238 13070
/ 0
vss 2 20878 12855
/ 0
vdd 2 20878 13349
/ 0
data_1_3_0_0 3 21118 12894
/ 0
data_2_3_0_0 3 20998 12894
/ 0
data_3_3_0_0 3 21158 12894
/ 0
data_4_3_0_0 3 20958 12894
/ 0
selector_1_0_0 3 20638 12894
/ 0
output_3_0_0 3 21438 12894
/ 0
data_1_3_0_1 3 20478 13804
/ 0
data_2_3_0_1 3 20358 13804
/ 0
data_3_3_0_1 3 20518 13804
/ 0
data_4_3_0_1 3 20318 13804
/ 0
output_3_0_1 3 20798 13804
/ 0
data_1_3_0_2 3 21118 13804
/ 0
data_2_3_0_2 3 20998 13804
/ 0
data_3_3_0_2 3 21158 13804
/ 0
data_4_3_0_2 3 20958 13804
/ 0
output_3_0_2 3 21438 13804
/ 0
data_1_3_0_3 3 20478 12894
/ 0
data_2_3_0_3 3 20358 12894
/ 0
data_3_3_0_3 3 20518 12894
/ 0
data_4_3_0_3 3 20318 12894
/ 0
output_3_0_3 3 20798 12894
_I0/chip/read_only_memory/ptype3 rom_mux44 0
selector_1_0_1 2 17518 16034
/ 0
vss 2 18158 15819
/ 0
vdd 2 18158 16313
/ 0
data_1_3_0_0 3 18398 15858
/ 0
data_2_3_0_0 3 18278 15858
/ 0
data_3_3_0_0 3 18438 15858
/ 0
data_4_3_0_0 3 18238 15858
/ 0
selector_1_0_0 3 17918 15858
/ 0
output_3_0_0 3 18718 15858
/ 0
data_1_3_0_1 3 17758 16768
/ 0
data_2_3_0_1 3 17638 16768
/ 0
data_3_3_0_1 3 17798 16768
/ 0
data_4_3_0_1 3 17598 16768
/ 0
output_3_0_1 3 18078 16768
/ 0
data_1_3_0_2 3 18398 16768
/ 0
data_2_3_0_2 3 18278 16768
/ 0
data_3_3_0_2 3 18438 16768
/ 0
data_4_3_0_2 3 18238 16768
/ 0
output_3_0_2 3 18718 16768
/ 0
data_1_3_0_3 3 17758 15858
/ 0
data_2_3_0_3 3 17638 15858
/ 0
data_3_3_0_3 3 17798 15858
/ 0
data_4_3_0_3 3 17598 15858
/ 0
output_3_0_3 3 18078 15858
_I0/chip/read_only_memory/ptype3south rom_mux44 0
selector_1_0_1 2 17518 13070
/ 0
vss 2 18158 12855
/ 0
vdd 2 18158 13349
/ 0
data_1_3_0_0 3 18398 12894
/ 0
data_2_3_0_0 3 18278 12894
/ 0
data_3_3_0_0 3 18438 12894
/ 0
data_4_3_0_0 3 18238 12894
/ 0
selector_1_0_0 3 17918 12894
/ 0
output_3_0_0 3 18718 12894
/ 0
data_1_3_0_1 3 17758 13804
/ 0
data_2_3_0_1 3 17638 13804
/ 0
data_3_3_0_1 3 17798 13804
/ 0
data_4_3_0_1 3 17598 13804
/ 0
output_3_0_1 3 18078 13804
/ 0
data_1_3_0_2 3 18398 13804
/ 0
data_2_3_0_2 3 18278 13804
/ 0
data_3_3_0_2 3 18438 13804
/ 0
data_4_3_0_2 3 18238 13804
/ 0
output_3_0_2 3 18718 13804
/ 0
data_1_3_0_3 3 17758 12894
/ 0
data_2_3_0_3 3 17638 12894
/ 0
data_3_3_0_3 3 17798 12894
/ 0
data_4_3_0_3 3 17598 12894
/ 0
output_3_0_3 3 18078 12894
_I0/chip/read_only_memory/ptype3east rom_mux44 0
selector_1_0_1 2 17518 15046
/ 0
vss 2 18158 14831
/ 0
vdd 2 18158 15325
/ 0
data_1_3_0_0 3 18398 14870
/ 0
data_2_3_0_0 3 18278 14870
/ 0
data_3_3_0_0 3 18438 14870
/ 0
data_4_3_0_0 3 18238 14870
/ 0
selector_1_0_0 3 17918 14870
/ 0
output_3_0_0 3 18718 14870
/ 0
data_1_3_0_1 3 17758 15780
/ 0
data_2_3_0_1 3 17638 15780
/ 0
data_3_3_0_1 3 17798 15780
/ 0
data_4_3_0_1 3 17598 15780
/ 0
output_3_0_1 3 18078 15780
/ 0
data_1_3_0_2 3 18398 15780
/ 0
data_2_3_0_2 3 18278 15780
/ 0
data_3_3_0_2 3 18438 15780
/ 0
data_4_3_0_2 3 18238 15780
/ 0
output_3_0_2 3 18718 15780
/ 0
data_1_3_0_3 3 17758 14870
/ 0
data_2_3_0_3 3 17638 14870
/ 0
data_3_3_0_3 3 17798 14870
/ 0
data_4_3_0_3 3 17598 14870
/ 0
output_3_0_3 3 18078 14870
_I0/chip/read_only_memory/ptype3west rom_mux44 0
selector_1_0_1 2 17518 14058
/ 0
vss 2 18158 13843
/ 0
vdd 2 18158 14337
/ 0
data_1_3_0_0 3 18398 13882
/ 0
data_2_3_0_0 3 18278 13882
/ 0
data_3_3_0_0 3 18438 13882
/ 0
data_4_3_0_0 3 18238 13882
/ 0
selector_1_0_0 3 17918 13882
/ 0
output_3_0_0 3 18718 13882
/ 0
data_1_3_0_1 3 17758 14792
/ 0
data_2_3_0_1 3 17638 14792
/ 0
data_3_3_0_1 3 17798 14792
/ 0
data_4_3_0_1 3 17598 14792
/ 0
output_3_0_1 3 18078 14792
/ 0
data_1_3_0_2 3 18398 14792
/ 0
data_2_3_0_2 3 18278 14792
/ 0
data_3_3_0_2 3 18438 14792
/ 0
data_4_3_0_2 3 18238 14792
/ 0
output_3_0_2 3 18718 14792
/ 0
data_1_3_0_3 3 17758 13882
/ 0
data_2_3_0_3 3 17638 13882
/ 0
data_3_3_0_3 3 17798 13882
/ 0
data_4_3_0_3 3 17598 13882
/ 0
output_3_0_3 3 18078 13882
_I0/chip/read_only_memory/ptype2northsouth rom_mux44 0
selector_1_0_1 2 21598 17022
/ 0
vss 2 22238 16807
/ 0
vdd 2 22238 17301
/ 0
data_1_3_0_0 3 22478 16846
/ 0
data_2_3_0_0 3 22358 16846
/ 0
data_3_3_0_0 3 22518 16846
/ 0
data_4_3_0_0 3 22318 16846
/ 0
selector_1_0_0 3 21998 16846
/ 0
output_3_0_0 3 22798 16846
/ 0
data_1_3_0_1 3 21838 17756
/ 0
data_2_3_0_1 3 21718 17756
/ 0
data_3_3_0_1 3 21878 17756
/ 0
data_4_3_0_1 3 21678 17756
/ 0
output_3_0_1 3 22158 17756
/ 0
data_1_3_0_2 3 22478 17756
/ 0
data_2_3_0_2 3 22358 17756
/ 0
data_3_3_0_2 3 22518 17756
/ 0
data_4_3_0_2 3 22318 17756
/ 0
output_3_0_2 3 22798 17756
/ 0
data_1_3_0_3 3 21838 16846
/ 0
data_2_3_0_3 3 21718 16846
/ 0
data_3_3_0_3 3 21878 16846
/ 0
data_4_3_0_3 3 21678 16846
/ 0
output_3_0_3 3 22158 16846
_I0/chip/read_only_memory/ptype2eastwest rom_mux44 0
selector_1_0_1 2 20238 17022
/ 0
vss 2 20878 16807
/ 0
vdd 2 20878 17301
/ 0
data_1_3_0_0 3 21118 16846
/ 0
data_2_3_0_0 3 20998 16846
/ 0
data_3_3_0_0 3 21158 16846
/ 0
data_4_3_0_0 3 20958 16846
/ 0
selector_1_0_0 3 20638 16846
/ 0
output_3_0_0 3 21438 16846
/ 0
data_1_3_0_1 3 20478 17756
/ 0
data_2_3_0_1 3 20358 17756
/ 0
data_3_3_0_1 3 20518 17756
/ 0
data_4_3_0_1 3 20318 17756
/ 0
output_3_0_1 3 20798 17756
/ 0
data_1_3_0_2 3 21118 17756
/ 0
data_2_3_0_2 3 20998 17756
/ 0
data_3_3_0_2 3 21158 17756
/ 0
data_4_3_0_2 3 20958 17756
/ 0
output_3_0_2 3 21438 17756
/ 0
data_1_3_0_3 3 20478 16846
/ 0
data_2_3_0_3 3 20358 16846
/ 0
data_3_3_0_3 3 20518 16846
/ 0
data_4_3_0_3 3 20318 16846
/ 0
output_3_0_3 3 20798 16846
_I0/chip/read_only_memory/subresult1 rom_mux44 0
selector_1_0_1 2 18958 18998
/ 0
vss 2 19598 18783
/ 0
vdd 2 19598 19277
/ 0
data_1_3_0_0 3 19838 18822
/ 0
data_2_3_0_0 3 19718 18822
/ 0
data_3_3_0_0 3 19878 18822
/ 0
data_4_3_0_0 3 19678 18822
/ 0
selector_1_0_0 3 19358 18822
/ 0
output_3_0_0 3 20158 18822
/ 0
data_1_3_0_1 3 19198 19732
/ 0
data_2_3_0_1 3 19078 19732
/ 0
data_3_3_0_1 3 19238 19732
/ 0
data_4_3_0_1 3 19038 19732
/ 0
output_3_0_1 3 19518 19732
/ 0
data_1_3_0_2 3 19838 19732
/ 0
data_2_3_0_2 3 19718 19732
/ 0
data_3_3_0_2 3 19878 19732
/ 0
data_4_3_0_2 3 19678 19732
/ 0
output_3_0_2 3 20158 19732
/ 0
data_1_3_0_3 3 19198 18822
/ 0
data_2_3_0_3 3 19078 18822
/ 0
data_3_3_0_3 3 19238 18822
/ 0
data_4_3_0_3 3 19038 18822
/ 0
output_3_0_3 3 19518 18822
_I0/chip/read_only_memory/ptype1 rom_mux44 0
selector_1_0_1 2 17518 17022
/ 0
vss 2 18158 16807
/ 0
vdd 2 18158 17301
/ 0
data_1_3_0_0 3 18398 16846
/ 0
data_2_3_0_0 3 18278 16846
/ 0
data_3_3_0_0 3 18438 16846
/ 0
data_4_3_0_0 3 18238 16846
/ 0
selector_1_0_0 3 17918 16846
/ 0
output_3_0_0 3 18718 16846
/ 0
data_1_3_0_1 3 17758 17756
/ 0
data_2_3_0_1 3 17638 17756
/ 0
data_3_3_0_1 3 17798 17756
/ 0
data_4_3_0_1 3 17598 17756
/ 0
output_3_0_1 3 18078 17756
/ 0
data_1_3_0_2 3 18398 17756
/ 0
data_2_3_0_2 3 18278 17756
/ 0
data_3_3_0_2 3 18438 17756
/ 0
data_4_3_0_2 3 18238 17756
/ 0
output_3_0_2 3 18718 17756
/ 0
data_1_3_0_3 3 17758 16846
/ 0
data_2_3_0_3 3 17638 16846
/ 0
data_3_3_0_3 3 17798 16846
/ 0
data_4_3_0_3 3 17598 16846
/ 0
output_3_0_3 3 18078 16846
_I0/chip/read_only_memory/ptype4north rom_mux44 0
selector_1_0_1 2 18878 12082
/ 0
vss 2 19518 11867
/ 0
vdd 2 19518 12361
/ 0
data_1_3_0_0 3 19758 11906
/ 0
data_2_3_0_0 3 19638 11906
/ 0
data_3_3_0_0 3 19798 11906
/ 0
data_4_3_0_0 3 19598 11906
/ 0
selector_1_0_0 3 19278 11906
/ 0
output_3_0_0 3 20078 11906
/ 0
data_1_3_0_1 3 19118 12816
/ 0
data_2_3_0_1 3 18998 12816
/ 0
data_3_3_0_1 3 19158 12816
/ 0
data_4_3_0_1 3 18958 12816
/ 0
output_3_0_1 3 19438 12816
/ 0
data_1_3_0_2 3 19758 12816
/ 0
data_2_3_0_2 3 19638 12816
/ 0
data_3_3_0_2 3 19798 12816
/ 0
data_4_3_0_2 3 19598 12816
/ 0
output_3_0_2 3 20078 12816
/ 0
data_1_3_0_3 3 19118 11906
/ 0
data_2_3_0_3 3 18998 11906
/ 0
data_3_3_0_3 3 19158 11906
/ 0
data_4_3_0_3 3 18958 11906
/ 0
output_3_0_3 3 19438 11906
_I0/chip/read_only_memory/ptype4east rom_mux44 0
selector_1_0_1 2 18878 13070
/ 0
vss 2 19518 12855
/ 0
vdd 2 19518 13349
/ 0
data_1_3_0_0 3 19758 12894
/ 0
data_2_3_0_0 3 19638 12894
/ 0
data_3_3_0_0 3 19798 12894
/ 0
data_4_3_0_0 3 19598 12894
/ 0
selector_1_0_0 3 19278 12894
/ 0
output_3_0_0 3 20078 12894
/ 0
data_1_3_0_1 3 19118 13804
/ 0
data_2_3_0_1 3 18998 13804
/ 0
data_3_3_0_1 3 19158 13804
/ 0
data_4_3_0_1 3 18958 13804
/ 0
output_3_0_1 3 19438 13804
/ 0
data_1_3_0_2 3 19758 13804
/ 0
data_2_3_0_2 3 19638 13804
/ 0
data_3_3_0_2 3 19798 13804
/ 0
data_4_3_0_2 3 19598 13804
/ 0
output_3_0_2 3 20078 13804
/ 0
data_1_3_0_3 3 19118 12894
/ 0
data_2_3_0_3 3 18998 12894
/ 0
data_3_3_0_3 3 19158 12894
/ 0
data_4_3_0_3 3 18958 12894
/ 0
output_3_0_3 3 19438 12894
_I0/chip/read_only_memory/ptype4 rom_mux44 0
selector_1_0_1 2 18878 16034
/ 0
vss 2 19518 15819
/ 0
vdd 2 19518 16313
/ 0
data_1_3_0_0 3 19758 15858
/ 0
data_2_3_0_0 3 19638 15858
/ 0
data_3_3_0_0 3 19798 15858
/ 0
data_4_3_0_0 3 19598 15858
/ 0
selector_1_0_0 3 19278 15858
/ 0
output_3_0_0 3 20078 15858
/ 0
data_1_3_0_1 3 19118 16768
/ 0
data_2_3_0_1 3 18998 16768
/ 0
data_3_3_0_1 3 19158 16768
/ 0
data_4_3_0_1 3 18958 16768
/ 0
output_3_0_1 3 19438 16768
/ 0
data_1_3_0_2 3 19758 16768
/ 0
data_2_3_0_2 3 19638 16768
/ 0
data_3_3_0_2 3 19798 16768
/ 0
data_4_3_0_2 3 19598 16768
/ 0
output_3_0_2 3 20078 16768
/ 0
data_1_3_0_3 3 19118 15858
/ 0
data_2_3_0_3 3 18998 15858
/ 0
data_3_3_0_3 3 19158 15858
/ 0
data_4_3_0_3 3 18958 15858
/ 0
output_3_0_3 3 19438 15858
_I0/chip/read_only_memory/ptype4west rom_mux44 0
selector_1_0_1 2 18878 15046
/ 0
vss 2 19518 14831
/ 0
vdd 2 19518 15325
/ 0
data_1_3_0_0 3 19758 14870
/ 0
data_2_3_0_0 3 19638 14870
/ 0
data_3_3_0_0 3 19798 14870
/ 0
data_4_3_0_0 3 19598 14870
/ 0
selector_1_0_0 3 19278 14870
/ 0
output_3_0_0 3 20078 14870
/ 0
data_1_3_0_1 3 19118 15780
/ 0
data_2_3_0_1 3 18998 15780
/ 0
data_3_3_0_1 3 19158 15780
/ 0
data_4_3_0_1 3 18958 15780
/ 0
output_3_0_1 3 19438 15780
/ 0
data_1_3_0_2 3 19758 15780
/ 0
data_2_3_0_2 3 19638 15780
/ 0
data_3_3_0_2 3 19798 15780
/ 0
data_4_3_0_2 3 19598 15780
/ 0
output_3_0_2 3 20078 15780
/ 0
data_1_3_0_3 3 19118 14870
/ 0
data_2_3_0_3 3 18998 14870
/ 0
data_3_3_0_3 3 19158 14870
/ 0
data_4_3_0_3 3 18958 14870
/ 0
output_3_0_3 3 19438 14870
_I0/chip/read_only_memory/ptype7west rom_mux44 0
selector_1_0_1 2 22958 15046
/ 0
vss 2 23598 14831
/ 0
vdd 2 23598 15325
/ 0
data_1_3_0_0 3 23838 14870
/ 0
data_2_3_0_0 3 23718 14870
/ 0
data_3_3_0_0 3 23878 14870
/ 0
data_4_3_0_0 3 23678 14870
/ 0
selector_1_0_0 3 23358 14870
/ 0
output_3_0_0 3 24158 14870
/ 0
data_1_3_0_1 3 23198 15780
/ 0
data_2_3_0_1 3 23078 15780
/ 0
data_3_3_0_1 3 23238 15780
/ 0
data_4_3_0_1 3 23038 15780
/ 0
output_3_0_1 3 23518 15780
/ 0
data_1_3_0_2 3 23838 15780
/ 0
data_2_3_0_2 3 23718 15780
/ 0
data_3_3_0_2 3 23878 15780
/ 0
data_4_3_0_2 3 23678 15780
/ 0
output_3_0_2 3 24158 15780
/ 0
data_1_3_0_3 3 23198 14870
/ 0
data_2_3_0_3 3 23078 14870
/ 0
data_3_3_0_3 3 23238 14870
/ 0
data_4_3_0_3 3 23038 14870
/ 0
output_3_0_3 3 23518 14870
_I0/chip/read_only_memory/ptype4south rom_mux44 0
selector_1_0_1 2 18878 14058
/ 0
vss 2 19518 13843
/ 0
vdd 2 19518 14337
/ 0
data_1_3_0_0 3 19758 13882
/ 0
data_2_3_0_0 3 19638 13882
/ 0
data_3_3_0_0 3 19798 13882
/ 0
data_4_3_0_0 3 19598 13882
/ 0
selector_1_0_0 3 19278 13882
/ 0
output_3_0_0 3 20078 13882
/ 0
data_1_3_0_1 3 19118 14792
/ 0
data_2_3_0_1 3 18998 14792
/ 0
data_3_3_0_1 3 19158 14792
/ 0
data_4_3_0_1 3 18958 14792
/ 0
output_3_0_1 3 19438 14792
/ 0
data_1_3_0_2 3 19758 14792
/ 0
data_2_3_0_2 3 19638 14792
/ 0
data_3_3_0_2 3 19798 14792
/ 0
data_4_3_0_2 3 19598 14792
/ 0
output_3_0_2 3 20078 14792
/ 0
data_1_3_0_3 3 19118 13882
/ 0
data_2_3_0_3 3 18998 13882
/ 0
data_3_3_0_3 3 19158 13882
/ 0
data_4_3_0_3 3 18958 13882
/ 0
output_3_0_3 3 19438 13882
_I0/chip/read_only_memory/ptype6 rom_mux44 0
selector_1_0_1 2 21598 16034
/ 0
vss 2 22238 15819
/ 0
vdd 2 22238 16313
/ 0
data_1_3_0_0 3 22478 15858
/ 0
data_2_3_0_0 3 22358 15858
/ 0
data_3_3_0_0 3 22518 15858
/ 0
data_4_3_0_0 3 22318 15858
/ 0
selector_1_0_0 3 21998 15858
/ 0
output_3_0_0 3 22798 15858
/ 0
data_1_3_0_1 3 21838 16768
/ 0
data_2_3_0_1 3 21718 16768
/ 0
data_3_3_0_1 3 21878 16768
/ 0
data_4_3_0_1 3 21678 16768
/ 0
output_3_0_1 3 22158 16768
/ 0
data_1_3_0_2 3 22478 16768
/ 0
data_2_3_0_2 3 22358 16768
/ 0
data_3_3_0_2 3 22518 16768
/ 0
data_4_3_0_2 3 22318 16768
/ 0
output_3_0_2 3 22798 16768
/ 0
data_1_3_0_3 3 21838 15858
/ 0
data_2_3_0_3 3 21718 15858
/ 0
data_3_3_0_3 3 21878 15858
/ 0
data_4_3_0_3 3 21678 15858
/ 0
output_3_0_3 3 22158 15858
_I0/chip/read_only_memory/ptype6south rom_mux44 0
selector_1_0_1 2 21598 14058
/ 0
vss 2 22238 13843
/ 0
vdd 2 22238 14337
/ 0
data_1_3_0_0 3 22478 13882
/ 0
data_2_3_0_0 3 22358 13882
/ 0
data_3_3_0_0 3 22518 13882
/ 0
data_4_3_0_0 3 22318 13882
/ 0
selector_1_0_0 3 21998 13882
/ 0
output_3_0_0 3 22798 13882
/ 0
data_1_3_0_1 3 21838 14792
/ 0
data_2_3_0_1 3 21718 14792
/ 0
data_3_3_0_1 3 21878 14792
/ 0
data_4_3_0_1 3 21678 14792
/ 0
output_3_0_1 3 22158 14792
/ 0
data_1_3_0_2 3 22478 14792
/ 0
data_2_3_0_2 3 22358 14792
/ 0
data_3_3_0_2 3 22518 14792
/ 0
data_4_3_0_2 3 22318 14792
/ 0
output_3_0_2 3 22798 14792
/ 0
data_1_3_0_3 3 21838 13882
/ 0
data_2_3_0_3 3 21718 13882
/ 0
data_3_3_0_3 3 21878 13882
/ 0
data_4_3_0_3 3 21678 13882
/ 0
output_3_0_3 3 22158 13882
_I0/chip/read_only_memory/ptype6east rom_mux44 0
selector_1_0_1 2 21598 13070
/ 0
vss 2 22238 12855
/ 0
vdd 2 22238 13349
/ 0
data_1_3_0_0 3 22478 12894
/ 0
data_2_3_0_0 3 22358 12894
/ 0
data_3_3_0_0 3 22518 12894
/ 0
data_4_3_0_0 3 22318 12894
/ 0
selector_1_0_0 3 21998 12894
/ 0
output_3_0_0 3 22798 12894
/ 0
data_1_3_0_1 3 21838 13804
/ 0
data_2_3_0_1 3 21718 13804
/ 0
data_3_3_0_1 3 21878 13804
/ 0
data_4_3_0_1 3 21678 13804
/ 0
output_3_0_1 3 22158 13804
/ 0
data_1_3_0_2 3 22478 13804
/ 0
data_2_3_0_2 3 22358 13804
/ 0
data_3_3_0_2 3 22518 13804
/ 0
data_4_3_0_2 3 22318 13804
/ 0
output_3_0_2 3 22798 13804
/ 0
data_1_3_0_3 3 21838 12894
/ 0
data_2_3_0_3 3 21718 12894
/ 0
data_3_3_0_3 3 21878 12894
/ 0
data_4_3_0_3 3 21678 12894
/ 0
output_3_0_3 3 22158 12894
_I0/chip/read_only_memory/ptype6west rom_mux44 0
selector_1_0_1 2 21598 15046
/ 0
vss 2 22238 14831
/ 0
vdd 2 22238 15325
/ 0
data_1_3_0_0 3 22478 14870
/ 0
data_2_3_0_0 3 22358 14870
/ 0
data_3_3_0_0 3 22518 14870
/ 0
data_4_3_0_0 3 22318 14870
/ 0
selector_1_0_0 3 21998 14870
/ 0
output_3_0_0 3 22798 14870
/ 0
data_1_3_0_1 3 21838 15780
/ 0
data_2_3_0_1 3 21718 15780
/ 0
data_3_3_0_1 3 21878 15780
/ 0
data_4_3_0_1 3 21678 15780
/ 0
output_3_0_1 3 22158 15780
/ 0
data_1_3_0_2 3 22478 15780
/ 0
data_2_3_0_2 3 22358 15780
/ 0
data_3_3_0_2 3 22518 15780
/ 0
data_4_3_0_2 3 22318 15780
/ 0
output_3_0_2 3 22798 15780
/ 0
data_1_3_0_3 3 21838 14870
/ 0
data_2_3_0_3 3 21718 14870
/ 0
data_3_3_0_3 3 21878 14870
/ 0
data_4_3_0_3 3 21678 14870
/ 0
output_3_0_3 3 22158 14870
_I0/chip/read_only_memory/ptype6north rom_mux44 0
selector_1_0_1 2 21598 12082
/ 0
vss 2 22238 11867
/ 0
vdd 2 22238 12361
/ 0
data_1_3_0_0 3 22478 11906
/ 0
data_2_3_0_0 3 22358 11906
/ 0
data_3_3_0_0 3 22518 11906
/ 0
data_4_3_0_0 3 22318 11906
/ 0
selector_1_0_0 3 21998 11906
/ 0
output_3_0_0 3 22798 11906
/ 0
data_1_3_0_1 3 21838 12816
/ 0
data_2_3_0_1 3 21718 12816
/ 0
data_3_3_0_1 3 21878 12816
/ 0
data_4_3_0_1 3 21678 12816
/ 0
output_3_0_1 3 22158 12816
/ 0
data_1_3_0_2 3 22478 12816
/ 0
data_2_3_0_2 3 22358 12816
/ 0
data_3_3_0_2 3 22518 12816
/ 0
data_4_3_0_2 3 22318 12816
/ 0
output_3_0_2 3 22798 12816
/ 0
data_1_3_0_3 3 21838 11906
/ 0
data_2_3_0_3 3 21718 11906
/ 0
data_3_3_0_3 3 21878 11906
/ 0
data_4_3_0_3 3 21678 11906
/ 0
output_3_0_3 3 22158 11906
_I0/chip/read_only_memory/result/bit4 rom_mux2 0
data_1 2 23838 19732
/ 0
selector 2 23678 19556
/ 0
output 2 23918 19596
/ 0
vss 2 23678 19771
/ 0
vdd 2 23678 19277
/ 0
data_2 3 23758 19732
_I0/chip/read_only_memory/ptype2/bit4 rom_mux2 0
data_1 2 17678 19732
/ 0
selector 2 17518 19556
/ 0
output 2 17758 19596
/ 0
vss 2 17518 19771
/ 0
vdd 2 17518 19277
/ 0
data_2 3 17598 19732
_I0/chip/read_only_memory/result/bit3 rom_mux2 0
data_1 2 23838 18822
/ 0
selector 2 23678 18998
/ 0
output 2 23918 18958
/ 0
vss 2 23678 18783
/ 0
vdd 2 23678 19277
/ 0
data_2 3 23758 18822
_I0/chip/read_only_memory/ptype2/bit3 rom_mux2 0
data_1 2 17678 18822
/ 0
selector 2 17518 18998
/ 0
output 2 17758 18958
/ 0
vss 2 17518 18783
/ 0
vdd 2 17518 19277
/ 0
data_2 3 17598 18822
_I0/chip/read_only_memory/result/bit2 rom_mux2 0
data_1 2 24118 19732
/ 0
selector 2 23958 19556
/ 0
output 2 24198 19596
/ 0
vss 2 23958 19771
/ 0
vdd 2 23958 19277
/ 0
data_2 3 24038 19732
_I0/chip/read_only_memory/ptype2/bit2 rom_mux2 0
data_1 2 17958 19732
/ 0
selector 2 17798 19556
/ 0
output 2 18038 19596
/ 0
vss 2 17798 19771
/ 0
vdd 2 17798 19277
/ 0
data_2 3 17878 19732
_I0/chip/read_only_memory/result/bit1 rom_mux2 0
data_1 2 24118 18822
/ 0
selector 2 23958 18998
/ 0
output 2 24198 18958
/ 0
vss 2 23958 18783
/ 0
vdd 2 23958 19277
/ 0
data_2 3 24038 18822
_I0/chip/read_only_memory/ptype2/bit1 rom_mux2 0
data_1 2 17958 18822
/ 0
selector 2 17798 18998
/ 0
output 2 18038 18958
/ 0
vss 2 17798 18783
/ 0
vdd 2 17798 19277
/ 0
data_2 3 17878 18822
_I0/chip/read_only_memory/result rom_mux24 0
selector 2 23678 18998
/ 0
output_3_0_0 2 24198 18958
/ 0
vss 2 23958 18783
/ 0
vdd 2 23958 19277
/ 0
output_3_0_1 2 24198 19484
/ 0
output_3_0_2 2 23678 19102
/ 0
output_3_0_3 2 23678 19452
/ 0
data_1_3_0_0 3 24118 18822
/ 0
data_2_3_0_0 3 24038 18822
/ 0
data_1_3_0_1 3 24118 19732
/ 0
data_2_3_0_1 3 24038 19732
/ 0
data_1_3_0_2 3 23838 18822
/ 0
data_2_3_0_2 3 23758 18822
/ 0
data_1_3_0_3 3 23838 19732
/ 0
data_2_3_0_3 3 23758 19732
_I0/chip/read_only_memory/ptype2 rom_mux24 0
selector 2 17518 18998
/ 0
output_3_0_0 2 18038 18958
/ 0
vss 2 17798 18783
/ 0
vdd 2 17798 19277
/ 0
output_3_0_1 2 18038 19484
/ 0
output_3_0_2 2 17518 19102
/ 0
output_3_0_3 2 17518 19452
/ 0
data_1_3_0_0 3 17958 18822
/ 0
data_2_3_0_0 3 17878 18822
/ 0
data_1_3_0_1 3 17958 19732
/ 0
data_2_3_0_1 3 17878 19732
/ 0
data_1_3_0_2 3 17678 18822
/ 0
data_2_3_0_2 3 17598 18822
/ 0
data_1_3_0_3 3 17678 19732
/ 0
data_2_3_0_3 3 17598 19732
_I0/chip/read_only_memory rom 0
data_3_0_0 2 24198 18958
/ 0
data_3_0_1 2 24198 19484
/ 0
data_3_0_2 2 24198 19102
/ 0
data_3_0_3 2 24198 19452
/ 0
addr_6_0_6 2 24198 19388
/ 0
addr_6_0_5 2 21598 19732
/ 0
addr_6_0_3 2 17518 16034
/ 0
addr_6_0_2 2 17518 18998
/ 0
addr_6_0_1 2 17518 12082
/ 0
addr_6_0_4 3 19358 19732
/ 0
addr_6_0_0 3 17918 11906
/ 0
vdd 3 18398 11906
/ 0
vss 3 17598 11906
/ 1
3 X_Logic0_port ~ 3 20524 14798 0 0 ~
/ 1
3 X_Logic1_port ~ 2 20884 14343 0 0 ~
/ 1
3 type2northsouth_3_port ~ 3 17684 19738 0 0 ~
/ 1
3 type2northsouth_0_port ~ 3 17964 18828 0 0 ~
/ 1
3 type2eastwest_3_port ~ 3 17604 19738 0 0 ~
/ 1
3 type2northsouth_1_port ~ 3 17964 19738 0 0 ~
/ 1
3 type2northsouth_2_port ~ 3 17684 18828 0 0 ~
/ 1
3 type2eastwest_0_port ~ 3 17884 18828 0 0 ~
/ 1
3 sub_data_1_3_port ~ 3 23844 19738 0 0 ~
/ 1
3 type2eastwest_1_port ~ 3 17884 19738 0 0 ~
/ 1
3 type2eastwest_2_port ~ 3 17604 18828 0 0 ~
/ 1
3 type7_0_port ~ 3 22524 18828 0 0 ~
/ 1
3 type7_1_port ~ 3 21884 19738 0 0 ~
/ 1
3 type7_2_port ~ 3 22524 19738 0 0 ~
/ 1
3 type7_3_port ~ 3 21884 18828 0 0 ~
/ 1
3 type6north_0_port ~ 3 22484 15864 0 0 ~
/ 1
3 type6north_1_port ~ 3 21844 16774 0 0 ~
/ 1
3 type6north_2_port ~ 3 22484 16774 0 0 ~
/ 1
3 type6north_3_port ~ 3 21844 15864 0 0 ~
/ 1
3 type5north_0_port ~ 3 21124 15864 0 0 ~
/ 1
3 type5north_1_port ~ 3 20484 16774 0 0 ~
/ 1
3 type5north_2_port ~ 3 21124 16774 0 0 ~
/ 1
3 type5north_3_port ~ 3 20484 15864 0 0 ~
/ 1
3 type4north_0_port ~ 3 19764 15864 0 0 ~
/ 1
3 type4north_1_port ~ 3 19124 16774 0 0 ~
/ 1
3 type4north_2_port ~ 3 19764 16774 0 0 ~
/ 1
3 type4north_3_port ~ 3 19124 15864 0 0 ~
/ 1
3 type3north_0_port ~ 3 18404 15864 0 0 ~
/ 1
3 type3north_1_port ~ 3 17764 16774 0 0 ~
/ 1
3 type3north_2_port ~ 3 18404 16774 0 0 ~
/ 1
3 type7south_1_port ~ 3 23244 16774 0 0 ~
/ 1
3 sub_data_1_2_port ~ 3 23844 18828 0 0 ~
/ 1
3 sub_data_1_1_port ~ 3 19524 19738 0 0 ~
/ 1
3 type3_0_port ~ 3 18724 15864 0 0 ~
/ 1
3 type3_1_port ~ 3 18084 16774 0 0 ~
/ 1
3 type3_2_port ~ 3 18724 16774 0 0 ~
/ 1
3 type3_3_port ~ 3 18084 15864 0 0 ~
/ 1
3 type5_0_port ~ 3 22484 18828 0 0 ~
/ 1
3 type5_1_port ~ 3 21844 19738 0 0 ~
/ 1
3 type5_2_port ~ 3 22484 19738 0 0 ~
/ 1
3 type5_3_port ~ 3 21844 18828 0 0 ~
/ 1
3 sub_data_1_0_port ~ 3 20164 18828 0 0 ~
/ 1
3 type6_0_port ~ 3 22364 18828 0 0 ~
/ 1
3 type6_1_port ~ 3 21724 19738 0 0 ~
/ 1
3 type6_2_port ~ 3 22364 19738 0 0 ~
/ 1
3 type6_3_port ~ 3 21724 18828 0 0 ~
/ 1
3 type6east_0_port ~ 3 22364 15864 0 0 ~
/ 1
3 type6east_1_port ~ 3 21724 16774 0 0 ~
/ 1
3 type6east_2_port ~ 3 22364 16774 0 0 ~
/ 1
3 type6east_3_port ~ 3 21724 15864 0 0 ~
/ 1
3 type4east_0_port ~ 3 19644 15864 0 0 ~
/ 1
3 type4east_1_port ~ 3 19004 16774 0 0 ~
/ 1
3 type4east_2_port ~ 3 19644 16774 0 0 ~
/ 1
3 type4east_3_port ~ 3 19004 15864 0 0 ~
/ 1
3 type4_0_port ~ 3 19684 18828 0 0 ~
/ 1
3 type4_1_port ~ 3 19044 19738 0 0 ~
/ 1
3 type4_2_port ~ 3 19684 19738 0 0 ~
/ 1
3 type4_3_port ~ 3 19044 18828 0 0 ~
/ 1
3 type7north_0_port ~ 3 23844 15864 0 0 ~
/ 1
3 type7north_1_port ~ 3 23204 16774 0 0 ~
/ 1
3 type7north_2_port ~ 3 23844 16774 0 0 ~
/ 1
3 type7north_3_port ~ 3 23204 15864 0 0 ~
/ 1
3 type5south_1_port ~ 3 20524 16774 0 0 ~
/ 1
3 type5south_2_port ~ 3 21164 16774 0 0 ~
/ 1
3 type3south_1_port ~ 3 17804 16774 0 0 ~
/ 1
3 type3south_2_port ~ 3 18444 16774 0 0 ~
/ 1
3 type1_0_port ~ 3 19844 18828 0 0 ~
/ 1
3 type1_1_port ~ 3 19204 19738 0 0 ~
/ 1
3 type1_2_port ~ 3 19844 19738 0 0 ~
/ 1
3 type1_3_port ~ 3 19204 18828 0 0 ~
/ 1
3 type2_2_port ~ 2 17524 19108 0 0 ~
/ 1
3 type5west_0_port ~ 3 20964 15864 0 0 ~
/ 1
3 type5west_1_port ~ 3 20324 16774 0 0 ~
/ 1
3 type5west_2_port ~ 3 20964 16774 0 0 ~
/ 1
3 type5west_3_port ~ 3 20324 15864 0 0 ~
/ 1
3 type3west_0_port ~ 3 18244 15864 0 0 ~
/ 1
3 type3west_1_port ~ 3 17604 16774 0 0 ~
/ 1
3 type3west_2_port ~ 3 18244 16774 0 0 ~
/ 1
3 type3west_3_port ~ 3 17604 15864 0 0 ~
/ 1
3 type7east_0_port ~ 3 23724 15864 0 0 ~
/ 1
3 type7east_1_port ~ 3 23084 16774 0 0 ~
/ 1
3 type7east_2_port ~ 3 23724 16774 0 0 ~
/ 1
3 type7east_3_port ~ 3 23084 15864 0 0 ~
/ 1
3 sub_data_2_3_port ~ 3 23764 19738 0 0 ~
/ 1
3 type6south_0_port ~ 3 22524 15864 0 0 ~
/ 1
3 type6south_1_port ~ 3 21884 16774 0 0 ~
/ 1
3 type6south_2_port ~ 3 22524 16774 0 0 ~
/ 1
3 type4south_0_port ~ 3 19804 15864 0 0 ~
/ 1
3 type4south_1_port ~ 3 19164 16774 0 0 ~
/ 1
3 type4south_2_port ~ 3 19804 16774 0 0 ~
/ 1
3 type2_3_port ~ 2 17524 19458 0 0 ~
/ 1
3 sub_data_2_2_port ~ 3 23764 18828 0 0 ~
/ 1
3 sub_data_2_1_port ~ 3 22164 19738 0 0 ~
/ 1
3 type2_0_port ~ 3 19724 18828 0 0 ~
/ 1
3 type7west_0_port ~ 3 23684 15864 0 0 ~
/ 1
3 type7west_1_port ~ 3 23044 16774 0 0 ~
/ 1
3 type7west_2_port ~ 3 23684 16774 0 0 ~
/ 1
3 type7west_3_port ~ 3 23044 15864 0 0 ~
/ 1
3 type6west_0_port ~ 3 22324 15864 0 0 ~
/ 1
3 type6west_1_port ~ 3 21684 16774 0 0 ~
/ 1
3 type6west_2_port ~ 3 22324 16774 0 0 ~
/ 1
3 type6west_3_port ~ 3 21684 15864 0 0 ~
/ 1
3 type4west_0_port ~ 3 19604 15864 0 0 ~
/ 1
3 type4west_1_port ~ 3 18964 16774 0 0 ~
/ 1
3 type4west_2_port ~ 3 19604 16774 0 0 ~
/ 1
3 type4west_3_port ~ 3 18964 15864 0 0 ~
/ 1
3 type5east_0_port ~ 3 21004 15864 0 0 ~
/ 1
3 type5east_1_port ~ 3 20364 16774 0 0 ~
/ 1
3 type5east_2_port ~ 3 21004 16774 0 0 ~
/ 1
3 type5east_3_port ~ 3 20364 15864 0 0 ~
/ 1
3 type3east_0_port ~ 3 18284 15864 0 0 ~
/ 1
3 type3east_1_port ~ 3 17644 16774 0 0 ~
/ 1
3 type3east_2_port ~ 3 18284 16774 0 0 ~
/ 1
3 type3east_3_port ~ 3 17644 15864 0 0 ~
/ 1
3 type2_1_port ~ 2 18044 19490 0 0 ~
/ 1
3 sub_data_2_0_port ~ 3 22804 18828 0 0 ~
/ 1
3 type3north_3_port ~ 3 17764 15864 0 0 ~
/ 1
3 type7south_0_port ~ 3 23884 15864 0 0 ~
/ 1
3 type7south_2_port ~ 3 23884 16774 0 0 ~
/ 1
3 type7south_3_port ~ 3 23244 15864 0 0 ~
/ 1
3 type5south_0_port ~ 3 21164 15864 0 0 ~
/ 1
3 type3south_0_port ~ 3 18444 15864 0 0 ~
/ 1
3 type5south_3_port ~ 3 20524 15864 0 0 ~
/ 1
3 type3south_3_port ~ 3 17804 15864 0 0 ~
/ 1
3 type6south_3_port ~ 3 21884 15864 0 0 ~
/ 1
3 type4south_3_port ~ 3 19164 15864 0 0 ~
_I0/chip/video_ram_fix ram_fix 0
vdd 2 18318 9476
/ 0
vss 2 18558 9891
/ 0
clear_shift_start 2 18318 9572
/ 0
check_start 2 18398 9852
/ 0
draw_score_draw 2 18838 9748
/ 0
draw_erase_start 2 18838 9572
/ 0
we 3 18678 9852
/ 1
3 n1 ~ 2 18324 9442 0 0 ~
/ 1
3 n4 ~ 2 18444 9650 0 0 ~
/ 1
3 n5 ~ 2 18324 9650 0 0 ~
/ 1
3 n6 ~ 2 18484 9682 0 0 ~
_I0/chip/keep_score/L1 score 0
output_7_0_7 2 16598 10592
/ 0
output_7_0_6 2 16598 10768
/ 0
output_7_0_5 2 16598 10066
/ 0
output_7_0_2 2 13638 10632
/ 0
output_7_0_0 2 16598 11580
/ 0
clk 2 13638 10990
/ 0
vss 2 15798 11867
/ 0
vdd 2 15798 11373
/ 0
output_7_0_4 3 14478 11828
/ 0
output_7_0_3 3 14518 11828
/ 0
output_7_0_1 3 14038 11828
/ 0
rst 3 15278 9930
/ 0
increase 3 14598 11828
/ 1
3 n26 ~ 2 15764 11100 0 0 ~
/ 1
3 next_score_0_port ~ 2 15644 11698 0 0 ~
/ 1
3 n19 ~ 2 15084 10670 0 0 ~
/ 1
3 n22 ~ 2 14564 11626 0 0 ~
/ 1
3 n29 ~ 2 13924 11626 0 0 ~
/ 1
3 n20 ~ 2 15164 10670 0 0 ~
/ 1
3 next_score_1_port ~ 2 13644 11132 0 0 ~
/ 1
3 next_score_2_port ~ 2 13644 10144 0 0 ~
/ 1
3 next_score_4_port ~ 2 14484 11132 0 0 ~
/ 1
3 n30 ~ 2 13964 11658 0 0 ~
/ 1
3 n18 ~ 2 15204 10638 0 0 ~
/ 1
3 n28 ~ 2 13804 10670 0 0 ~
/ 1
3 next_score_3_port ~ 2 14204 10710 0 0 ~
/ 1
3 n25 ~ 2 14804 11658 0 0 ~
/ 1
3 next_score_6_port ~ 2 14844 10710 0 0 ~
/ 1
3 n21 ~ 2 15044 10670 0 0 ~
/ 1
3 next_score_7_port ~ 2 15164 11698 0 0 ~
/ 1
3 next_score_5_port ~ 2 14564 10710 0 0 ~
/ 1
3 n24 ~ 2 15444 11060 0 0 ~
/ 1
3 n27 ~ 2 14644 10144 0 0 ~
/ 1
3 n23 ~ 2 14724 11658 0 0 ~
_I0/chip/keep_score/L2 log 0
log_in_7_0_7 2 14918 11906
/ 0
log_out_7_0_7 2 14918 12082
/ 0
log_out_7_0_5 2 14478 12186
/ 0
log_out_7_0_3 2 15838 11978
/ 0
log_out_7_0_2 2 15838 12042
/ 0
vss 2 15238 11867
/ 0
vdd 2 15238 12361
/ 0
log_in_7_0_1 2 15598 11906
/ 0
log_in_7_0_2 2 15838 12010
/ 0
log_in_7_0_4 2 14478 12082
/ 0
log_out_7_0_6 3 15198 12322
/ 0
log_out_7_0_4 3 14798 12322
/ 0
log_out_7_0_1 3 15318 12322
/ 0
log_out_7_0_0 3 15518 11906
/ 0
log_in_7_0_0 3 15278 11906
/ 0
log_in_7_0_3 3 14718 12322
/ 0
log_in_7_0_5 3 15118 12322
/ 0
log_in_7_0_6 3 14878 11906
/ 1
3 n17 ~ 2 15764 12120 0 0 ~
/ 1
3 n18 ~ 2 14644 12088 0 0 ~
/ 1
3 n19 ~ 2 15044 12088 0 0 ~
/ 1
3 n15 ~ 2 15364 12120 0 0 ~
/ 1
3 n13 ~ 2 15004 12088 0 0 ~
/ 1
3 n14 ~ 2 14604 12088 0 0 ~
/ 1
3 n16 ~ 2 15404 12088 0 0 ~
_I0/chip/keep_score log_score 0
output_7_0_7 2 14918 12322
/ 0
vdd 2 15798 11373
/ 0
vss 2 15798 11867
/ 0
increase 2 16598 11516
/ 0
clk 2 13638 10990
/ 0
output_7_0_0 3 15558 12322
/ 0
output_7_0_1 3 15318 12322
/ 0
output_7_0_2 3 15638 12322
/ 0
output_7_0_3 3 14678 12322
/ 0
output_7_0_4 3 14798 12322
/ 0
output_7_0_5 3 14758 12322
/ 0
output_7_0_6 3 15198 12322
/ 0
rst 3 15278 9930
/ 1
3 score_to_log_4_port ~ 3 14484 11834 0 0 ~
/ 1
3 score_to_log_3_port ~ 3 14524 11834 0 0 ~
/ 1
3 score_to_log_1_port ~ 3 14044 11834 0 0 ~
/ 1
3 score_to_log_0_port ~ 3 15284 11912 0 0 ~
/ 1
3 score_to_log_6_port ~ 3 14884 11912 0 0 ~
/ 1
3 score_to_log_7_port ~ 2 16604 10598 0 0 ~
/ 1
3 score_to_log_2_port ~ 2 13644 10638 0 0 ~
/ 1
3 score_to_log_5_port ~ 3 15124 12328 0 0 ~
_I0/chip/switch_debounce/count_reg_6_inst dfa11 0
R 2 478 5238
/ 0
D 2 678 4990
/ 0
CK 2 518 5094
/ 0
Q 2 1198 5198
/ 0
vdd 2 478 5445
/ 0
vss 2 478 4951
_I0/chip/switch_debounce/count_reg_5_inst dfa11 0
R 2 3078 5238
/ 0
D 2 3278 4990
/ 0
CK 2 3118 5094
/ 0
Q 2 3798 5198
/ 0
vdd 2 3078 5445
/ 0
vss 2 3078 4951
_I0/chip/switch_debounce/count_reg_0_inst dfa11 0
R 2 3078 6226
/ 0
D 2 3278 5978
/ 0
CK 2 3118 6082
/ 0
Q 2 3798 6186
/ 0
vdd 2 3078 6433
/ 0
vss 2 3078 5939
_I0/chip/switch_debounce/count_reg_3_inst dfa11 0
R 2 3958 6640
/ 0
D 2 4158 6888
/ 0
CK 2 3998 6784
/ 0
Q 2 4678 6680
/ 0
vdd 2 3958 6433
/ 0
vss 2 3958 6927
_I0/chip/switch_debounce/count_reg_4_inst dfa11 0
R 2 3958 7214
/ 0
D 2 4158 6966
/ 0
CK 2 3998 7070
/ 0
Q 2 4678 7174
/ 0
vdd 2 3958 7421
/ 0
vss 2 3958 6927
_I0/chip/switch_debounce/count_reg_1_inst dfa11 0
R 2 3958 7628
/ 0
D 2 4158 7876
/ 0
CK 2 3998 7772
/ 0
Q 2 4678 7668
/ 0
vdd 2 3958 7421
/ 0
vss 2 3958 7915
_I0/chip/switch_debounce/count_reg_2_inst dfa11 0
R 2 3958 6226
/ 0
D 2 4158 5978
/ 0
CK 2 3998 6082
/ 0
Q 2 4678 6186
/ 0
vdd 2 3958 6433
/ 0
vss 2 3958 5939
_I0/chip/video_ram/do1_reg dfa11 0
R 2 35918 10178
/ 0
D 2 36118 9930
/ 0
CK 2 35958 10034
/ 0
Q 2 36638 10138
/ 0
vdd 2 35918 10385
/ 0
vss 2 35918 9891
_I0/chip/video_ram/do2_reg dfa11 0
R 2 26238 10178
/ 0
D 2 26438 9930
/ 0
CK 2 26278 10034
/ 0
Q 2 26958 10138
/ 0
vdd 2 26238 10385
/ 0
vss 2 26238 9891
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_1_inst dfa11 0
R 2 34238 19484
/ 0
D 2 34438 19732
/ 0
CK 2 34278 19628
/ 0
Q 2 34958 19524
/ 0
vdd 2 34238 19277
/ 0
vss 2 34238 19771
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_4_inst dfa11 0
R 2 33478 19484
/ 0
D 2 33678 19732
/ 0
CK 2 33518 19628
/ 0
Q 2 34198 19524
/ 0
vdd 2 33478 19277
/ 0
vss 2 33478 19771
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_2_inst dfa11 0
R 2 32118 18082
/ 0
D 2 32318 17834
/ 0
CK 2 32158 17938
/ 0
Q 2 32838 18042
/ 0
vdd 2 32118 18289
/ 0
vss 2 32118 17795
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_0_inst dfa11 0
R 2 30758 18496
/ 0
D 2 30958 18744
/ 0
CK 2 30798 18640
/ 0
Q 2 31478 18536
/ 0
vdd 2 30758 18289
/ 0
vss 2 30758 18783
_I0/chip/vga_controller/field_translation_reset/counter_state_reg_3_inst dfa11 0
R 2 30758 18082
/ 0
D 2 30958 17834
/ 0
CK 2 30798 17938
/ 0
Q 2 31478 18042
/ 0
vdd 2 30758 18289
/ 0
vss 2 30758 17795
_I0/chip/vga_controller/field_translation/counter_state_reg_1_inst dfa11 0
R 2 34118 14544
/ 0
D 2 34318 14792
/ 0
CK 2 34158 14688
/ 0
Q 2 34838 14584
/ 0
vdd 2 34118 14337
/ 0
vss 2 34118 14831
_I0/chip/vga_controller/field_translation/counter_state_reg_2_inst dfa11 0
R 2 33358 14544
/ 0
D 2 33558 14792
/ 0
CK 2 33398 14688
/ 0
Q 2 34078 14584
/ 0
vdd 2 33358 14337
/ 0
vss 2 33358 14831
_I0/chip/vga_controller/field_translation/counter_state_reg_0_inst dfa11 0
R 2 32598 14544
/ 0
D 2 32798 14792
/ 0
CK 2 32638 14688
/ 0
Q 2 33318 14584
/ 0
vdd 2 32598 14337
/ 0
vss 2 32598 14831
_I0/chip/vga_controller/score_translation/counter_state_reg_0_inst dfa11 0
R 2 24518 13142
/ 0
D 2 24718 12894
/ 0
CK 2 24558 12998
/ 0
Q 2 25238 13102
/ 0
vdd 2 24518 13349
/ 0
vss 2 24518 12855
_I0/chip/vga_controller/score_translation/counter_state_reg_4_inst dfa11 0
R 2 24518 13556
/ 0
D 2 24718 13804
/ 0
CK 2 24558 13700
/ 0
Q 2 25238 13596
/ 0
vdd 2 24518 13349
/ 0
vss 2 24518 13843
_I0/chip/vga_controller/score_translation/counter_state_reg_2_inst dfa11 0
R 2 25278 13556
/ 0
D 2 25478 13804
/ 0
CK 2 25318 13700
/ 0
Q 2 25998 13596
/ 0
vdd 2 25278 13349
/ 0
vss 2 25278 13843
_I0/chip/vga_controller/score_translation/counter_state_reg_3_inst dfa11 0
R 2 26478 12154
/ 0
D 2 26678 11906
/ 0
CK 2 26518 12010
/ 0
Q 2 27198 12114
/ 0
vdd 2 26478 12361
/ 0
vss 2 26478 11867
_I0/chip/vga_controller/score_translation/counter_state_reg_1_inst dfa11 0
R 2 25278 13142
/ 0
D 2 25478 12894
/ 0
CK 2 25318 12998
/ 0
Q 2 25998 13102
/ 0
vdd 2 25278 13349
/ 0
vss 2 25278 12855
_I0/chip/vga_controller/read_and_output/v_sync_out_reg dfa11 0
R 2 36118 12154
/ 0
D 2 36318 11906
/ 0
CK 2 36158 12010
/ 0
Q 2 36838 12114
/ 0
vdd 2 36118 12361
/ 0
vss 2 36118 11867
_I0/chip/vga_controller/read_and_output/v_sync_buf_reg dfa11 0
R 2 36878 12154
/ 0
D 2 37078 11906
/ 0
CK 2 36918 12010
/ 0
Q 2 37598 12114
/ 0
vdd 2 36878 12361
/ 0
vss 2 36878 11867
_I0/chip/vga_controller/read_and_output/green_out_reg dfa11 0
R 2 36118 12568
/ 0
D 2 36318 12816
/ 0
CK 2 36158 12712
/ 0
Q 2 36838 12608
/ 0
vdd 2 36118 12361
/ 0
vss 2 36118 12855
_I0/chip/vga_controller/read_and_output/blue_out_reg dfa11 0
R 2 35358 12154
/ 0
D 2 35558 11906
/ 0
CK 2 35398 12010
/ 0
Q 2 36078 12114
/ 0
vdd 2 35358 12361
/ 0
vss 2 35358 11867
_I0/chip/vga_controller/read_and_output/h_sync_buf_reg dfa11 0
R 2 36878 12568
/ 0
D 2 37078 12816
/ 0
CK 2 36918 12712
/ 0
Q 2 37598 12608
/ 0
vdd 2 36878 12361
/ 0
vss 2 36878 12855
_I0/chip/vga_controller/read_and_output/h_sync_out_reg dfa11 0
R 2 37638 12568
/ 0
D 2 37838 12816
/ 0
CK 2 37678 12712
/ 0
Q 2 38358 12608
/ 0
vdd 2 37638 12361
/ 0
vss 2 37638 12855
_I0/chip/vga_controller/read_and_output/red_out_reg dfa11 0
R 2 35358 12568
/ 0
D 2 35558 12816
/ 0
CK 2 35398 12712
/ 0
Q 2 36078 12608
/ 0
vdd 2 35358 12361
/ 0
vss 2 35358 12855
_I0/chip/vga_controller/read_and_output/in_np_buf_reg dfa11 0
R 2 37638 12154
/ 0
D 2 37838 11906
/ 0
CK 2 37678 12010
/ 0
Q 2 38358 12114
/ 0
vdd 2 37638 12361
/ 0
vss 2 37638 11867
_I0/chip/vga_controller/read_and_output/in_score_buf_reg dfa11 0
R 2 34598 12568
/ 0
D 2 34798 12816
/ 0
CK 2 34638 12712
/ 0
Q 2 35318 12608
/ 0
vdd 2 34598 12361
/ 0
vss 2 34598 12855
_I0/chip/vga_controller/read_and_output/in_field_buf_reg dfa11 0
R 2 34598 12154
/ 0
D 2 34798 11906
/ 0
CK 2 34638 12010
/ 0
Q 2 35318 12114
/ 0
vdd 2 34598 12361
/ 0
vss 2 34598 11867
_I0/chip/vga_controller/triggers/new_line_state_reg dfa11 0
R 2 28518 12154
/ 0
D 2 28718 11906
/ 0
CK 2 28558 12010
/ 0
Q 2 29238 12114
/ 0
vdd 2 28518 12361
/ 0
vss 2 28518 11867
_I0/chip/vga_controller/triggers/new_frame_state_reg dfa11 0
R 2 29278 12154
/ 0
D 2 29478 11906
/ 0
CK 2 29318 12010
/ 0
Q 2 29998 12114
/ 0
vdd 2 29278 12361
/ 0
vss 2 29278 11867
_I0/chip/vga_controller/triggers/end_frame_state_reg dfa11 0
R 2 29118 12568
/ 0
D 2 29318 12816
/ 0
CK 2 29158 12712
/ 0
Q 2 29838 12608
/ 0
vdd 2 29118 12361
/ 0
vss 2 29118 12855
_I0/chip/vga_controller/np_check/end_np_line_state_reg dfa11 0
R 2 30118 14544
/ 0
D 2 30318 14792
/ 0
CK 2 30158 14688
/ 0
Q 2 30838 14584
/ 0
vdd 2 30118 14337
/ 0
vss 2 30118 14831
_I0/chip/vga_controller/np_check/in_np_state_reg dfa11 0
R 2 30118 14130
/ 0
D 2 30318 13882
/ 0
CK 2 30158 13986
/ 0
Q 2 30838 14090
/ 0
vdd 2 30118 14337
/ 0
vss 2 30118 13843
_I0/chip/vga_controller/score_check/in_score_state_reg dfa11 0
R 2 24478 15532
/ 0
D 2 24678 15780
/ 0
CK 2 24518 15676
/ 0
Q 2 25198 15572
/ 0
vdd 2 24478 15325
/ 0
vss 2 24478 15819
_I0/chip/vga_controller/score_check/end_score_line_state_reg dfa11 0
R 2 24478 15118
/ 0
D 2 24678 14870
/ 0
CK 2 24518 14974
/ 0
Q 2 25198 15078
/ 0
vdd 2 24478 15325
/ 0
vss 2 24478 14831
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_1_inst dfa11 0
R 2 36798 18496
/ 0
D 2 36998 18744
/ 0
CK 2 36838 18640
/ 0
Q 2 37518 18536
/ 0
vdd 2 36798 18289
/ 0
vss 2 36798 18783
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_0_inst dfa11 0
R 2 36598 19484
/ 0
D 2 36798 19732
/ 0
CK 2 36638 19628
/ 0
Q 2 37318 19524
/ 0
vdd 2 36598 19277
/ 0
vss 2 36598 19771
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_2_inst dfa11 0
R 2 36038 18496
/ 0
D 2 36238 18744
/ 0
CK 2 36078 18640
/ 0
Q 2 36758 18536
/ 0
vdd 2 36038 18289
/ 0
vss 2 36038 18783
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_3_inst dfa11 0
R 2 35278 18496
/ 0
D 2 35478 18744
/ 0
CK 2 35318 18640
/ 0
Q 2 35998 18536
/ 0
vdd 2 35278 18289
/ 0
vss 2 35278 18783
_I0/chip/vga_controller/np_translation_reset/counter_state_reg_4_inst dfa11 0
R 2 36598 19070
/ 0
D 2 36798 18822
/ 0
CK 2 36638 18926
/ 0
Q 2 37318 19030
/ 0
vdd 2 36598 19277
/ 0
vss 2 36598 18783
_I0/chip/vga_controller/np_translation/counter_state_reg_0_inst dfa11 0
R 2 35398 14544
/ 0
D 2 35598 14792
/ 0
CK 2 35438 14688
/ 0
Q 2 36118 14584
/ 0
vdd 2 35398 14337
/ 0
vss 2 35398 14831
_I0/chip/vga_controller/np_translation/counter_state_reg_1_inst dfa11 0
R 2 35398 14130
/ 0
D 2 35598 13882
/ 0
CK 2 35438 13986
/ 0
Q 2 36118 14090
/ 0
vdd 2 35398 14337
/ 0
vss 2 35398 13843
_I0/chip/vga_controller/np_translation/counter_state_reg_2_inst dfa11 0
R 2 36158 14130
/ 0
D 2 36358 13882
/ 0
CK 2 36198 13986
/ 0
Q 2 36878 14090
/ 0
vdd 2 36158 14337
/ 0
vss 2 36158 13843
_I0/chip/switch_debounce debounce 0
clk 2 478 5094
/ 0
vss 2 3078 5939
/ 0
vdd 2 3078 6433
/ 0
rst 2 478 6322
/ 0
random_seed 2 478 7070
/ 0
output_5_0_5 3 2998 7876
/ 0
output_5_0_4 3 2998 4990
/ 0
output_5_0_3 3 2118 4990
/ 0
output_5_0_2 3 3038 4990
/ 0
output_5_0_1 3 2158 4990
/ 0
output_5_0_0 3 3078 4990
/ 0
inv_inputs_5_0_5 3 1838 7876
/ 0
inv_inputs_5_0_4 3 2158 7876
/ 0
inv_inputs_5_0_3 3 1878 7876
/ 0
inv_inputs_5_0_2 3 1798 7876
/ 0
inv_inputs_5_0_1 3 1638 7876
/ 0
inv_inputs_5_0_0 3 2398 7876
/ 1
3 n54 ~ 2 564 5698 0 0 ~
/ 1
3 n45 ~ 2 604 7706 0 0 ~
/ 1
3 n34 ~ 2 3804 7746 0 0 ~
/ 1
3 n56 ~ 2 3524 5698 0 0 ~
/ 1
3 n49 ~ 2 564 6686 0 0 ~
/ 1
3 n42 ~ 2 1004 7674 0 0 ~
/ 1
3 n52 ~ 2 1964 7674 0 0 ~
/ 1
3 n58 ~ 2 3644 5730 0 0 ~
/ 1
3 new_out_5_port ~ 2 2324 7180 0 0 ~
/ 1
3 n53 ~ 2 1924 6686 0 0 ~
/ 1
3 n57 ~ 2 3564 5730 0 0 ~
/ 1
3 n60 ~ 2 4164 5730 0 0 ~
/ 1
3 n36 ~ 2 3524 6758 0 0 ~
/ 1
3 n64 ~ 2 3484 7674 0 0 ~
/ 1
3 n39 ~ 2 644 5730 0 0 ~
/ 1
3 n63 ~ 2 3564 7674 0 0 ~
/ 1
3 n59 ~ 2 3924 5172 0 0 ~
/ 1
3 n38 ~ 2 3204 5770 0 0 ~
/ 1
3 count_5_port ~ 2 3764 5730 0 0 ~
/ 1
3 n65 ~ 2 3924 5698 0 0 ~
/ 1
3 new_state_0_port ~ 2 644 7180 0 0 ~
/ 1
3 new_state_1_port ~ 2 1044 7180 0 0 ~
/ 1
3 n51 ~ 2 2924 7180 0 0 ~
/ 1
3 n35 ~ 2 3804 7108 0 0 ~
/ 1
3 n43 ~ 2 1004 7180 0 0 ~
/ 1
3 count_0_port ~ 2 3084 6718 0 0 ~
/ 1
3 state_0_port ~ 2 1324 6686 0 0 ~
/ 1
3 new_out_4_port ~ 2 2324 7674 0 0 ~
/ 1
3 count_1_port ~ 2 3524 7148 0 0 ~
/ 1
3 n44 ~ 2 924 7674 0 0 ~
/ 1
3 n37 ~ 2 4044 5132 0 0 ~
/ 1
3 new_out_2_port ~ 2 2164 7674 0 0 ~
/ 1
3 count_3_port ~ 2 3804 6718 0 0 ~
/ 1
3 count_2_port ~ 2 3684 7148 0 0 ~
/ 1
3 new_out_3_port ~ 2 1484 7180 0 0 ~
/ 1
3 n47 ~ 2 1444 7706 0 0 ~
/ 1
3 n40 ~ 2 3164 6718 0 0 ~
/ 1
3 new_out_1_port ~ 2 1724 7674 0 0 ~
/ 1
3 new_out_0_port ~ 2 2564 7180 0 0 ~
/ 1
3 count_4_port ~ 2 4204 5172 0 0 ~
/ 1
3 n62 ~ 2 3404 7180 0 0 ~
/ 1
3 n61 ~ 2 3564 6718 0 0 ~
/ 1
3 n46 ~ 2 1684 7706 0 0 ~
/ 1
3 n50 ~ 2 3044 7180 0 0 ~
/ 1
3 n55 ~ 2 3604 5698 0 0 ~
/ 1
3 state_1_port ~ 2 1604 6718 0 0 ~
/ 1
3 n48 ~ 2 3124 6718 0 0 ~
/ 1
3 count_6_port ~ 2 1204 5204 0 0 ~
/ 1
3 N15 ~ 2 3084 6232 0 0 ~
_I0/chip/clear_shift/defset cs_defset2 0
vdd 2 6598 1572
/ 0
en 2 6598 1844
/ 0
out1 2 6958 1812
/ 0
vss 2 6798 1987
/ 0
out2 2 6598 1668
/ 1
3 n1 ~ 2 6724 1746 0 0 ~
_I0/chip/clear_shift/counter_7_bit cs_7bc 0
value_6_0_6 2 9798 1110
/ 0
value_6_0_5 2 9798 186
/ 0
value_6_0_4 2 7318 1740
/ 0
value_6_0_2 2 9798 712
/ 0
rst 2 7318 394
/ 0
vss 2 7318 11
/ 0
vdd 2 7318 505
/ 0
value_6_0_3 3 7958 1948
/ 0
value_6_0_1 3 8678 1948
/ 0
value_6_0_0 3 8278 50
/ 0
clk 3 8398 50
/ 0
en 3 8398 1948
/ 1
3 n31 ~ 2 8524 1746 0 0 ~
/ 1
3 n28 ~ 2 7484 1778 0 0 ~
/ 1
3 n27 ~ 2 8004 1778 0 0 ~
/ 1
3 n32 ~ 2 8844 1220 0 0 ~
/ 1
3 n21 ~ 2 8164 264 0 0 ~
/ 1
3 n24 ~ 2 8484 1220 0 0 ~
/ 1
3 n25 ~ 2 8724 1252 0 0 ~
/ 1
3 n33 ~ 2 8924 758 0 0 ~
/ 1
3 n20 ~ 2 8924 1818 0 0 ~
/ 1
3 n18 ~ 2 7324 1252 0 0 ~
/ 1
3 n16 ~ 2 8244 1818 0 0 ~
/ 1
3 n29 ~ 2 9444 1778 0 0 ~
/ 1
3 n23 ~ 2 8644 1252 0 0 ~
/ 1
3 n30 ~ 2 8484 1778 0 0 ~
/ 1
3 n22 ~ 2 8604 830 0 0 ~
/ 1
3 n26 ~ 2 8244 1252 0 0 ~
/ 1
3 n17 ~ 2 9564 1818 0 0 ~
/ 1
3 n19 ~ 2 9244 1818 0 0 ~
_I0/chip/clear_shift/comb cs_compare_comb 0
tri_en 2 9798 2832
/ 0
defset_en 2 9318 2728
/ 0
state_next_3_0_3 2 9798 3118
/ 0
vss 2 9198 2975
/ 0
vdd 2 9198 3469
/ 0
cnt_ram_addr_6_0_1 2 7678 3644
/ 0
cnt_ram_addr_6_0_2 2 7678 3190
/ 0
cnt_ram_addr_6_0_5 2 7998 3924
/ 0
cnt_ram_addr_6_0_3 2 7878 3924
/ 0
state_next_3_0_2 2 9798 3262
/ 0
state_next_3_0_0 2 7678 3294
/ 0
cnt_ram_addr_6_0_0 2 7678 2800
/ 0
start_in 2 7678 2656
/ 0
state_3_0_2 2 9798 2624
/ 0
cnt_en 3 8198 3924
/ 0
shift_start 3 8678 3924
/ 0
score_out 3 9598 2026
/ 0
cnt_ram_addr_6_0_6 3 7958 3924
/ 0
cnt_ram_addr_6_0_4 3 7838 3924
/ 0
row_full 3 8758 3924
/ 0
state_next_3_0_1 3 8638 3924
/ 0
shift_ready 3 8998 3924
/ 0
row_full_next 3 8598 3924
/ 0
ram_data_in 3 8958 3924
/ 0
state_3_0_0 3 8758 2026
/ 0
state_3_0_1 3 8998 2026
/ 0
state_3_0_3 3 8278 3924
/ 0
ready_out 3 9478 3924
/ 1
3 n59 ~ 2 7964 2240 0 0 ~
/ 1
3 n89 ~ 2 8324 2766 0 0 ~
/ 1
3 n80 ~ 2 7964 2766 0 0 ~
/ 1
3 n85 ~ 2 9084 3722 0 0 ~
/ 1
3 n66 ~ 2 9404 2208 0 0 ~
/ 1
3 n77 ~ 2 7804 2240 0 0 ~
/ 1
3 n67 ~ 2 9684 2208 0 0 ~
/ 1
3 n76 ~ 2 8164 2734 0 0 ~
/ 1
3 n56 ~ 2 7844 3196 0 0 ~
/ 1
3 n53 ~ 2 9524 2766 0 0 ~
/ 1
3 n57 ~ 2 7884 3196 0 0 ~
/ 1
3 n61 ~ 2 7764 2240 0 0 ~
/ 1
3 n91 ~ 2 9764 3722 0 0 ~
/ 1
3 n94 ~ 2 8444 3196 0 0 ~
/ 1
3 n69 ~ 2 9124 2240 0 0 ~
/ 1
3 n82 ~ 2 8564 3754 0 0 ~
/ 1
3 n52 ~ 2 9564 3754 0 0 ~
/ 1
3 n74 ~ 2 9084 3196 0 0 ~
/ 1
3 n88 ~ 2 8364 2734 0 0 ~
/ 1
3 n95 ~ 2 9244 2208 0 0 ~
/ 1
3 n71 ~ 2 8164 3722 0 0 ~
/ 1
3 n65 ~ 2 9724 2240 0 0 ~
/ 1
3 n63 ~ 2 9164 3196 0 0 ~
/ 1
3 n75 ~ 2 8204 2240 0 0 ~
/ 1
3 n83 ~ 2 8804 3196 0 0 ~
/ 1
3 n78 ~ 2 7684 2240 0 0 ~
/ 1
3 n55 ~ 2 9484 2766 0 0 ~
/ 1
3 n58 ~ 2 7924 3196 0 0 ~
/ 1
3 n72 ~ 2 9044 3196 0 0 ~
/ 1
3 n51 ~ 2 7964 3228 0 0 ~
/ 1
3 n79 ~ 2 8404 2240 0 0 ~
/ 1
3 n90 ~ 2 8604 2208 0 0 ~
/ 1
3 n92 ~ 2 9444 3754 0 0 ~
/ 1
3 n73 ~ 2 8084 3196 0 0 ~
/ 1
3 n84 ~ 2 9564 3228 0 0 ~
/ 1
3 n86 ~ 2 9004 2734 0 0 ~
/ 1
3 n64 ~ 2 9684 3754 0 0 ~
/ 1
3 n87 ~ 2 9204 2208 0 0 ~
/ 1
3 n93 ~ 2 8964 2208 0 0 ~
/ 1
3 n60 ~ 2 7844 2208 0 0 ~
/ 1
3 n68 ~ 2 9644 2734 0 0 ~
/ 1
3 n70 ~ 2 8564 3196 0 0 ~
/ 1
3 n54 ~ 2 9444 2766 0 0 ~
/ 1
3 n62 ~ 2 8364 3228 0 0 ~
/ 1
3 n81 ~ 2 8324 3196 0 0 ~
_I0/chip/clear_shift/shift/comb cs_shift_comb 0
cnt_set 2 3278 2306
/ 0
cnt_en 2 3278 3294
/ 0
ram_data_out 2 3278 2656
/ 0
vss 2 3878 2975
/ 0
vdd 2 3878 2481
/ 0
state_next_2_0_1 2 3278 2832
/ 0
state_next_2_0_0 2 3278 3676
/ 0
start_in 2 3278 2688
/ 0
cnt_ram_addr_6_0_3 2 4838 3644
/ 0
cnt_ram_addr_6_0_2 2 4798 3924
/ 0
cnt_ram_addr_6_0_1 2 4838 3118
/ 0
cnt_ram_addr_6_0_0 2 4838 3054
/ 0
state_2_0_1 2 3278 3852
/ 0
ram_data_in 2 4838 2832
/ 0
cnt_ram_addr_6_0_4 2 4838 2656
/ 0
ready_out 2 4838 2864
/ 0
tri_en_substr 3 4278 3924
/ 0
ram_we 3 4078 3924
/ 0
tri_en 3 3838 2026
/ 0
state_2_0_0 3 3958 3924
/ 0
state_next_2_0_2 3 4638 3924
/ 0
state_2_0_2 3 3478 3924
/ 0
cnt_ram_addr_6_0_6 3 4518 2026
/ 0
cnt_ram_addr_6_0_5 3 4678 2026
/ 1
3 n54 ~ 2 4724 2208 0 0 ~
/ 1
3 n37 ~ 2 4564 3754 0 0 ~
/ 1
3 n27 ~ 2 4244 2734 0 0 ~
/ 1
3 n50 ~ 2 4644 2766 0 0 ~
/ 1
3 n58 ~ 2 3564 3196 0 0 ~
/ 1
3 n57 ~ 2 4644 2240 0 0 ~
/ 1
3 n51 ~ 2 4844 3196 0 0 ~
/ 1
3 n55 ~ 2 4124 2766 0 0 ~
/ 1
3 n46 ~ 2 3324 3754 0 0 ~
/ 1
3 n43 ~ 2 3524 2208 0 0 ~
/ 1
3 n49 ~ 2 4564 2766 0 0 ~
/ 1
3 n25 ~ 2 3724 3196 0 0 ~
/ 1
3 n52 ~ 2 4804 2766 0 0 ~
/ 1
3 n40 ~ 2 3844 3196 0 0 ~
/ 1
3 n39 ~ 2 3764 3228 0 0 ~
/ 1
3 n53 ~ 2 4324 2766 0 0 ~
/ 1
3 n44 ~ 2 4364 3196 0 0 ~
/ 1
3 n47 ~ 2 3364 3754 0 0 ~
/ 1
3 n41 ~ 2 4524 2766 0 0 ~
/ 1
3 n42 ~ 2 4684 2734 0 0 ~
/ 1
3 n35 ~ 2 4084 3196 0 0 ~
/ 1
3 n36 ~ 2 4204 3228 0 0 ~
/ 1
3 n56 ~ 2 4524 3196 0 0 ~
/ 1
3 n38 ~ 2 4444 2240 0 0 ~
/ 1
3 n26 ~ 2 3884 2734 0 0 ~
/ 1
3 n45 ~ 2 3284 3754 0 0 ~
/ 1
3 n48 ~ 2 3524 2766 0 0 ~
/ 1
3 n33 ~ 2 3684 2766 0 0 ~
/ 1
3 n34 ~ 2 4404 2766 0 0 ~
_I0/chip/clear_shift/shift/adder_7_bit cs_adder7 0
o_6_0_4 2 5598 1668
/ 0
o_6_0_3 2 5598 1844
/ 0
i_6_0_6 2 5918 1948
/ 0
vss 2 5918 1987
/ 0
vdd 2 5918 1493
/ 0
i_6_0_5 2 5598 1142
/ 0
i_6_0_4 2 5598 1772
/ 0
o_6_0_6 3 5998 1948
/ 0
o_6_0_5 3 5998 1038
/ 0
i_6_0_2 3 6158 1038
/ 0
o_6_0_2 3 6158 1078
/ 0
i_6_0_1 3 6158 1110
/ 0
o_6_0_1 3 6158 1142
/ 0
i_6_0_0 3 6158 1174
/ 0
o_6_0_0 3 6158 1214
/ 0
i_6_0_3 3 5638 1948
/ 1
3 n8 ~ 2 5684 1778 0 0 ~
/ 1
3 n7 ~ 2 5684 1252 0 0 ~
/ 1
3 n6 ~ 2 5764 1220 0 0 ~
/ 1
3 n5 ~ 2 5884 1252 0 0 ~
_I0/chip/clear_shift/shift/counter_7_bit cs_7bcws 0
value_6_0_5 2 3158 3612
/ 0
value_6_0_2 2 518 2592
/ 0
rst 2 518 3358
/ 0
clk 2 518 3612
/ 0
vss 2 518 3963
/ 0
vdd 2 518 3469
/ 0
data_6_0_0 2 3158 2130
/ 0
data_6_0_1 2 3158 1668
/ 0
data_6_0_3 2 3158 2656
/ 0
set 2 3158 1844
/ 0
value_6_0_6 3 1358 3924
/ 0
value_6_0_4 3 2678 1038
/ 0
value_6_0_3 3 1438 1038
/ 0
value_6_0_1 3 2958 1038
/ 0
value_6_0_0 3 1398 3924
/ 0
en 3 2998 1038
/ 0
data_6_0_2 3 1678 1038
/ 0
data_6_0_4 3 2678 3924
/ 0
data_6_0_5 3 2718 1038
/ 0
data_6_0_6 3 2238 3924
/ 1
3 n64 ~ 2 2324 3196 0 0 ~
/ 1
3 n49 ~ 2 2124 2766 0 0 ~
/ 1
3 n48 ~ 2 1964 2734 0 0 ~
/ 1
3 n66 ~ 2 2604 3722 0 0 ~
/ 1
3 n53 ~ 2 2204 1778 0 0 ~
/ 1
3 n57 ~ 2 1444 3196 0 0 ~
/ 1
3 n50 ~ 2 1684 3228 0 0 ~
/ 1
3 n62 ~ 2 2764 2766 0 0 ~
/ 1
3 n67 ~ 2 2724 2766 0 0 ~
/ 1
3 n34 ~ 2 3164 1252 0 0 ~
/ 1
3 n38 ~ 2 2524 1778 0 0 ~
/ 1
3 n59 ~ 2 3004 2766 0 0 ~
/ 1
3 n63 ~ 2 2444 3722 0 0 ~
/ 1
3 n70 ~ 2 1684 1778 0 0 ~
/ 1
3 n45 ~ 2 3124 2766 0 0 ~
/ 1
3 n61 ~ 2 2764 2208 0 0 ~
/ 1
3 n68 ~ 2 2524 2208 0 0 ~
/ 1
3 n54 ~ 2 2324 2766 0 0 ~
/ 1
3 n41 ~ 2 1764 2208 0 0 ~
/ 1
3 n65 ~ 2 2764 3228 0 0 ~
/ 1
3 n37 ~ 2 1724 1252 0 0 ~
/ 1
3 n31 ~ 2 2404 1220 0 0 ~
/ 1
3 n24 ~ 2 524 3228 0 0 ~
/ 1
3 n44 ~ 2 1444 2766 0 0 ~
/ 1
3 n26 ~ 2 2284 1746 0 0 ~
/ 1
3 n43 ~ 2 1964 2208 0 0 ~
/ 1
3 n32 ~ 2 1484 1778 0 0 ~
/ 1
3 n69 ~ 2 2484 3196 0 0 ~
/ 1
3 n51 ~ 2 1884 2208 0 0 ~
/ 1
3 n60 ~ 2 2564 3228 0 0 ~
/ 1
3 n42 ~ 2 1484 2766 0 0 ~
/ 1
3 n29 ~ 2 524 2734 0 0 ~
/ 1
3 n28 ~ 2 524 2240 0 0 ~
/ 1
3 n58 ~ 2 1644 3196 0 0 ~
/ 1
3 n55 ~ 2 2764 1746 0 0 ~
/ 1
3 n52 ~ 2 2164 1778 0 0 ~
/ 1
3 n56 ~ 2 1484 3196 0 0 ~
/ 1
3 n25 ~ 2 2804 2240 0 0 ~
/ 1
3 n30 ~ 2 524 3722 0 0 ~
/ 1
3 n46 ~ 2 2964 3722 0 0 ~
/ 1
3 n47 ~ 2 2924 3196 0 0 ~
/ 1
3 n40 ~ 2 1964 1746 0 0 ~
/ 1
3 n27 ~ 2 2564 2766 0 0 ~
/ 1
3 n39 ~ 2 3164 3196 0 0 ~
/ 1
3 n36 ~ 2 3124 3196 0 0 ~
/ 1
3 n33 ~ 2 2084 2766 0 0 ~
/ 1
3 n35 ~ 2 2484 2240 0 0 ~
_I0/chip/clear_shift/shift cs_shift 0
rst 2 478 3358
/ 0
clk 2 478 3612
/ 0
vdd 2 5998 2481
/ 0
ram_addr_out_7_0_0 2 6158 3820
/ 0
ram_addr_out_7_0_1 2 6158 2370
/ 0
ram_addr_out_7_0_3 2 6158 3644
/ 0
ram_addr_out_7_0_4 2 6158 3262
/ 0
ram_addr_out_7_0_6 2 6158 3294
/ 0
ram_data_out 3 3198 3924
/ 0
ready_out 3 4678 3924
/ 0
ram_we 3 4078 3924
/ 0
ram_data_in 3 4718 3924
/ 0
start_in 3 3318 544
/ 0
ram_addr_in_6_0_0 3 3198 544
/ 0
ram_addr_in_6_0_1 3 3158 544
/ 0
ram_addr_in_6_0_2 3 1678 544
/ 0
ram_addr_in_6_0_3 3 3278 544
/ 0
ram_addr_in_6_0_4 3 2678 3924
/ 0
ram_addr_in_6_0_5 3 2678 544
/ 0
ram_addr_in_6_0_6 3 2238 3924
/ 0
ram_addr_out_7_0_2 3 5638 3924
/ 0
ram_addr_out_7_0_5 3 5118 3924
/ 0
ram_addr_out_7_0_7 3 5038 3924
/ 0
vss 3 1838 3924
/ 1
3 n1 ~ 2 2724 790 0 0 ~
/ 1
3 cnt_set ~ 2 3284 2312 0 0 ~
/ 1
3 cnt_ram_addr_substr_3_port ~ 3 5924 3020 0 0 ~
/ 1
3 cnt_ram_addr_substr_4_port ~ 2 5084 3124 0 0 ~
/ 1
3 state_next_1_port ~ 2 3284 2838 0 0 ~
/ 1
3 cnt_ram_addr_substr_6_port ~ 3 5924 3930 0 0 ~
/ 1
3 tri_en ~ 2 6164 2136 0 0 ~
/ 1
3 cnt_en ~ 3 3004 1044 0 0 ~
/ 1
3 cnt_ram_addr_substr_1_port ~ 3 5444 3020 0 0 ~
/ 1
3 cnt_ram_addr_substr_5_port ~ 2 5084 3228 0 0 ~
/ 1
3 state_next_2_port ~ 2 4644 758 0 0 ~
/ 1
3 state_next_0_port ~ 2 3284 3682 0 0 ~
/ 1
3 cnt_ram_addr_substr_2_port ~ 3 5444 3930 0 0 ~
/ 1
3 cnt_ram_addr_substr_0_port ~ 2 5084 3826 0 0 ~
/ 1
3 state_0_port ~ 3 3964 3930 0 0 ~
/ 1
3 state_1_port ~ 2 4564 1252 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_4_port ~ 2 5084 2136 0 0 ~
/ 1
3 tri_en_substr ~ 3 4284 3930 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_5_port ~ 3 4684 2032 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_1_port ~ 3 5444 2032 0 0 ~
/ 1
3 state_2_port ~ 3 3484 3930 0 0 ~
/ 1
3 n2 ~ 2 2764 790 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_6_port ~ 3 4524 2032 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_3_port ~ 3 5644 1954 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_0_port ~ 2 4844 3060 0 0 ~
/ 1
3 X_Logic0_port ~ 2 3884 2981 0 0 ~
/ 1
3 cnt_ram_addr_uncompressed_2_port ~ 3 5444 2942 0 0 ~
_I0/chip/clear_shift/tristate_8_bit cs_tri8 0
e 2 7278 856
/ 0
o_7_0_0 2 7278 186
/ 0
vss 2 7118 11
/ 0
vdd 2 7118 505
/ 0
o_7_0_3 2 7278 330
/ 0
o_7_0_4 2 7278 712
/ 0
o_7_0_5 2 6198 330
/ 0
o_7_0_6 2 7278 680
/ 0
o_7_0_7 2 6198 680
/ 0
i_7_0_0 2 6198 154
/ 0
i_7_0_4 2 6198 856
/ 0
i_7_0_5 2 6198 752
/ 0
i_7_0_7 2 6198 226
/ 0
o_7_0_1 3 6758 960
/ 0
o_7_0_2 3 6758 50
/ 0
i_7_0_1 3 6558 960
/ 0
i_7_0_2 3 6558 50
/ 0
i_7_0_3 3 7038 960
/ 0
i_7_0_6 3 7038 50
/ 1
3 n7 ~ 2 6764 758 0 0 ~
/ 1
3 n6 ~ 2 6604 232 0 0 ~
/ 1
3 n5 ~ 2 6964 264 0 0 ~
/ 1
3 n2 ~ 2 7084 232 0 0 ~
/ 1
3 n3 ~ 2 6484 264 0 0 ~
/ 1
3 n1 ~ 2 6244 232 0 0 ~
/ 1
3 n8 ~ 2 6324 232 0 0 ~
/ 1
3 n4 ~ 2 6324 790 0 0 ~
_I0/chip/clear_shift/shift/tristate_8_bit_substr cs_tri8 0
e 2 6158 3118
/ 0
o_7_0_0 2 6158 3788
/ 0
vss 2 5998 3963
/ 0
vdd 2 5998 3469
/ 0
o_7_0_3 2 6158 3644
/ 0
o_7_0_4 2 6158 3262
/ 0
o_7_0_5 2 5078 3644
/ 0
o_7_0_6 2 6158 3294
/ 0
o_7_0_7 2 5078 3294
/ 0
i_7_0_0 2 5078 3820
/ 0
i_7_0_4 2 5078 3118
/ 0
i_7_0_5 2 5078 3222
/ 0
i_7_0_7 2 5078 3748
/ 0
o_7_0_1 3 5638 3014
/ 0
o_7_0_2 3 5638 3924
/ 0
i_7_0_1 3 5438 3014
/ 0
i_7_0_2 3 5438 3924
/ 0
i_7_0_3 3 5918 3014
/ 0
i_7_0_6 3 5918 3924
/ 1
3 n7 ~ 2 5644 3228 0 0 ~
/ 1
3 n6 ~ 2 5484 3754 0 0 ~
/ 1
3 n5 ~ 2 5844 3722 0 0 ~
/ 1
3 n2 ~ 2 5964 3754 0 0 ~
/ 1
3 n3 ~ 2 5364 3722 0 0 ~
/ 1
3 n1 ~ 2 5124 3754 0 0 ~
/ 1
3 n8 ~ 2 5204 3754 0 0 ~
/ 1
3 n4 ~ 2 5204 3196 0 0 ~
_I0/chip/clear_shift/shift/tristate_8_bit_normal cs_tri8 0
e 2 6158 2130
/ 0
o_7_0_0 2 6158 2800
/ 0
vss 2 5998 2975
/ 0
vdd 2 5998 2481
/ 0
o_7_0_3 2 6158 2656
/ 0
o_7_0_4 2 6158 2274
/ 0
o_7_0_5 2 5078 2656
/ 0
o_7_0_6 2 6158 2306
/ 0
o_7_0_7 2 5078 2306
/ 0
i_7_0_0 2 5078 2832
/ 0
i_7_0_4 2 5078 2130
/ 0
i_7_0_5 2 5078 2234
/ 0
i_7_0_7 2 5078 2760
/ 0
o_7_0_1 3 5638 2026
/ 0
o_7_0_2 3 5638 2936
/ 0
i_7_0_1 3 5438 2026
/ 0
i_7_0_2 3 5438 2936
/ 0
i_7_0_3 3 5918 2026
/ 0
i_7_0_6 3 5918 2936
/ 1
3 n7 ~ 2 5644 2240 0 0 ~
/ 1
3 n6 ~ 2 5484 2766 0 0 ~
/ 1
3 n5 ~ 2 5844 2734 0 0 ~
/ 1
3 n2 ~ 2 5964 2766 0 0 ~
/ 1
3 n3 ~ 2 5364 2734 0 0 ~
/ 1
3 n1 ~ 2 5124 2766 0 0 ~
/ 1
3 n8 ~ 2 5204 2766 0 0 ~
/ 1
3 n4 ~ 2 5204 2208 0 0 ~
_I0/chip/clear_shift cs_compare 0
rst 2 478 3358
/ 0
vdd 2 7318 505
/ 0
ready_out 2 9798 3820
/ 0
score_out 2 9798 3326
/ 0
clk 3 8398 50
/ 0
vss 3 6718 50
/ 0
ram_addr_out_7_0_7 3 5038 4418
/ 0
ram_addr_out_7_0_6 3 7278 50
/ 0
ram_addr_out_7_0_5 3 6518 50
/ 0
ram_addr_out_7_0_4 3 7198 50
/ 0
ram_addr_out_7_0_3 3 6878 50
/ 0
ram_addr_out_7_0_2 3 6758 50
/ 0
ram_addr_out_7_0_1 3 6838 50
/ 0
ram_addr_out_7_0_0 3 7238 50
/ 0
ram_we 3 5838 4418
/ 0
ram_data_in 3 8958 4418
/ 0
ram_data_out 3 3198 4418
/ 0
start_in 3 7638 4418
/ 1
3 cnt_ram_addr_5_port ~ 2 6204 758 0 0 ~
/ 1
3 cnt_ram_addr_2_port ~ 3 6564 56 0 0 ~
/ 1
3 state_next_0_port ~ 2 6444 2734 0 0 ~
/ 1
3 row_full ~ 3 8764 3930 0 0 ~
/ 1
3 state_0_port ~ 3 8764 2032 0 0 ~
/ 1
3 cnt_en ~ 3 8204 3930 0 0 ~
/ 1
3 state_next_1_port ~ 2 6444 4216 0 0 ~
/ 1
3 row_full_next ~ 3 8604 3930 0 0 ~
/ 1
3 state_3_port ~ 3 8284 3930 0 0 ~
/ 1
3 defset_en ~ 2 6604 1850 0 0 ~
/ 1
3 state_2_port ~ 2 9804 2630 0 0 ~
/ 1
3 state_next_2_port ~ 2 9804 3268 0 0 ~
/ 1
3 state_1_port ~ 3 9004 2032 0 0 ~
/ 1
3 shift_ready ~ 3 4684 3930 0 0 ~
/ 1
3 state_next_3_port ~ 2 6444 2240 0 0 ~
/ 1
3 tri_en ~ 2 7284 862 0 0 ~
/ 1
3 cnt_ram_addr_0_port ~ 2 6204 160 0 0 ~
/ 1
3 cnt_ram_addr_3_port ~ 3 7044 966 0 0 ~
/ 1
3 cnt_ram_addr_4_port ~ 2 6204 862 0 0 ~
/ 1
3 cnt_ram_addr_1_port ~ 3 6564 966 0 0 ~
/ 1
3 shift_start ~ 3 3324 550 0 0 ~
/ 1
3 X_Logic0_port ~ 2 6444 1993 0 0 ~
/ 1
3 cnt_ram_addr_6_port ~ 3 7044 56 0 0 ~
_I0/chip/U4 iv110 0
Y 2 23558 11094
/ 0
vss 2 23558 10879
/ 0
vdd 2 23558 11373
/ 0
A 2 23518 11094
_I0/chip/U21 iv110 0
Y 2 24198 11094
/ 0
vss 2 24198 10879
/ 0
vdd 2 24198 11373
/ 0
A 2 24158 11094
_I0/chip/U3 iv110 0
Y 2 25038 11094
/ 0
vss 2 25038 10879
/ 0
vdd 2 25038 11373
/ 0
A 2 24998 11094
_I0/chip/game_controller/U306 iv110 0
Y 2 1038 12640
/ 0
vss 2 1038 12855
/ 0
vdd 2 1038 12361
/ 0
A 2 998 12640
_I0/chip/game_controller/U564 iv110 0
Y 2 1998 16592
/ 0
vss 2 1998 16807
/ 0
vdd 2 1998 16313
/ 0
A 2 1958 16592
_I0/chip/game_controller/U343 iv110 0
Y 2 2198 11652
/ 0
vss 2 2198 11867
/ 0
vdd 2 2198 11373
/ 0
A 2 2158 11652
_I0/chip/game_controller/U316 iv110 0
Y 2 1758 16592
/ 0
vss 2 1758 16807
/ 0
vdd 2 1758 16313
/ 0
A 2 1718 16592
_I0/chip/game_controller/U480 iv110 0
Y 2 2358 16592
/ 0
vss 2 2358 16807
/ 0
vdd 2 2358 16313
/ 0
A 2 2318 16592
_I0/chip/game_controller/U507 iv110 0
Y 2 2798 14058
/ 0
vss 2 2798 13843
/ 0
vdd 2 2798 14337
/ 0
A 2 2758 14058
_I0/chip/game_controller/U496 iv110 0
Y 2 2798 14616
/ 0
vss 2 2798 14831
/ 0
vdd 2 2798 14337
/ 0
A 2 2758 14616
_I0/chip/game_controller/U472 iv110 0
Y 2 2758 13070
/ 0
vss 2 2758 12855
/ 0
vdd 2 2758 13349
/ 0
A 2 2718 13070
_I0/chip/game_controller/U423 iv110 0
Y 2 3998 12082
/ 0
vss 2 3998 11867
/ 0
vdd 2 3998 12361
/ 0
A 2 3958 12082
_I0/chip/game_controller/U392 iv110 0
Y 2 4478 18998
/ 0
vss 2 4478 18783
/ 0
vdd 2 4478 19277
/ 0
A 2 4438 18998
_I0/chip/game_controller/U382 iv110 0
Y 2 4718 10106
/ 0
vss 2 4718 9891
/ 0
vdd 2 4718 10385
/ 0
A 2 4678 10106
_I0/chip/game_controller/U561 iv110 0
Y 2 5278 18010
/ 0
vss 2 5278 17795
/ 0
vdd 2 5278 18289
/ 0
A 2 5238 18010
_I0/chip/game_controller/U546 iv110 0
Y 2 5278 13070
/ 0
vss 2 5278 12855
/ 0
vdd 2 5278 13349
/ 0
A 2 5238 13070
_I0/chip/game_controller/U540 iv110 0
Y 2 5478 10664
/ 0
vss 2 5478 10879
/ 0
vdd 2 5478 10385
/ 0
A 2 5438 10664
_I0/chip/game_controller/U552 iv110 0
Y 2 5278 16592
/ 0
vss 2 5278 16807
/ 0
vdd 2 5278 16313
/ 0
A 2 5238 16592
_I0/chip/game_controller/U570 iv110 0
Y 2 5758 14616
/ 0
vss 2 5758 14831
/ 0
vdd 2 5758 14337
/ 0
A 2 5718 14616
_I0/chip/game_controller/U379 iv110 0
Y 2 5638 12640
/ 0
vss 2 5638 12855
/ 0
vdd 2 5638 12361
/ 0
A 2 5598 12640
_I0/chip/game_controller/U453 iv110 0
Y 2 6438 12640
/ 0
vss 2 6438 12855
/ 0
vdd 2 6438 12361
/ 0
A 2 6398 12640
_I0/chip/game_controller/U431 iv110 0
Y 2 6078 11094
/ 0
vss 2 6078 10879
/ 0
vdd 2 6078 11373
/ 0
A 2 6038 11094
_I0/chip/game_controller/U386 iv110 0
Y 2 6598 9118
/ 0
vss 2 6598 8903
/ 0
vdd 2 6598 9397
/ 0
A 2 6558 9118
_I0/chip/game_controller/U505 iv110 0
Y 2 5918 15604
/ 0
vss 2 5918 15819
/ 0
vdd 2 5918 15325
/ 0
A 2 5878 15604
_I0/chip/game_controller/U393 iv110 0
Y 2 6358 15604
/ 0
vss 2 6358 15819
/ 0
vdd 2 6358 15325
/ 0
A 2 6318 15604
_I0/chip/game_controller/U579 iv110 0
Y 2 6758 15604
/ 0
vss 2 6758 15819
/ 0
vdd 2 6758 15325
/ 0
A 2 6718 15604
_I0/chip/game_controller/U403 iv110 0
Y 2 7318 12082
/ 0
vss 2 7318 11867
/ 0
vdd 2 7318 12361
/ 0
A 2 7278 12082
_I0/chip/game_controller/U585 iv110 0
Y 2 7358 10664
/ 0
vss 2 7358 10879
/ 0
vdd 2 7358 10385
/ 0
A 2 7318 10664
_I0/chip/game_controller/U310 iv110 0
Y 2 8278 15604
/ 0
vss 2 8278 15819
/ 0
vdd 2 8278 15325
/ 0
A 2 8238 15604
_I0/chip/game_controller/U477 iv110 0
Y 2 7798 12640
/ 0
vss 2 7798 12855
/ 0
vdd 2 7798 12361
/ 0
A 2 7758 12640
_I0/chip/game_controller/U567 iv110 0
Y 2 7798 11652
/ 0
vss 2 7798 11867
/ 0
vdd 2 7798 11373
/ 0
A 2 7758 11652
_I0/chip/game_controller/U600 iv110 0
Y 2 9038 18998
/ 0
vss 2 9038 18783
/ 0
vdd 2 9038 19277
/ 0
A 2 8998 18998
_I0/chip/game_controller/U571 iv110 0
Y 2 8518 17022
/ 0
vss 2 8518 16807
/ 0
vdd 2 8518 17301
/ 0
A 2 8478 17022
_I0/chip/game_controller/U518 iv110 0
Y 2 8518 17580
/ 0
vss 2 8518 17795
/ 0
vdd 2 8518 17301
/ 0
A 2 8478 17580
_I0/chip/game_controller/U599 iv110 0
Y 2 9078 16034
/ 0
vss 2 9078 15819
/ 0
vdd 2 9078 16313
/ 0
A 2 9038 16034
_I0/chip/game_controller/U535 iv110 0
Y 2 8078 14058
/ 0
vss 2 8078 13843
/ 0
vdd 2 8078 14337
/ 0
A 2 8038 14058
_I0/chip/game_controller/U596 iv110 0
Y 2 8238 13070
/ 0
vss 2 8238 12855
/ 0
vdd 2 8238 13349
/ 0
A 2 8198 13070
_I0/chip/game_controller/U376 iv110 0
Y 2 8198 10664
/ 0
vss 2 8198 10879
/ 0
vdd 2 8198 10385
/ 0
A 2 8158 10664
_I0/chip/game_controller/U556 iv110 0
Y 2 9198 15046
/ 0
vss 2 9198 14831
/ 0
vdd 2 9198 15325
/ 0
A 2 9158 15046
_I0/chip/game_controller/U603 iv110 0
Y 2 9518 18010
/ 0
vss 2 9518 17795
/ 0
vdd 2 9518 18289
/ 0
A 2 9478 18010
_I0/chip/game_controller/U512 iv110 0
Y 2 9838 17022
/ 0
vss 2 9838 16807
/ 0
vdd 2 9838 17301
/ 0
A 2 9798 17022
_I0/chip/game_controller/U544 iv110 0
Y 2 10038 15046
/ 0
vss 2 10038 14831
/ 0
vdd 2 10038 15325
/ 0
A 2 9998 15046
_I0/chip/game_controller/U341 iv110 0
Y 2 9478 12640
/ 0
vss 2 9478 12855
/ 0
vdd 2 9478 12361
/ 0
A 2 9438 12640
_I0/chip/game_controller/U559 iv110 0
Y 2 9718 9118
/ 0
vss 2 9718 8903
/ 0
vdd 2 9718 9397
/ 0
A 2 9678 9118
_I0/chip/game_controller/U408 iv110 0
Y 2 10118 16034
/ 0
vss 2 10118 15819
/ 0
vdd 2 10118 16313
/ 0
A 2 10078 16034
_I0/chip/game_controller/U458 iv110 0
Y 2 10558 13628
/ 0
vss 2 10558 13843
/ 0
vdd 2 10558 13349
/ 0
A 2 10518 13628
_I0/chip/game_controller/U515 iv110 0
Y 2 10678 9118
/ 0
vss 2 10678 8903
/ 0
vdd 2 10678 9397
/ 0
A 2 10638 9118
_I0/chip/game_controller/U383 iv110 0
Y 2 11238 17580
/ 0
vss 2 11238 17795
/ 0
vdd 2 11238 17301
/ 0
A 2 11198 17580
_I0/chip/game_controller/U399 iv110 0
Y 2 11158 12640
/ 0
vss 2 11158 12855
/ 0
vdd 2 11158 12361
/ 0
A 2 11118 12640
_I0/chip/game_controller/U335 iv110 0
Y 2 10918 11652
/ 0
vss 2 10918 11867
/ 0
vdd 2 10918 11373
/ 0
A 2 10878 11652
_I0/chip/game_controller/U317 iv110 0
Y 2 10878 9676
/ 0
vss 2 10878 9891
/ 0
vdd 2 10878 9397
/ 0
A 2 10838 9676
_I0/chip/game_controller/U529 iv110 0
Y 2 11918 18010
/ 0
vss 2 11918 17795
/ 0
vdd 2 11918 18289
/ 0
A 2 11878 18010
_I0/chip/game_controller/U313 iv110 0
Y 2 11518 15604
/ 0
vss 2 11518 15819
/ 0
vdd 2 11518 15325
/ 0
A 2 11478 15604
_I0/chip/game_controller/U405 iv110 0
Y 2 11358 9676
/ 0
vss 2 11358 9891
/ 0
vdd 2 11358 9397
/ 0
A 2 11318 9676
_I0/chip/game_controller/U318 iv110 0
Y 2 12518 18568
/ 0
vss 2 12518 18783
/ 0
vdd 2 12518 18289
/ 0
A 2 12478 18568
_I0/chip/game_controller/U601 iv110 0
Y 2 12398 18010
/ 0
vss 2 12398 17795
/ 0
vdd 2 12398 18289
/ 0
A 2 12358 18010
_I0/chip/game_controller/U602 iv110 0
Y 2 12078 16034
/ 0
vss 2 12078 15819
/ 0
vdd 2 12078 16313
/ 0
A 2 12038 16034
_I0/chip/game_controller/U352 iv110 0
Y 2 12198 14616
/ 0
vss 2 12198 14831
/ 0
vdd 2 12198 14337
/ 0
A 2 12158 14616
_I0/chip/game_controller/move_pm/U108 iv110 0
Y 2 8158 17022
/ 0
vss 2 8158 16807
/ 0
vdd 2 8158 17301
/ 0
A 2 8118 17022
_I0/chip/game_controller/move_pm/U90 iv110 0
Y 2 8278 18568
/ 0
vss 2 8278 18783
/ 0
vdd 2 8278 18289
/ 0
A 2 8238 18568
_I0/chip/game_controller/move_pm/U98 iv110 0
Y 2 8278 18998
/ 0
vss 2 8278 18783
/ 0
vdd 2 8278 19277
/ 0
A 2 8238 18998
_I0/chip/game_controller/move_pm/U113 iv110 0
Y 2 8358 18998
/ 0
vss 2 8358 18783
/ 0
vdd 2 8358 19277
/ 0
A 2 8318 18998
_I0/chip/game_controller/move_pm/U103 iv110 0
Y 2 7598 17580
/ 0
vss 2 7598 17795
/ 0
vdd 2 7598 17301
/ 0
A 2 7558 17580
_I0/chip/game_controller/move_pm/U76 iv110 0
Y 2 7558 17022
/ 0
vss 2 7558 16807
/ 0
vdd 2 7558 17301
/ 0
A 2 7518 17022
_I0/chip/game_controller/move_pm/U133 iv110 0
Y 2 7078 17022
/ 0
vss 2 7078 16807
/ 0
vdd 2 7078 17301
/ 0
A 2 7038 17022
_I0/chip/game_controller/move_pm/U70 iv110 0
Y 2 6718 17022
/ 0
vss 2 6718 16807
/ 0
vdd 2 6718 17301
/ 0
A 2 6678 17022
_I0/chip/game_controller/move_pm/U89 iv110 0
Y 2 6998 18568
/ 0
vss 2 6998 18783
/ 0
vdd 2 6998 18289
/ 0
A 2 6958 18568
_I0/chip/game_controller/move_pm/U131 iv110 0
Y 2 7158 18998
/ 0
vss 2 7158 18783
/ 0
vdd 2 7158 19277
/ 0
A 2 7118 18998
_I0/chip/game_controller/move_pm/U134 iv110 0
Y 2 6678 18998
/ 0
vss 2 6678 18783
/ 0
vdd 2 6678 19277
/ 0
A 2 6638 18998
_I0/chip/game_controller/move_pm/U126 iv110 0
Y 2 6118 18010
/ 0
vss 2 6118 17795
/ 0
vdd 2 6118 18289
/ 0
A 2 6078 18010
_I0/chip/game_controller/move_pm/U129 iv110 0
Y 2 6238 18010
/ 0
vss 2 6238 17795
/ 0
vdd 2 6238 18289
/ 0
A 2 6198 18010
_I0/chip/game_controller/move_pm/U116 iv110 0
Y 2 5998 18010
/ 0
vss 2 5998 17795
/ 0
vdd 2 5998 18289
/ 0
A 2 5958 18010
_I0/chip/game_controller/move_pm/U136 iv110 0
Y 2 5958 18998
/ 0
vss 2 5958 18783
/ 0
vdd 2 5958 19277
/ 0
A 2 5918 18998
_I0/chip/game_controller/move_pm/U107 iv110 0
Y 2 5798 17580
/ 0
vss 2 5798 17795
/ 0
vdd 2 5798 17301
/ 0
A 2 5758 17580
_I0/chip/game_controller/calc_pm/U95 iv110 0
Y 2 2078 19556
/ 0
vss 2 2078 19771
/ 0
vdd 2 2078 19277
/ 0
A 2 2038 19556
_I0/chip/game_controller/calc_pm/U67 iv110 0
Y 2 1878 19556
/ 0
vss 2 1878 19771
/ 0
vdd 2 1878 19277
/ 0
A 2 1838 19556
_I0/chip/game_controller/calc_pm/U70 iv110 0
Y 2 1878 18010
/ 0
vss 2 1878 17795
/ 0
vdd 2 1878 18289
/ 0
A 2 1838 18010
_I0/chip/game_controller/calc_pm/U103 iv110 0
Y 2 3198 19556
/ 0
vss 2 3198 19771
/ 0
vdd 2 3198 19277
/ 0
A 2 3158 19556
_I0/chip/game_controller/calc_pm/U83 iv110 0
Y 2 2998 19556
/ 0
vss 2 2998 19771
/ 0
vdd 2 2998 19277
/ 0
A 2 2958 19556
_I0/chip/game_controller/calc_pm/U98 iv110 0
Y 2 3158 18568
/ 0
vss 2 3158 18783
/ 0
vdd 2 3158 18289
/ 0
A 2 3118 18568
_I0/chip/game_controller/calc_pm/U88 iv110 0
Y 2 3278 19556
/ 0
vss 2 3278 19771
/ 0
vdd 2 3278 19277
/ 0
A 2 3238 19556
_I0/chip/game_controller/calc_pm/U110 iv110 0
Y 2 3678 18010
/ 0
vss 2 3678 17795
/ 0
vdd 2 3678 18289
/ 0
A 2 3638 18010
_I0/chip/game_controller/calc_pm/U106 iv110 0
Y 2 3838 18998
/ 0
vss 2 3838 18783
/ 0
vdd 2 3838 19277
/ 0
A 2 3798 18998
_I0/chip/lookup_table/U141 iv110 0
Y 2 16038 2760
/ 0
vss 2 16038 2975
/ 0
vdd 2 16038 2481
/ 0
A 2 15998 2760
_I0/chip/lookup_table/U87 iv110 0
Y 2 16078 1772
/ 0
vss 2 16078 1987
/ 0
vdd 2 16078 1493
/ 0
A 2 16038 1772
_I0/chip/lookup_table/U147 iv110 0
Y 2 15758 2760
/ 0
vss 2 15758 2975
/ 0
vdd 2 15758 2481
/ 0
A 2 15718 2760
_I0/chip/lookup_table/U145 iv110 0
Y 2 15358 1214
/ 0
vss 2 15358 999
/ 0
vdd 2 15358 1493
/ 0
A 2 15318 1214
_I0/chip/lookup_table/U150 iv110 0
Y 2 15198 784
/ 0
vss 2 15198 999
/ 0
vdd 2 15198 505
/ 0
A 2 15158 784
_I0/chip/lookup_table/U143 iv110 0
Y 2 14598 784
/ 0
vss 2 14598 999
/ 0
vdd 2 14598 505
/ 0
A 2 14558 784
_I0/chip/lookup_table/U82 iv110 0
Y 2 11558 1214
/ 0
vss 2 11558 999
/ 0
vdd 2 11558 1493
/ 0
A 2 11518 1214
_I0/chip/lookup_table/lbl_adder_x/U30 iv110 0
Y 2 12438 1772
/ 0
vss 2 12438 1987
/ 0
vdd 2 12438 1493
/ 0
A 2 12398 1772
_I0/chip/lookup_table/lbl_adder_x/U25 iv110 0
Y 2 12638 1772
/ 0
vss 2 12638 1987
/ 0
vdd 2 12638 1493
/ 0
A 2 12598 1772
_I0/chip/lookup_table/lbl_adder_x/U24 iv110 0
Y 2 12878 1772
/ 0
vss 2 12878 1987
/ 0
vdd 2 12878 1493
/ 0
A 2 12838 1772
_I0/chip/lookup_table/lbl_adder_y/U48 iv110 0
Y 2 14038 2760
/ 0
vss 2 14038 2975
/ 0
vdd 2 14038 2481
/ 0
A 2 13998 2760
_I0/chip/lookup_table/lbl_adder_y/U44 iv110 0
Y 2 14998 1772
/ 0
vss 2 14998 1987
/ 0
vdd 2 14998 1493
/ 0
A 2 14958 1772
_I0/chip/lookup_table/lbl_adder_y/U26 iv110 0
Y 2 15038 2202
/ 0
vss 2 15038 1987
/ 0
vdd 2 15038 2481
/ 0
A 2 14998 2202
_I0/chip/lookup_table/lbl_adder_y/U33 iv110 0
Y 2 15358 1772
/ 0
vss 2 15358 1987
/ 0
vdd 2 15358 1493
/ 0
A 2 15318 1772
_I0/chip/lookup_table/lbl_adder_y/U30 iv110 0
Y 2 15598 2202
/ 0
vss 2 15598 1987
/ 0
vdd 2 15598 2481
/ 0
A 2 15558 2202
_I0/chip/draw_erase_piece/U91 iv110 0
Y 2 11278 4178
/ 0
vss 2 11278 3963
/ 0
vdd 2 11278 4457
/ 0
A 2 11238 4178
_I0/chip/draw_erase_piece/U92 iv110 0
Y 2 11078 4736
/ 0
vss 2 11078 4951
/ 0
vdd 2 11078 4457
/ 0
A 2 11038 4736
_I0/chip/draw_erase_piece/U89 iv110 0
Y 2 11078 6154
/ 0
vss 2 11078 5939
/ 0
vdd 2 11078 6433
/ 0
A 2 11038 6154
_I0/chip/draw_erase_piece/U55 iv110 0
Y 2 11558 4736
/ 0
vss 2 11558 4951
/ 0
vdd 2 11558 4457
/ 0
A 2 11518 4736
_I0/chip/draw_erase_piece/U93 iv110 0
Y 2 11598 5166
/ 0
vss 2 11598 4951
/ 0
vdd 2 11598 5445
/ 0
A 2 11558 5166
_I0/chip/draw_erase_piece/U88 iv110 0
Y 2 11838 6712
/ 0
vss 2 11838 6927
/ 0
vdd 2 11838 6433
/ 0
A 2 11798 6712
_I0/chip/draw_erase_piece/U99 iv110 0
Y 2 12038 4736
/ 0
vss 2 12038 4951
/ 0
vdd 2 12038 4457
/ 0
A 2 11998 4736
_I0/chip/draw_erase_piece/U78 iv110 0
Y 2 12038 6712
/ 0
vss 2 12038 6927
/ 0
vdd 2 12038 6433
/ 0
A 2 11998 6712
_I0/chip/draw_erase_piece/U76 iv110 0
Y 2 12558 5166
/ 0
vss 2 12558 4951
/ 0
vdd 2 12558 5445
/ 0
A 2 12518 5166
_I0/chip/draw_erase_piece/U85 iv110 0
Y 2 12598 6154
/ 0
vss 2 12598 5939
/ 0
vdd 2 12598 6433
/ 0
A 2 12558 6154
_I0/chip/draw_erase_piece/U84 iv110 0
Y 2 12878 5166
/ 0
vss 2 12878 4951
/ 0
vdd 2 12878 5445
/ 0
A 2 12838 5166
_I0/chip/draw_erase_piece/U101 iv110 0
Y 2 12798 5724
/ 0
vss 2 12798 5939
/ 0
vdd 2 12798 5445
/ 0
A 2 12758 5724
_I0/chip/draw_erase_piece/U82 iv110 0
Y 2 12918 6154
/ 0
vss 2 12918 5939
/ 0
vdd 2 12918 6433
/ 0
A 2 12878 6154
_I0/chip/draw_erase_piece/U90 iv110 0
Y 2 13198 4178
/ 0
vss 2 13198 3963
/ 0
vdd 2 13198 4457
/ 0
A 2 13158 4178
_I0/chip/draw_erase_piece/U103 iv110 0
Y 2 13118 5166
/ 0
vss 2 13118 4951
/ 0
vdd 2 13118 5445
/ 0
A 2 13078 5166
_I0/chip/draw_erase_piece/U59 iv110 0
Y 2 12998 6712
/ 0
vss 2 12998 6927
/ 0
vdd 2 12998 6433
/ 0
A 2 12958 6712
_I0/chip/draw_erase_piece/U95 iv110 0
Y 2 13518 4736
/ 0
vss 2 13518 4951
/ 0
vdd 2 13518 4457
/ 0
A 2 13478 4736
_I0/chip/draw_erase_piece/U96 iv110 0
Y 2 13518 4178
/ 0
vss 2 13518 3963
/ 0
vdd 2 13518 4457
/ 0
A 2 13478 4178
_I0/chip/draw_erase_piece/U94 iv110 0
Y 2 13318 5724
/ 0
vss 2 13318 5939
/ 0
vdd 2 13318 5445
/ 0
A 2 13278 5724
_I0/chip/draw_erase_piece/U100 iv110 0
Y 2 13718 5724
/ 0
vss 2 13718 5939
/ 0
vdd 2 13718 5445
/ 0
A 2 13678 5724
_I0/chip/draw_erase_piece/U66 iv110 0
Y 2 13638 5724
/ 0
vss 2 13638 5939
/ 0
vdd 2 13638 5445
/ 0
A 2 13598 5724
_I0/chip/clear_shift/tristate_8_bit/U13 iv110 0
Y 2 6318 784
/ 0
vss 2 6318 999
/ 0
vdd 2 6318 505
/ 0
A 2 6278 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U13 iv110 0
Y 2 5198 3190
/ 0
vss 2 5198 2975
/ 0
vdd 2 5198 3469
/ 0
A 2 5158 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U13 iv110 0
Y 2 5198 2202
/ 0
vss 2 5198 1987
/ 0
vdd 2 5198 2481
/ 0
A 2 5158 2202
_I0/chip/clear_shift/tristate_8_bit/U9 iv110 0
Y 2 6318 226
/ 0
vss 2 6318 11
/ 0
vdd 2 6318 505
/ 0
A 2 6278 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U9 iv110 0
Y 2 5198 3748
/ 0
vss 2 5198 3963
/ 0
vdd 2 5198 3469
/ 0
A 2 5158 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U9 iv110 0
Y 2 5198 2760
/ 0
vss 2 5198 2975
/ 0
vdd 2 5198 2481
/ 0
A 2 5158 2760
_I0/chip/clear_shift/tristate_8_bit/U14 iv110 0
Y 2 6238 784
/ 0
vss 2 6238 999
/ 0
vdd 2 6238 505
/ 0
A 2 6198 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U14 iv110 0
Y 2 5118 3190
/ 0
vss 2 5118 2975
/ 0
vdd 2 5118 3469
/ 0
A 2 5078 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U14 iv110 0
Y 2 5118 2202
/ 0
vss 2 5118 1987
/ 0
vdd 2 5118 2481
/ 0
A 2 5078 2202
_I0/chip/clear_shift/tristate_8_bit/U16 iv110 0
Y 2 6238 226
/ 0
vss 2 6238 11
/ 0
vdd 2 6238 505
/ 0
A 2 6198 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U16 iv110 0
Y 2 5118 3748
/ 0
vss 2 5118 3963
/ 0
vdd 2 5118 3469
/ 0
A 2 5078 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U16 iv110 0
Y 2 5118 2760
/ 0
vss 2 5118 2975
/ 0
vdd 2 5118 2481
/ 0
A 2 5078 2760
_I0/chip/clear_shift/tristate_8_bit/U10 iv110 0
Y 2 6598 784
/ 0
vss 2 6598 999
/ 0
vdd 2 6598 505
/ 0
A 2 6558 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U10 iv110 0
Y 2 5478 3190
/ 0
vss 2 5478 2975
/ 0
vdd 2 5478 3469
/ 0
A 2 5438 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U10 iv110 0
Y 2 5478 2202
/ 0
vss 2 5478 1987
/ 0
vdd 2 5478 2481
/ 0
A 2 5438 2202
_I0/chip/clear_shift/tristate_8_bit/U11 iv110 0
Y 2 6598 226
/ 0
vss 2 6598 11
/ 0
vdd 2 6598 505
/ 0
A 2 6558 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U11 iv110 0
Y 2 5478 3748
/ 0
vss 2 5478 3963
/ 0
vdd 2 5478 3469
/ 0
A 2 5438 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U11 iv110 0
Y 2 5478 2760
/ 0
vss 2 5478 2975
/ 0
vdd 2 5478 2481
/ 0
A 2 5438 2760
_I0/chip/clear_shift/tristate_8_bit/U12 iv110 0
Y 2 7078 784
/ 0
vss 2 7078 999
/ 0
vdd 2 7078 505
/ 0
A 2 7038 784
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U12 iv110 0
Y 2 5958 3190
/ 0
vss 2 5958 2975
/ 0
vdd 2 5958 3469
/ 0
A 2 5918 3190
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U12 iv110 0
Y 2 5958 2202
/ 0
vss 2 5958 1987
/ 0
vdd 2 5958 2481
/ 0
A 2 5918 2202
_I0/chip/clear_shift/tristate_8_bit/U15 iv110 0
Y 2 7078 226
/ 0
vss 2 7078 11
/ 0
vdd 2 7078 505
/ 0
A 2 7038 226
_I0/chip/clear_shift/shift/tristate_8_bit_substr/U15 iv110 0
Y 2 5958 3748
/ 0
vss 2 5958 3963
/ 0
vdd 2 5958 3469
/ 0
A 2 5918 3748
_I0/chip/clear_shift/shift/tristate_8_bit_normal/U15 iv110 0
Y 2 5958 2760
/ 0
vss 2 5958 2975
/ 0
vdd 2 5958 2481
/ 0
A 2 5918 2760
_I0/chip/clear_shift/shift/U3 iv110 0
Y 2 2878 784
/ 0
vss 2 2878 999
/ 0
vdd 2 2878 505
/ 0
A 2 2838 784
_I0/chip/clear_shift/shift/U4 iv110 0
Y 2 2758 784
/ 0
vss 2 2758 999
/ 0
vdd 2 2758 505
/ 0
A 2 2718 784
_I0/chip/clear_shift/shift/counter_7_bit/U77 iv110 0
Y 2 1678 1772
/ 0
vss 2 1678 1987
/ 0
vdd 2 1678 1493
/ 0
A 2 1638 1772
_I0/chip/clear_shift/shift/counter_7_bit/U47 iv110 0
Y 2 1838 3190
/ 0
vss 2 1838 2975
/ 0
vdd 2 1838 3469
/ 0
A 2 1798 3190
_I0/chip/clear_shift/shift/counter_7_bit/U74 iv110 0
Y 2 2918 3190
/ 0
vss 2 2918 2975
/ 0
vdd 2 2918 3469
/ 0
A 2 2878 3190
_I0/chip/clear_shift/shift/counter_7_bit/U79 iv110 0
Y 2 2318 2202
/ 0
vss 2 2318 1987
/ 0
vdd 2 2318 2481
/ 0
A 2 2278 2202
_I0/chip/clear_shift/shift/counter_7_bit/U69 iv110 0
Y 2 2758 2760
/ 0
vss 2 2758 2975
/ 0
vdd 2 2758 2481
/ 0
A 2 2718 2760
_I0/chip/clear_shift/shift/counter_7_bit/U35 iv110 0
Y 2 2398 1214
/ 0
vss 2 2398 999
/ 0
vdd 2 2398 1493
/ 0
A 2 2358 1214
_I0/chip/clear_shift/shift/adder_7_bit/U14 iv110 0
Y 2 5758 1772
/ 0
vss 2 5758 1987
/ 0
vdd 2 5758 1493
/ 0
A 2 5718 1772
_I0/chip/clear_shift/shift/adder_7_bit/U12 iv110 0
Y 2 5758 1214
/ 0
vss 2 5758 999
/ 0
vdd 2 5758 1493
/ 0
A 2 5718 1214
_I0/chip/clear_shift/shift/comb/U50 iv110 0
Y 2 3438 3190
/ 0
vss 2 3438 2975
/ 0
vdd 2 3438 3469
/ 0
A 2 3398 3190
_I0/chip/clear_shift/shift/comb/U65 iv110 0
Y 2 3638 3190
/ 0
vss 2 3638 2975
/ 0
vdd 2 3638 3469
/ 0
A 2 3598 3190
_I0/chip/clear_shift/shift/comb/U47 iv110 0
Y 2 3518 2202
/ 0
vss 2 3518 1987
/ 0
vdd 2 3518 2481
/ 0
A 2 3478 2202
_I0/chip/clear_shift/shift/comb/U71 iv110 0
Y 2 3838 3190
/ 0
vss 2 3838 2975
/ 0
vdd 2 3838 3469
/ 0
A 2 3798 3190
_I0/chip/clear_shift/shift/comb/U73 iv110 0
Y 2 4038 2202
/ 0
vss 2 4038 1987
/ 0
vdd 2 4038 2481
/ 0
A 2 3998 2202
_I0/chip/clear_shift/shift/comb/U74 iv110 0
Y 2 4318 3748
/ 0
vss 2 4318 3963
/ 0
vdd 2 4318 3469
/ 0
A 2 4278 3748
_I0/chip/clear_shift/shift/comb/U62 iv110 0
Y 2 4318 2760
/ 0
vss 2 4318 2975
/ 0
vdd 2 4318 2481
/ 0
A 2 4278 2760
_I0/chip/clear_shift/shift/comb/U63 iv110 0
Y 2 4518 3190
/ 0
vss 2 4518 2975
/ 0
vdd 2 4518 3469
/ 0
A 2 4478 3190
_I0/chip/clear_shift/shift/comb/U46 iv110 0
Y 2 4518 2760
/ 0
vss 2 4518 2975
/ 0
vdd 2 4518 2481
/ 0
A 2 4478 2760
_I0/chip/clear_shift/shift/comb/U40 iv110 0
Y 2 4598 3748
/ 0
vss 2 4598 3963
/ 0
vdd 2 4598 3469
/ 0
A 2 4558 3748
_I0/chip/clear_shift/shift/comb/U57 iv110 0
Y 2 4718 2202
/ 0
vss 2 4718 1987
/ 0
vdd 2 4718 2481
/ 0
A 2 4678 2202
_I0/chip/clear_shift/comb/U64 iv110 0
Y 2 8038 2202
/ 0
vss 2 8038 1987
/ 0
vdd 2 8038 2481
/ 0
A 2 7998 2202
_I0/chip/clear_shift/comb/U83 iv110 0
Y 2 7958 2760
/ 0
vss 2 7958 2975
/ 0
vdd 2 7958 2481
/ 0
A 2 7918 2760
_I0/chip/clear_shift/comb/U80 iv110 0
Y 2 7878 2760
/ 0
vss 2 7878 2975
/ 0
vdd 2 7878 2481
/ 0
A 2 7838 2760
_I0/chip/clear_shift/comb/U106 iv110 0
Y 2 8238 2760
/ 0
vss 2 8238 2975
/ 0
vdd 2 8238 2481
/ 0
A 2 8198 2760
_I0/chip/clear_shift/comb/U114 iv110 0
Y 2 8478 2202
/ 0
vss 2 8478 1987
/ 0
vdd 2 8478 2481
/ 0
A 2 8438 2202
_I0/chip/clear_shift/comb/U93 iv110 0
Y 2 8438 2760
/ 0
vss 2 8438 2975
/ 0
vdd 2 8438 2481
/ 0
A 2 8398 2760
_I0/chip/clear_shift/comb/U105 iv110 0
Y 2 8438 3190
/ 0
vss 2 8438 2975
/ 0
vdd 2 8438 3469
/ 0
A 2 8398 3190
_I0/chip/clear_shift/comb/U98 iv110 0
Y 2 8678 3748
/ 0
vss 2 8678 3963
/ 0
vdd 2 8678 3469
/ 0
A 2 8638 3748
_I0/chip/clear_shift/comb/U112 iv110 0
Y 2 8958 2202
/ 0
vss 2 8958 1987
/ 0
vdd 2 8958 2481
/ 0
A 2 8918 2202
_I0/chip/clear_shift/comb/U72 iv110 0
Y 2 8918 3190
/ 0
vss 2 8918 2975
/ 0
vdd 2 8918 3469
/ 0
A 2 8878 3190
_I0/chip/clear_shift/comb/U76 iv110 0
Y 2 9158 3190
/ 0
vss 2 9158 2975
/ 0
vdd 2 9158 3469
/ 0
A 2 9118 3190
_I0/chip/clear_shift/comb/U73 iv110 0
Y 2 9398 2202
/ 0
vss 2 9398 1987
/ 0
vdd 2 9398 2481
/ 0
A 2 9358 2202
_I0/chip/clear_shift/comb/U113 iv110 0
Y 2 9598 2760
/ 0
vss 2 9598 2975
/ 0
vdd 2 9598 2481
/ 0
A 2 9558 2760
_I0/chip/clear_shift/comb/U62 iv110 0
Y 2 9558 3748
/ 0
vss 2 9558 3963
/ 0
vdd 2 9558 3469
/ 0
A 2 9518 3748
_I0/chip/clear_shift/comb/U109 iv110 0
Y 2 9478 3748
/ 0
vss 2 9478 3963
/ 0
vdd 2 9478 3469
/ 0
A 2 9438 3748
_I0/chip/clear_shift/comb/U100 iv110 0
Y 2 9798 2202
/ 0
vss 2 9798 1987
/ 0
vdd 2 9798 2481
/ 0
A 2 9758 2202
_I0/chip/clear_shift/counter_7_bit/U32 iv110 0
Y 2 8038 1772
/ 0
vss 2 8038 1987
/ 0
vdd 2 8038 1493
/ 0
A 2 7998 1772
_I0/chip/clear_shift/counter_7_bit/U30 iv110 0
Y 2 8718 1772
/ 0
vss 2 8718 1987
/ 0
vdd 2 8718 1493
/ 0
A 2 8678 1772
_I0/chip/clear_shift/counter_7_bit/U41 iv110 0
Y 2 8838 1214
/ 0
vss 2 8838 999
/ 0
vdd 2 8838 1493
/ 0
A 2 8798 1214
_I0/chip/clear_shift/counter_7_bit/U42 iv110 0
Y 2 9798 1772
/ 0
vss 2 9798 1987
/ 0
vdd 2 9798 1493
/ 0
A 2 9758 1772
_I0/chip/switch_debounce/U71 iv110 0
Y 2 638 5724
/ 0
vss 2 638 5939
/ 0
vdd 2 638 5445
/ 0
A 2 598 5724
_I0/chip/switch_debounce/U67 iv110 0
Y 2 718 7142
/ 0
vss 2 718 6927
/ 0
vdd 2 718 7421
/ 0
A 2 678 7142
_I0/chip/switch_debounce/U54 iv110 0
Y 2 598 7700
/ 0
vss 2 598 7915
/ 0
vdd 2 598 7421
/ 0
A 2 558 7700
_I0/chip/switch_debounce/U66 iv110 0
Y 2 1438 7700
/ 0
vss 2 1438 7915
/ 0
vdd 2 1438 7421
/ 0
A 2 1398 7700
_I0/chip/switch_debounce/U76 iv110 0
Y 2 3798 5724
/ 0
vss 2 3798 5939
/ 0
vdd 2 3798 5445
/ 0
A 2 3758 5724
_I0/chip/switch_debounce/U81 iv110 0
Y 2 2518 7700
/ 0
vss 2 2518 7915
/ 0
vdd 2 2518 7421
/ 0
A 2 2478 7700
_I0/chip/switch_debounce/U88 iv110 0
Y 2 4238 5166
/ 0
vss 2 4238 4951
/ 0
vdd 2 4238 5445
/ 0
A 2 4198 5166
_I0/chip/switch_debounce/U90 iv110 0
Y 2 3838 6712
/ 0
vss 2 3838 6927
/ 0
vdd 2 3838 6433
/ 0
A 2 3798 6712
_I0/chip/switch_debounce/U91 iv110 0
Y 2 3558 7142
/ 0
vss 2 3558 6927
/ 0
vdd 2 3558 7421
/ 0
A 2 3518 7142
_I0/chip/keep_score/L2/U17 iv110 0
Y 2 14838 12082
/ 0
vss 2 14838 11867
/ 0
vdd 2 14838 12361
/ 0
A 2 14798 12082
_I0/chip/keep_score/L2/U25 iv110 0
Y 2 14758 12082
/ 0
vss 2 14758 11867
/ 0
vdd 2 14758 12361
/ 0
A 2 14718 12082
_I0/chip/keep_score/L2/U16 iv110 0
Y 2 15238 12082
/ 0
vss 2 15238 11867
/ 0
vdd 2 15238 12361
/ 0
A 2 15198 12082
_I0/chip/keep_score/L2/U28 iv110 0
Y 2 15158 12082
/ 0
vss 2 15158 11867
/ 0
vdd 2 15158 12361
/ 0
A 2 15118 12082
_I0/chip/keep_score/L2/U18 iv110 0
Y 2 15518 12082
/ 0
vss 2 15518 11867
/ 0
vdd 2 15518 12361
/ 0
A 2 15478 12082
_I0/chip/keep_score/L2/U20 iv110 0
Y 2 15438 12082
/ 0
vss 2 15438 11867
/ 0
vdd 2 15438 12361
/ 0
A 2 15398 12082
_I0/chip/keep_score/L2/U22 iv110 0
Y 2 15838 12082
/ 0
vss 2 15838 11867
/ 0
vdd 2 15838 12361
/ 0
A 2 15798 12082
_I0/chip/keep_score/L1/U32 iv110 0
Y 2 15278 10664
/ 0
vss 2 15278 10879
/ 0
vdd 2 15278 10385
/ 0
A 2 15238 10664
_I0/chip/keep_score/L1/U42 iv110 0
Y 2 15758 11094
/ 0
vss 2 15758 10879
/ 0
vdd 2 15758 11373
/ 0
A 2 15718 11094
_I0/chip/keep_score/L1/U34 iv110 0
Y 2 14878 11652
/ 0
vss 2 14878 11867
/ 0
vdd 2 14878 11373
/ 0
A 2 14838 11652
_I0/chip/keep_score/L1/U36 iv110 0
Y 2 14238 11652
/ 0
vss 2 14238 11867
/ 0
vdd 2 14238 11373
/ 0
A 2 14198 11652
_I0/chip/keep_score/L1/U47 iv110 0
Y 2 14078 11652
/ 0
vss 2 14078 11867
/ 0
vdd 2 14078 11373
/ 0
A 2 14038 11652
_I0/chip/video_ram_fix/U7 iv110 0
Y 2 18518 9676
/ 0
vss 2 18518 9891
/ 0
vdd 2 18518 9397
/ 0
A 2 18478 9676
_I0/chip/fall_timer/U63 iv110 0
Y 2 13678 18010
/ 0
vss 2 13678 17795
/ 0
vdd 2 13678 18289
/ 0
A 2 13638 18010
_I0/chip/fall_timer/U39 iv110 0
Y 2 13678 18568
/ 0
vss 2 13678 18783
/ 0
vdd 2 13678 18289
/ 0
A 2 13638 18568
_I0/chip/fall_timer/U64 iv110 0
Y 2 13758 18010
/ 0
vss 2 13758 17795
/ 0
vdd 2 13758 18289
/ 0
A 2 13718 18010
_I0/chip/fall_timer/U48 iv110 0
Y 2 15918 17022
/ 0
vss 2 15918 16807
/ 0
vdd 2 15918 17301
/ 0
A 2 15878 17022
_I0/chip/fall_timer/U57 iv110 0
Y 2 16118 16592
/ 0
vss 2 16118 16807
/ 0
vdd 2 16118 16313
/ 0
A 2 16078 16592
_I0/chip/fall_timer/U53 iv110 0
Y 2 16118 17022
/ 0
vss 2 16118 16807
/ 0
vdd 2 16118 17301
/ 0
A 2 16078 17022
_I0/chip/fall_timer/U46 iv110 0
Y 2 15598 18568
/ 0
vss 2 15598 18783
/ 0
vdd 2 15598 18289
/ 0
A 2 15558 18568
_I0/chip/fall_timer/U41 iv110 0
Y 2 16438 18010
/ 0
vss 2 16438 17795
/ 0
vdd 2 16438 18289
/ 0
A 2 16398 18010
_I0/chip/fall_timer/donecheck/U19 iv110 0
Y 2 15118 16034
/ 0
vss 2 15118 15819
/ 0
vdd 2 15118 16313
/ 0
A 2 15078 16034
_I0/chip/fall_timer/donecheck/U18 iv110 0
Y 2 15318 16034
/ 0
vss 2 15318 15819
/ 0
vdd 2 15318 16313
/ 0
A 2 15278 16034
_I0/chip/fall_timer/counter/U34 iv110 0
Y 2 13678 17580
/ 0
vss 2 13678 17795
/ 0
vdd 2 13678 17301
/ 0
A 2 13638 17580
_I0/chip/fall_timer/counter/U21 iv110 0
Y 2 14118 17022
/ 0
vss 2 14118 16807
/ 0
vdd 2 14118 17301
/ 0
A 2 14078 17022
_I0/chip/fall_timer/counter/U27 iv110 0
Y 2 14358 16592
/ 0
vss 2 14358 16807
/ 0
vdd 2 14358 16313
/ 0
A 2 14318 16592
_I0/chip/fall_timer/counter/U32 iv110 0
Y 2 13878 17580
/ 0
vss 2 13878 17795
/ 0
vdd 2 13878 17301
/ 0
A 2 13838 17580
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U12 iv110 0
Y 2 27878 9118
/ 0
vss 2 27878 8903
/ 0
vdd 2 27878 9397
/ 0
A 2 27838 9118
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U12 iv110 0
Y 2 31798 9118
/ 0
vss 2 31798 8903
/ 0
vdd 2 31798 9397
/ 0
A 2 31758 9118
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U12 iv110 0
Y 2 35718 9118
/ 0
vss 2 35718 8903
/ 0
vdd 2 35718 9397
/ 0
A 2 35678 9118
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U12 iv110 0
Y 2 23958 9118
/ 0
vss 2 23958 8903
/ 0
vdd 2 23958 9397
/ 0
A 2 23918 9118
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U12 iv110 0
Y 2 20038 9118
/ 0
vss 2 20038 8903
/ 0
vdd 2 20038 9397
/ 0
A 2 19998 9118
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U13 iv110 0
Y 2 28278 9118
/ 0
vss 2 28278 8903
/ 0
vdd 2 28278 9397
/ 0
A 2 28238 9118
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U13 iv110 0
Y 2 32198 9118
/ 0
vss 2 32198 8903
/ 0
vdd 2 32198 9397
/ 0
A 2 32158 9118
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U13 iv110 0
Y 2 36118 9118
/ 0
vss 2 36118 8903
/ 0
vdd 2 36118 9397
/ 0
A 2 36078 9118
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U13 iv110 0
Y 2 24358 9118
/ 0
vss 2 24358 8903
/ 0
vdd 2 24358 9397
/ 0
A 2 24318 9118
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U13 iv110 0
Y 2 20438 9118
/ 0
vss 2 20438 8903
/ 0
vdd 2 20438 9397
/ 0
A 2 20398 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U31 iv110 0
Y 2 29518 8130
/ 0
vss 2 29518 7915
/ 0
vdd 2 29518 8409
/ 0
A 2 29478 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U31 iv110 0
Y 2 33438 8130
/ 0
vss 2 33438 7915
/ 0
vdd 2 33438 8409
/ 0
A 2 33398 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U31 iv110 0
Y 2 37358 8130
/ 0
vss 2 37358 7915
/ 0
vdd 2 37358 8409
/ 0
A 2 37318 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U31 iv110 0
Y 2 25598 8130
/ 0
vss 2 25598 7915
/ 0
vdd 2 25598 8409
/ 0
A 2 25558 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U31 iv110 0
Y 2 21678 8130
/ 0
vss 2 21678 7915
/ 0
vdd 2 21678 8409
/ 0
A 2 21638 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U31 iv110 0
Y 2 29518 9118
/ 0
vss 2 29518 8903
/ 0
vdd 2 29518 9397
/ 0
A 2 29478 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U31 iv110 0
Y 2 33438 9118
/ 0
vss 2 33438 8903
/ 0
vdd 2 33438 9397
/ 0
A 2 33398 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U31 iv110 0
Y 2 37358 9118
/ 0
vss 2 37358 8903
/ 0
vdd 2 37358 9397
/ 0
A 2 37318 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U31 iv110 0
Y 2 25598 9118
/ 0
vss 2 25598 8903
/ 0
vdd 2 25598 9397
/ 0
A 2 25558 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U31 iv110 0
Y 2 21678 9118
/ 0
vss 2 21678 8903
/ 0
vdd 2 21678 9397
/ 0
A 2 21638 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U24 iv110 0
Y 2 29438 8130
/ 0
vss 2 29438 7915
/ 0
vdd 2 29438 8409
/ 0
A 2 29398 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U24 iv110 0
Y 2 33358 8130
/ 0
vss 2 33358 7915
/ 0
vdd 2 33358 8409
/ 0
A 2 33318 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U24 iv110 0
Y 2 37278 8130
/ 0
vss 2 37278 7915
/ 0
vdd 2 37278 8409
/ 0
A 2 37238 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U24 iv110 0
Y 2 25518 8130
/ 0
vss 2 25518 7915
/ 0
vdd 2 25518 8409
/ 0
A 2 25478 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U24 iv110 0
Y 2 21598 8130
/ 0
vss 2 21598 7915
/ 0
vdd 2 21598 8409
/ 0
A 2 21558 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U24 iv110 0
Y 2 29438 9118
/ 0
vss 2 29438 8903
/ 0
vdd 2 29438 9397
/ 0
A 2 29398 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U24 iv110 0
Y 2 33358 9118
/ 0
vss 2 33358 8903
/ 0
vdd 2 33358 9397
/ 0
A 2 33318 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U24 iv110 0
Y 2 37278 9118
/ 0
vss 2 37278 8903
/ 0
vdd 2 37278 9397
/ 0
A 2 37238 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U24 iv110 0
Y 2 25518 9118
/ 0
vss 2 25518 8903
/ 0
vdd 2 25518 9397
/ 0
A 2 25478 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U24 iv110 0
Y 2 21598 9118
/ 0
vss 2 21598 8903
/ 0
vdd 2 21598 9397
/ 0
A 2 21558 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U27 iv110 0
Y 2 30398 8130
/ 0
vss 2 30398 7915
/ 0
vdd 2 30398 8409
/ 0
A 2 30358 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U27 iv110 0
Y 2 34318 8130
/ 0
vss 2 34318 7915
/ 0
vdd 2 34318 8409
/ 0
A 2 34278 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U27 iv110 0
Y 2 38238 8130
/ 0
vss 2 38238 7915
/ 0
vdd 2 38238 8409
/ 0
A 2 38198 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U27 iv110 0
Y 2 26478 8130
/ 0
vss 2 26478 7915
/ 0
vdd 2 26478 8409
/ 0
A 2 26438 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U27 iv110 0
Y 2 22558 8130
/ 0
vss 2 22558 7915
/ 0
vdd 2 22558 8409
/ 0
A 2 22518 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U27 iv110 0
Y 2 30398 9118
/ 0
vss 2 30398 8903
/ 0
vdd 2 30398 9397
/ 0
A 2 30358 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U27 iv110 0
Y 2 34318 9118
/ 0
vss 2 34318 8903
/ 0
vdd 2 34318 9397
/ 0
A 2 34278 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U27 iv110 0
Y 2 38238 9118
/ 0
vss 2 38238 8903
/ 0
vdd 2 38238 9397
/ 0
A 2 38198 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U27 iv110 0
Y 2 26478 9118
/ 0
vss 2 26478 8903
/ 0
vdd 2 26478 9397
/ 0
A 2 26438 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U27 iv110 0
Y 2 22558 9118
/ 0
vss 2 22558 8903
/ 0
vdd 2 22558 9397
/ 0
A 2 22518 9118
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U29 iv110 0
Y 2 30318 8130
/ 0
vss 2 30318 7915
/ 0
vdd 2 30318 8409
/ 0
A 2 30278 8130
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U29 iv110 0
Y 2 34238 8130
/ 0
vss 2 34238 7915
/ 0
vdd 2 34238 8409
/ 0
A 2 34198 8130
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U29 iv110 0
Y 2 38158 8130
/ 0
vss 2 38158 7915
/ 0
vdd 2 38158 8409
/ 0
A 2 38118 8130
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U29 iv110 0
Y 2 26398 8130
/ 0
vss 2 26398 7915
/ 0
vdd 2 26398 8409
/ 0
A 2 26358 8130
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U29 iv110 0
Y 2 22478 8130
/ 0
vss 2 22478 7915
/ 0
vdd 2 22478 8409
/ 0
A 2 22438 8130
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U29 iv110 0
Y 2 30318 9118
/ 0
vss 2 30318 8903
/ 0
vdd 2 30318 9397
/ 0
A 2 30278 9118
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U29 iv110 0
Y 2 34238 9118
/ 0
vss 2 34238 8903
/ 0
vdd 2 34238 9397
/ 0
A 2 34198 9118
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U29 iv110 0
Y 2 38158 9118
/ 0
vss 2 38158 8903
/ 0
vdd 2 38158 9397
/ 0
A 2 38118 9118
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U29 iv110 0
Y 2 26398 9118
/ 0
vss 2 26398 8903
/ 0
vdd 2 26398 9397
/ 0
A 2 26358 9118
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U29 iv110 0
Y 2 22478 9118
/ 0
vss 2 22478 8903
/ 0
vdd 2 22478 9397
/ 0
A 2 22438 9118
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U40 iv110 0
Y 2 27798 8130
/ 0
vss 2 27798 7915
/ 0
vdd 2 27798 8409
/ 0
A 2 27758 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U40 iv110 0
Y 2 31718 8130
/ 0
vss 2 31718 7915
/ 0
vdd 2 31718 8409
/ 0
A 2 31678 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U40 iv110 0
Y 2 35638 8130
/ 0
vss 2 35638 7915
/ 0
vdd 2 35638 8409
/ 0
A 2 35598 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U40 iv110 0
Y 2 23878 8130
/ 0
vss 2 23878 7915
/ 0
vdd 2 23878 8409
/ 0
A 2 23838 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U40 iv110 0
Y 2 19958 8130
/ 0
vss 2 19958 7915
/ 0
vdd 2 19958 8409
/ 0
A 2 19918 8130
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U32 iv110 0
Y 2 27718 8130
/ 0
vss 2 27718 7915
/ 0
vdd 2 27718 8409
/ 0
A 2 27678 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U32 iv110 0
Y 2 31638 8130
/ 0
vss 2 31638 7915
/ 0
vdd 2 31638 8409
/ 0
A 2 31598 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U32 iv110 0
Y 2 35558 8130
/ 0
vss 2 35558 7915
/ 0
vdd 2 35558 8409
/ 0
A 2 35518 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U32 iv110 0
Y 2 23798 8130
/ 0
vss 2 23798 7915
/ 0
vdd 2 23798 8409
/ 0
A 2 23758 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U32 iv110 0
Y 2 19878 8130
/ 0
vss 2 19878 7915
/ 0
vdd 2 19878 8409
/ 0
A 2 19838 8130
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U38 iv110 0
Y 2 28158 8130
/ 0
vss 2 28158 7915
/ 0
vdd 2 28158 8409
/ 0
A 2 28118 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U38 iv110 0
Y 2 32078 8130
/ 0
vss 2 32078 7915
/ 0
vdd 2 32078 8409
/ 0
A 2 32038 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U38 iv110 0
Y 2 35998 8130
/ 0
vss 2 35998 7915
/ 0
vdd 2 35998 8409
/ 0
A 2 35958 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U38 iv110 0
Y 2 24238 8130
/ 0
vss 2 24238 7915
/ 0
vdd 2 24238 8409
/ 0
A 2 24198 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U38 iv110 0
Y 2 20318 8130
/ 0
vss 2 20318 7915
/ 0
vdd 2 20318 8409
/ 0
A 2 20278 8130
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U39 iv110 0
Y 2 28438 8688
/ 0
vss 2 28438 8903
/ 0
vdd 2 28438 8409
/ 0
A 2 28398 8688
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U39 iv110 0
Y 2 32358 8688
/ 0
vss 2 32358 8903
/ 0
vdd 2 32358 8409
/ 0
A 2 32318 8688
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U39 iv110 0
Y 2 36278 8688
/ 0
vss 2 36278 8903
/ 0
vdd 2 36278 8409
/ 0
A 2 36238 8688
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U39 iv110 0
Y 2 24518 8688
/ 0
vss 2 24518 8903
/ 0
vdd 2 24518 8409
/ 0
A 2 24478 8688
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U39 iv110 0
Y 2 20598 8688
/ 0
vss 2 20598 8903
/ 0
vdd 2 20598 8409
/ 0
A 2 20558 8688
_I0/chip/video_ram/demux5_we/U21 iv110 0
Y 2 31238 10106
/ 0
vss 2 31238 9891
/ 0
vdd 2 31238 10385
/ 0
A 2 31198 10106
_I0/chip/video_ram/demux5_we/U13 iv110 0
Y 2 30878 10106
/ 0
vss 2 30878 9891
/ 0
vdd 2 30878 10385
/ 0
A 2 30838 10106
_I0/chip/video_ram/demux5_we/U16 iv110 0
Y 2 31478 10106
/ 0
vss 2 31478 9891
/ 0
vdd 2 31478 10385
/ 0
A 2 31438 10106
_I0/chip/video_ram/demux5_we/U18 iv110 0
Y 2 31878 10106
/ 0
vss 2 31878 9891
/ 0
vdd 2 31878 10385
/ 0
A 2 31838 10106
_I0/chip/output_score/U93 iv110 0
Y 2 14358 14058
/ 0
vss 2 14358 13843
/ 0
vdd 2 14358 14337
/ 0
A 2 14318 14058
_I0/chip/output_score/U79 iv110 0
Y 2 15118 15604
/ 0
vss 2 15118 15819
/ 0
vdd 2 15118 15325
/ 0
A 2 15078 15604
_I0/chip/output_score/U86 iv110 0
Y 2 15918 13070
/ 0
vss 2 15918 12855
/ 0
vdd 2 15918 13349
/ 0
A 2 15878 13070
_I0/chip/output_score/U75 iv110 0
Y 2 15878 13628
/ 0
vss 2 15878 13843
/ 0
vdd 2 15878 13349
/ 0
A 2 15838 13628
_I0/chip/output_score/U56 iv110 0
Y 2 16038 14058
/ 0
vss 2 16038 13843
/ 0
vdd 2 16038 14337
/ 0
A 2 15998 14058
_I0/chip/output_score/U69 iv110 0
Y 2 15998 14616
/ 0
vss 2 15998 14831
/ 0
vdd 2 15998 14337
/ 0
A 2 15958 14616
_I0/chip/output_score/U62 iv110 0
Y 2 15918 14616
/ 0
vss 2 15918 14831
/ 0
vdd 2 15918 14337
/ 0
A 2 15878 14616
_I0/chip/output_score/U71 iv110 0
Y 2 16318 13070
/ 0
vss 2 16318 12855
/ 0
vdd 2 16318 13349
/ 0
A 2 16278 13070
_I0/chip/output_score/U84 iv110 0
Y 2 16278 13628
/ 0
vss 2 16278 13843
/ 0
vdd 2 16278 13349
/ 0
A 2 16238 13628
_I0/chip/output_score/U73 iv110 0
Y 2 16598 15046
/ 0
vss 2 16598 14831
/ 0
vdd 2 16598 15325
/ 0
A 2 16558 15046
_I0/chip/next_piece_generator/U7 iv110 0
Y 2 7958 5166
/ 0
vss 2 7958 4951
/ 0
vdd 2 7958 5445
/ 0
A 2 7918 5166
_I0/chip/next_piece_generator/U8 iv110 0
Y 2 8198 6154
/ 0
vss 2 8198 5939
/ 0
vdd 2 8198 6433
/ 0
A 2 8158 6154
_I0/chip/check_piece_mask/U105 iv110 0
Y 2 15078 4178
/ 0
vss 2 15078 3963
/ 0
vdd 2 15078 4457
/ 0
A 2 15038 4178
_I0/chip/check_piece_mask/U107 iv110 0
Y 2 15078 5724
/ 0
vss 2 15078 5939
/ 0
vdd 2 15078 5445
/ 0
A 2 15038 5724
_I0/chip/check_piece_mask/U108 iv110 0
Y 2 15078 5166
/ 0
vss 2 15078 4951
/ 0
vdd 2 15078 5445
/ 0
A 2 15038 5166
_I0/chip/check_piece_mask/U116 iv110 0
Y 2 14878 6712
/ 0
vss 2 14878 6927
/ 0
vdd 2 14878 6433
/ 0
A 2 14838 6712
_I0/chip/check_piece_mask/U104 iv110 0
Y 2 15558 4736
/ 0
vss 2 15558 4951
/ 0
vdd 2 15558 4457
/ 0
A 2 15518 4736
_I0/chip/check_piece_mask/U71 iv110 0
Y 2 15438 6154
/ 0
vss 2 15438 5939
/ 0
vdd 2 15438 6433
/ 0
A 2 15398 6154
_I0/chip/check_piece_mask/U103 iv110 0
Y 2 15958 4178
/ 0
vss 2 15958 3963
/ 0
vdd 2 15958 4457
/ 0
A 2 15918 4178
_I0/chip/check_piece_mask/U109 iv110 0
Y 2 15798 5724
/ 0
vss 2 15798 5939
/ 0
vdd 2 15798 5445
/ 0
A 2 15758 5724
_I0/chip/check_piece_mask/U106 iv110 0
Y 2 16198 5724
/ 0
vss 2 16198 5939
/ 0
vdd 2 16198 5445
/ 0
A 2 16158 5724
_I0/chip/check_piece_mask/U110 iv110 0
Y 2 16198 6712
/ 0
vss 2 16198 6927
/ 0
vdd 2 16198 6433
/ 0
A 2 16158 6712
_I0/chip/check_piece_mask/U118 iv110 0
Y 2 16718 4736
/ 0
vss 2 16718 4951
/ 0
vdd 2 16718 4457
/ 0
A 2 16678 4736
_I0/chip/check_piece_mask/U117 iv110 0
Y 2 16638 4736
/ 0
vss 2 16638 4951
/ 0
vdd 2 16638 4457
/ 0
A 2 16598 4736
_I0/chip/check_piece_mask/U115 iv110 0
Y 2 16598 5724
/ 0
vss 2 16598 5939
/ 0
vdd 2 16598 5445
/ 0
A 2 16558 5724
_I0/chip/check_piece_mask/U112 iv110 0
Y 2 16638 6154
/ 0
vss 2 16638 5939
/ 0
vdd 2 16638 6433
/ 0
A 2 16598 6154
_I0/chip/check_piece_mask/U89 iv110 0
Y 2 17198 4178
/ 0
vss 2 17198 3963
/ 0
vdd 2 17198 4457
/ 0
A 2 17158 4178
_I0/chip/check_piece_mask/U94 iv110 0
Y 2 16998 6712
/ 0
vss 2 16998 6927
/ 0
vdd 2 16998 6433
/ 0
A 2 16958 6712
_I0/chip/check_piece_mask/U114 iv110 0
Y 2 17398 6712
/ 0
vss 2 17398 6927
/ 0
vdd 2 17398 6433
/ 0
A 2 17358 6712
_I0/chip/check_piece_mask/U85 iv110 0
Y 2 17838 4736
/ 0
vss 2 17838 4951
/ 0
vdd 2 17838 4457
/ 0
A 2 17798 4736
_I0/chip/check_piece_mask/U123 iv110 0
Y 2 18198 5724
/ 0
vss 2 18198 5939
/ 0
vdd 2 18198 5445
/ 0
A 2 18158 5724
_I0/chip/check_piece_mask/U74 iv110 0
Y 2 18158 6712
/ 0
vss 2 18158 6927
/ 0
vdd 2 18158 6433
/ 0
A 2 18118 6712
_I0/chip/check_piece_mask/U77 iv110 0
Y 2 18078 6712
/ 0
vss 2 18078 6927
/ 0
vdd 2 18078 6433
/ 0
A 2 18038 6712
_I0/chip/vga_controller/U1 iv110 0
Y 2 35078 17580
/ 0
vss 2 35078 17795
/ 0
vdd 2 35078 17301
/ 0
A 2 35038 17580
_I0/chip/vga_controller/U2 iv110 0
Y 2 35158 17580
/ 0
vss 2 35158 17795
/ 0
vdd 2 35158 17301
/ 0
A 2 35118 17580
_I0/chip/vga_controller/field_translation_reset/U56 iv110 0
Y 2 34678 18568
/ 0
vss 2 34678 18783
/ 0
vdd 2 34678 18289
/ 0
A 2 34638 18568
_I0/chip/vga_controller/field_translation_reset/U37 iv110 0
Y 2 34918 18998
/ 0
vss 2 34918 18783
/ 0
vdd 2 34918 19277
/ 0
A 2 34878 18998
_I0/chip/vga_controller/field_translation_reset/U62 iv110 0
Y 2 34358 18998
/ 0
vss 2 34358 18783
/ 0
vdd 2 34358 19277
/ 0
A 2 34318 18998
_I0/chip/vga_controller/field_translation_reset/U59 iv110 0
Y 2 34438 18010
/ 0
vss 2 34438 17795
/ 0
vdd 2 34438 18289
/ 0
A 2 34398 18010
_I0/chip/vga_controller/field_translation_reset/U10 iv110 0
Y 2 33998 18998
/ 0
vss 2 33998 18783
/ 0
vdd 2 33998 19277
/ 0
A 2 33958 18998
_I0/chip/vga_controller/field_translation_reset/U46 iv110 0
Y 2 34158 18010
/ 0
vss 2 34158 17795
/ 0
vdd 2 34158 18289
/ 0
A 2 34118 18010
_I0/chip/vga_controller/field_translation_reset/U50 iv110 0
Y 2 34358 18568
/ 0
vss 2 34358 18783
/ 0
vdd 2 34358 18289
/ 0
A 2 34318 18568
_I0/chip/vga_controller/field_translation_reset/U55 iv110 0
Y 2 34278 18010
/ 0
vss 2 34278 17795
/ 0
vdd 2 34278 18289
/ 0
A 2 34238 18010
_I0/chip/vga_controller/field_translation_reset/U52 iv110 0
Y 2 33278 18568
/ 0
vss 2 33278 18783
/ 0
vdd 2 33278 18289
/ 0
A 2 33238 18568
_I0/chip/vga_controller/field_translation_reset/U8 iv110 0
Y 2 33118 18010
/ 0
vss 2 33118 17795
/ 0
vdd 2 33118 18289
/ 0
A 2 33078 18010
_I0/chip/vga_controller/field_translation_reset/U6 iv110 0
Y 2 32038 18010
/ 0
vss 2 32038 17795
/ 0
vdd 2 32038 18289
/ 0
A 2 31998 18010
_I0/chip/vga_controller/field_translation_reset/U12 iv110 0
Y 2 32078 18568
/ 0
vss 2 32078 18783
/ 0
vdd 2 32078 18289
/ 0
A 2 32038 18568
_I0/chip/vga_controller/field_translation_reset/U4 iv110 0
Y 2 31558 18568
/ 0
vss 2 31558 18783
/ 0
vdd 2 31558 18289
/ 0
A 2 31518 18568
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U16 iv110 0
Y 2 31918 19556
/ 0
vss 2 31918 19771
/ 0
vdd 2 31918 19277
/ 0
A 2 31878 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U21 iv110 0
Y 2 32558 19556
/ 0
vss 2 32558 19771
/ 0
vdd 2 32558 19277
/ 0
A 2 32518 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U22 iv110 0
Y 2 33118 18998
/ 0
vss 2 33118 18783
/ 0
vdd 2 33118 19277
/ 0
A 2 33078 18998
_I0/chip/vga_controller/field_translation/U30 iv110 0
Y 2 31798 14616
/ 0
vss 2 31798 14831
/ 0
vdd 2 31798 14337
/ 0
A 2 31758 14616
_I0/chip/vga_controller/field_translation/U27 iv110 0
Y 2 31638 14058
/ 0
vss 2 31638 13843
/ 0
vdd 2 31638 14337
/ 0
A 2 31598 14058
_I0/chip/vga_controller/field_translation/U24 iv110 0
Y 2 33758 14058
/ 0
vss 2 33758 13843
/ 0
vdd 2 33758 14337
/ 0
A 2 33718 14058
_I0/chip/vga_controller/field_translation/U4 iv110 0
Y 2 34518 14058
/ 0
vss 2 34518 13843
/ 0
vdd 2 34518 14337
/ 0
A 2 34478 14058
_I0/chip/vga_controller/field_translation/U6 iv110 0
Y 2 31798 14058
/ 0
vss 2 31798 13843
/ 0
vdd 2 31798 14337
/ 0
A 2 31758 14058
_I0/chip/vga_controller/field_translation/U8 iv110 0
Y 2 33478 14058
/ 0
vss 2 33478 13843
/ 0
vdd 2 33478 14337
/ 0
A 2 33438 14058
_I0/chip/vga_controller/field_translation/mem_addr_counter/U52 iv110 0
Y 2 34038 15046
/ 0
vss 2 34038 14831
/ 0
vdd 2 34038 15325
/ 0
A 2 33998 15046
_I0/chip/vga_controller/np_translation/mem_addr_counter/U52 iv110 0
Y 2 38078 15046
/ 0
vss 2 38078 14831
/ 0
vdd 2 38078 15325
/ 0
A 2 38038 15046
_I0/chip/vga_controller/field_translation/mem_addr_counter/U87 iv110 0
Y 2 34518 15604
/ 0
vss 2 34518 15819
/ 0
vdd 2 34518 15325
/ 0
A 2 34478 15604
_I0/chip/vga_controller/np_translation/mem_addr_counter/U87 iv110 0
Y 2 38558 15604
/ 0
vss 2 38558 15819
/ 0
vdd 2 38558 15325
/ 0
A 2 38518 15604
_I0/chip/vga_controller/field_translation/mem_addr_counter/U92 iv110 0
Y 2 34758 16034
/ 0
vss 2 34758 15819
/ 0
vdd 2 34758 16313
/ 0
A 2 34718 16034
_I0/chip/vga_controller/np_translation/mem_addr_counter/U92 iv110 0
Y 2 38798 16034
/ 0
vss 2 38798 15819
/ 0
vdd 2 38798 16313
/ 0
A 2 38758 16034
_I0/chip/vga_controller/field_translation/mem_addr_counter/U91 iv110 0
Y 2 34278 16034
/ 0
vss 2 34278 15819
/ 0
vdd 2 34278 16313
/ 0
A 2 34238 16034
_I0/chip/vga_controller/np_translation/mem_addr_counter/U91 iv110 0
Y 2 38318 16034
/ 0
vss 2 38318 15819
/ 0
vdd 2 38318 16313
/ 0
A 2 38278 16034
_I0/chip/vga_controller/field_translation/mem_addr_counter/U77 iv110 0
Y 2 33398 15046
/ 0
vss 2 33398 14831
/ 0
vdd 2 33398 15325
/ 0
A 2 33358 15046
_I0/chip/vga_controller/np_translation/mem_addr_counter/U77 iv110 0
Y 2 37438 15046
/ 0
vss 2 37438 14831
/ 0
vdd 2 37438 15325
/ 0
A 2 37398 15046
_I0/chip/vga_controller/field_translation/mem_addr_counter/U68 iv110 0
Y 2 33278 16034
/ 0
vss 2 33278 15819
/ 0
vdd 2 33278 16313
/ 0
A 2 33238 16034
_I0/chip/vga_controller/np_translation/mem_addr_counter/U68 iv110 0
Y 2 37318 16034
/ 0
vss 2 37318 15819
/ 0
vdd 2 37318 16313
/ 0
A 2 37278 16034
_I0/chip/vga_controller/field_translation/mem_addr_counter/U39 iv110 0
Y 2 32798 16592
/ 0
vss 2 32798 16807
/ 0
vdd 2 32798 16313
/ 0
A 2 32758 16592
_I0/chip/vga_controller/np_translation/mem_addr_counter/U39 iv110 0
Y 2 36838 16592
/ 0
vss 2 36838 16807
/ 0
vdd 2 36838 16313
/ 0
A 2 36798 16592
_I0/chip/vga_controller/field_translation/mem_addr_counter/U60 iv110 0
Y 2 32958 17022
/ 0
vss 2 32958 16807
/ 0
vdd 2 32958 17301
/ 0
A 2 32918 17022
_I0/chip/vga_controller/np_translation/mem_addr_counter/U60 iv110 0
Y 2 36998 17022
/ 0
vss 2 36998 16807
/ 0
vdd 2 36998 17301
/ 0
A 2 36958 17022
_I0/chip/vga_controller/field_translation/mem_addr_counter/U96 iv110 0
Y 2 32478 17022
/ 0
vss 2 32478 16807
/ 0
vdd 2 32478 17301
/ 0
A 2 32438 17022
_I0/chip/vga_controller/np_translation/mem_addr_counter/U96 iv110 0
Y 2 36518 17022
/ 0
vss 2 36518 16807
/ 0
vdd 2 36518 17301
/ 0
A 2 36478 17022
_I0/chip/vga_controller/counter/pos_y_counter/U63 iv110 0
Y 2 27438 17580
/ 0
vss 2 27438 17795
/ 0
vdd 2 27438 17301
/ 0
A 2 27398 17580
_I0/chip/vga_controller/counter/pos_y_counter/U43 iv110 0
Y 2 27358 19556
/ 0
vss 2 27358 19771
/ 0
vdd 2 27358 19277
/ 0
A 2 27318 19556
_I0/chip/vga_controller/counter/pos_y_counter/U48 iv110 0
Y 2 26118 17022
/ 0
vss 2 26118 16807
/ 0
vdd 2 26118 17301
/ 0
A 2 26078 17022
_I0/chip/vga_controller/counter/pos_y_counter/U65 iv110 0
Y 2 26038 18998
/ 0
vss 2 26038 18783
/ 0
vdd 2 26038 19277
/ 0
A 2 25998 18998
_I0/chip/vga_controller/counter/pos_y_counter/U61 iv110 0
Y 2 26358 19556
/ 0
vss 2 26358 19771
/ 0
vdd 2 26358 19277
/ 0
A 2 26318 19556
_I0/chip/vga_controller/counter/pos_y_counter/U36 iv110 0
Y 2 24438 18010
/ 0
vss 2 24438 17795
/ 0
vdd 2 24438 18289
/ 0
A 2 24398 18010
_I0/chip/vga_controller/counter/pos_y_counter/U50 iv110 0
Y 2 24678 18998
/ 0
vss 2 24678 18783
/ 0
vdd 2 24678 19277
/ 0
A 2 24638 18998
_I0/chip/vga_controller/counter/resets/U27 iv110 0
Y 2 28198 16592
/ 0
vss 2 28198 16807
/ 0
vdd 2 28198 16313
/ 0
A 2 28158 16592
_I0/chip/vga_controller/counter/resets/U37 iv110 0
Y 2 29158 16592
/ 0
vss 2 29158 16807
/ 0
vdd 2 29158 16313
/ 0
A 2 29118 16592
_I0/chip/vga_controller/counter/resets/U22 iv110 0
Y 2 29478 16592
/ 0
vss 2 29478 16807
/ 0
vdd 2 29478 16313
/ 0
A 2 29438 16592
_I0/chip/vga_controller/counter/resets/U30 iv110 0
Y 2 29558 16592
/ 0
vss 2 29558 16807
/ 0
vdd 2 29558 16313
/ 0
A 2 29518 16592
_I0/chip/vga_controller/counter/pos_x_counter/U30 iv110 0
Y 2 28038 18010
/ 0
vss 2 28038 17795
/ 0
vdd 2 28038 18289
/ 0
A 2 27998 18010
_I0/chip/vga_controller/counter/pos_x_counter/U47 iv110 0
Y 2 27678 18998
/ 0
vss 2 27678 18783
/ 0
vdd 2 27678 19277
/ 0
A 2 27638 18998
_I0/chip/vga_controller/counter/pos_x_counter/U51 iv110 0
Y 2 27798 19556
/ 0
vss 2 27798 19771
/ 0
vdd 2 27798 19277
/ 0
A 2 27758 19556
_I0/chip/vga_controller/counter/pos_x_counter/U52 iv110 0
Y 2 28518 18568
/ 0
vss 2 28518 18783
/ 0
vdd 2 28518 18289
/ 0
A 2 28478 18568
_I0/chip/vga_controller/counter/pos_x_counter/U37 iv110 0
Y 2 29478 18010
/ 0
vss 2 29478 17795
/ 0
vdd 2 29478 18289
/ 0
A 2 29438 18010
_I0/chip/vga_controller/counter/pos_x_counter/U39 iv110 0
Y 2 30038 19556
/ 0
vss 2 30038 19771
/ 0
vdd 2 30038 19277
/ 0
A 2 29998 19556
_I0/chip/vga_controller/field_check/U38 iv110 0
Y 2 29278 15604
/ 0
vss 2 29278 15819
/ 0
vdd 2 29278 15325
/ 0
A 2 29238 15604
_I0/chip/vga_controller/field_check/U35 iv110 0
Y 2 29198 15604
/ 0
vss 2 29198 15819
/ 0
vdd 2 29198 15325
/ 0
A 2 29158 15604
_I0/chip/vga_controller/field_check/U26 iv110 0
Y 2 29358 15046
/ 0
vss 2 29358 14831
/ 0
vdd 2 29358 15325
/ 0
A 2 29318 15046
_I0/chip/vga_controller/field_check/U23 iv110 0
Y 2 30358 15046
/ 0
vss 2 30358 14831
/ 0
vdd 2 30358 15325
/ 0
A 2 30318 15046
_I0/chip/vga_controller/field_check/U20 iv110 0
Y 2 30798 15046
/ 0
vss 2 30798 14831
/ 0
vdd 2 30798 15325
/ 0
A 2 30758 15046
_I0/chip/vga_controller/score_translation/U4 iv110 0
Y 2 26358 13628
/ 0
vss 2 26358 13843
/ 0
vdd 2 26358 13349
/ 0
A 2 26318 13628
_I0/chip/vga_controller/score_translation/U8 iv110 0
Y 2 26398 13070
/ 0
vss 2 26398 12855
/ 0
vdd 2 26398 13349
/ 0
A 2 26358 13070
_I0/chip/vga_controller/score_translation/U12 iv110 0
Y 2 26518 13628
/ 0
vss 2 26518 13843
/ 0
vdd 2 26518 13349
/ 0
A 2 26478 13628
_I0/chip/vga_controller/score_translation/U58 iv110 0
Y 2 27518 12640
/ 0
vss 2 27518 12855
/ 0
vdd 2 27518 12361
/ 0
A 2 27478 12640
_I0/chip/vga_controller/score_translation/U54 iv110 0
Y 2 27638 12082
/ 0
vss 2 27638 11867
/ 0
vdd 2 27638 12361
/ 0
A 2 27598 12082
_I0/chip/vga_controller/score_translation/U10 iv110 0
Y 2 28038 12640
/ 0
vss 2 28038 12855
/ 0
vdd 2 28038 12361
/ 0
A 2 27998 12640
_I0/chip/vga_controller/score_translation/U6 iv110 0
Y 2 27438 13628
/ 0
vss 2 27438 13843
/ 0
vdd 2 27438 13349
/ 0
A 2 27398 13628
_I0/chip/vga_controller/score_translation/U49 iv110 0
Y 2 27438 13070
/ 0
vss 2 27438 12855
/ 0
vdd 2 27438 13349
/ 0
A 2 27398 13070
_I0/chip/vga_controller/score_translation/U55 iv110 0
Y 2 28158 12082
/ 0
vss 2 28158 11867
/ 0
vdd 2 28158 12361
/ 0
A 2 28118 12082
_I0/chip/vga_controller/score_translation/U51 iv110 0
Y 2 27638 13628
/ 0
vss 2 27638 13843
/ 0
vdd 2 27638 13349
/ 0
A 2 27598 13628
_I0/chip/vga_controller/score_translation/U45 iv110 0
Y 2 27558 13070
/ 0
vss 2 27558 12855
/ 0
vdd 2 27558 13349
/ 0
A 2 27518 13070
_I0/chip/vga_controller/score_translation/U39 iv110 0
Y 2 27838 13628
/ 0
vss 2 27838 13843
/ 0
vdd 2 27838 13349
/ 0
A 2 27798 13628
_I0/chip/vga_controller/score_translation/mem_addr_counter/U18 iv110 0
Y 2 26438 12082
/ 0
vss 2 26438 11867
/ 0
vdd 2 26438 12361
/ 0
A 2 26398 12082
_I0/chip/vga_controller/score_translation/mem_addr_counter/U11 iv110 0
Y 2 26238 12082
/ 0
vss 2 26238 11867
/ 0
vdd 2 26238 12361
/ 0
A 2 26198 12082
_I0/chip/vga_controller/read_and_output/U7 iv110 0
Y 2 38558 12640
/ 0
vss 2 38558 12855
/ 0
vdd 2 38558 12361
/ 0
A 2 38518 12640
_I0/chip/vga_controller/triggers/U24 iv110 0
Y 2 28678 12640
/ 0
vss 2 28678 12855
/ 0
vdd 2 28678 12361
/ 0
A 2 28638 12640
_I0/chip/vga_controller/triggers/U39 iv110 0
Y 2 30238 12082
/ 0
vss 2 30238 11867
/ 0
vdd 2 30238 12361
/ 0
A 2 30198 12082
_I0/chip/vga_controller/triggers/U38 iv110 0
Y 2 30678 12082
/ 0
vss 2 30678 11867
/ 0
vdd 2 30678 12361
/ 0
A 2 30638 12082
_I0/chip/vga_controller/triggers/U48 iv110 0
Y 2 30638 12640
/ 0
vss 2 30638 12855
/ 0
vdd 2 30638 12361
/ 0
A 2 30598 12640
_I0/chip/vga_controller/triggers/U47 iv110 0
Y 2 31038 12082
/ 0
vss 2 31038 11867
/ 0
vdd 2 31038 12361
/ 0
A 2 30998 12082
_I0/chip/vga_controller/triggers/U46 iv110 0
Y 2 30998 12640
/ 0
vss 2 30998 12855
/ 0
vdd 2 30998 12361
/ 0
A 2 30958 12640
_I0/chip/vga_controller/triggers/U45 iv110 0
Y 2 31398 12082
/ 0
vss 2 31398 11867
/ 0
vdd 2 31398 12361
/ 0
A 2 31358 12082
_I0/chip/vga_controller/triggers/U32 iv110 0
Y 2 31358 12640
/ 0
vss 2 31358 12855
/ 0
vdd 2 31358 12361
/ 0
A 2 31318 12640
_I0/chip/vga_controller/np_check/U29 iv110 0
Y 2 31078 14058
/ 0
vss 2 31078 13843
/ 0
vdd 2 31078 14337
/ 0
A 2 31038 14058
_I0/chip/vga_controller/np_check/U25 iv110 0
Y 2 29318 14058
/ 0
vss 2 29318 13843
/ 0
vdd 2 29318 14337
/ 0
A 2 29278 14058
_I0/chip/vga_controller/np_check/U32 iv110 0
Y 2 29678 14058
/ 0
vss 2 29678 13843
/ 0
vdd 2 29678 14337
/ 0
A 2 29638 14058
_I0/chip/vga_controller/np_check/U41 iv110 0
Y 2 29158 14616
/ 0
vss 2 29158 14831
/ 0
vdd 2 29158 14337
/ 0
A 2 29118 14616
_I0/chip/vga_controller/np_check/U39 iv110 0
Y 2 29238 14616
/ 0
vss 2 29238 14831
/ 0
vdd 2 29238 14337
/ 0
A 2 29198 14616
_I0/chip/vga_controller/np_check/U21 iv110 0
Y 2 29078 14616
/ 0
vss 2 29078 14831
/ 0
vdd 2 29078 14337
/ 0
A 2 29038 14616
_I0/chip/vga_controller/np_check/U24 iv110 0
Y 2 29078 14058
/ 0
vss 2 29078 13843
/ 0
vdd 2 29078 14337
/ 0
A 2 29038 14058
_I0/chip/vga_controller/score_check/U34 iv110 0
Y 2 26398 15046
/ 0
vss 2 26398 14831
/ 0
vdd 2 26398 15325
/ 0
A 2 26358 15046
_I0/chip/vga_controller/score_check/U36 iv110 0
Y 2 26478 15604
/ 0
vss 2 26478 15819
/ 0
vdd 2 26478 15325
/ 0
A 2 26438 15604
_I0/chip/vga_controller/score_check/U24 iv110 0
Y 2 26118 15604
/ 0
vss 2 26118 15819
/ 0
vdd 2 26118 15325
/ 0
A 2 26078 15604
_I0/chip/vga_controller/score_check/U31 iv110 0
Y 2 25438 15604
/ 0
vss 2 25438 15819
/ 0
vdd 2 25438 15325
/ 0
A 2 25398 15604
_I0/chip/vga_controller/score_check/U18 iv110 0
Y 2 25638 15604
/ 0
vss 2 25638 15819
/ 0
vdd 2 25638 15325
/ 0
A 2 25598 15604
_I0/chip/vga_controller/sync/U13 iv110 0
Y 2 28558 15046
/ 0
vss 2 28558 14831
/ 0
vdd 2 28558 15325
/ 0
A 2 28518 15046
_I0/chip/vga_controller/np_translation_reset/U8 iv110 0
Y 2 38878 18568
/ 0
vss 2 38878 18783
/ 0
vdd 2 38878 18289
/ 0
A 2 38838 18568
_I0/chip/vga_controller/np_translation_reset/U59 iv110 0
Y 2 38158 18010
/ 0
vss 2 38158 17795
/ 0
vdd 2 38158 18289
/ 0
A 2 38118 18010
_I0/chip/vga_controller/np_translation_reset/U56 iv110 0
Y 2 38638 18010
/ 0
vss 2 38638 17795
/ 0
vdd 2 38638 18289
/ 0
A 2 38598 18010
_I0/chip/vga_controller/np_translation_reset/U50 iv110 0
Y 2 38518 18998
/ 0
vss 2 38518 18783
/ 0
vdd 2 38518 19277
/ 0
A 2 38478 18998
_I0/chip/vga_controller/np_translation_reset/U46 iv110 0
Y 2 38638 18998
/ 0
vss 2 38638 18783
/ 0
vdd 2 38638 19277
/ 0
A 2 38598 18998
_I0/chip/vga_controller/np_translation_reset/U55 iv110 0
Y 2 38758 18998
/ 0
vss 2 38758 18783
/ 0
vdd 2 38758 19277
/ 0
A 2 38718 18998
_I0/chip/vga_controller/np_translation_reset/U52 iv110 0
Y 2 38878 18998
/ 0
vss 2 38878 18783
/ 0
vdd 2 38878 19277
/ 0
A 2 38838 18998
_I0/chip/vga_controller/np_translation_reset/U62 iv110 0
Y 2 37918 18568
/ 0
vss 2 37918 18783
/ 0
vdd 2 37918 18289
/ 0
A 2 37878 18568
_I0/chip/vga_controller/np_translation_reset/U37 iv110 0
Y 2 37158 18010
/ 0
vss 2 37158 17795
/ 0
vdd 2 37158 18289
/ 0
A 2 37118 18010
_I0/chip/vga_controller/np_translation_reset/U4 iv110 0
Y 2 36718 18010
/ 0
vss 2 36718 17795
/ 0
vdd 2 36718 18289
/ 0
A 2 36678 18010
_I0/chip/vga_controller/np_translation_reset/U6 iv110 0
Y 2 37918 18998
/ 0
vss 2 37918 18783
/ 0
vdd 2 37918 19277
/ 0
A 2 37878 18998
_I0/chip/vga_controller/np_translation_reset/U10 iv110 0
Y 2 37758 18998
/ 0
vss 2 37758 18783
/ 0
vdd 2 37758 19277
/ 0
A 2 37718 18998
_I0/chip/vga_controller/np_translation_reset/U12 iv110 0
Y 2 35318 18010
/ 0
vss 2 35318 17795
/ 0
vdd 2 35318 18289
/ 0
A 2 35278 18010
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U14 iv110 0
Y 2 36438 18998
/ 0
vss 2 36438 18783
/ 0
vdd 2 36438 19277
/ 0
A 2 36398 18998
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U9 iv110 0
Y 2 36558 19556
/ 0
vss 2 36558 19771
/ 0
vdd 2 36558 19277
/ 0
A 2 36518 19556
_I0/chip/vga_controller/np_translation/U27 iv110 0
Y 2 38678 14616
/ 0
vss 2 38678 14831
/ 0
vdd 2 38678 14337
/ 0
A 2 38638 14616
_I0/chip/vga_controller/np_translation/U4 iv110 0
Y 2 38878 14058
/ 0
vss 2 38878 13843
/ 0
vdd 2 38878 14337
/ 0
A 2 38838 14058
_I0/chip/vga_controller/np_translation/U6 iv110 0
Y 2 37278 14058
/ 0
vss 2 37278 13843
/ 0
vdd 2 37278 14337
/ 0
A 2 37238 14058
_I0/chip/vga_controller/np_translation/U30 iv110 0
Y 2 38438 14616
/ 0
vss 2 38438 14831
/ 0
vdd 2 38438 14337
/ 0
A 2 38398 14616
_I0/chip/vga_controller/np_translation/U8 iv110 0
Y 2 38478 14058
/ 0
vss 2 38478 13843
/ 0
vdd 2 38478 14337
/ 0
A 2 38438 14058
_I0/chip/vga_controller/np_translation/U24 iv110 0
Y 2 37518 14616
/ 0
vss 2 37518 14831
/ 0
vdd 2 37518 14337
/ 0
A 2 37478 14616
_I0/chip/vga_controller/mem_addr_demux/U70 iv110 0
Y 2 32878 12640
/ 0
vss 2 32878 12855
/ 0
vdd 2 32878 12361
/ 0
A 2 32838 12640
_I0/chip/U22 no210 0
B 2 25958 11094
/ 0
A 2 25918 11126
/ 0
vss 2 25918 10879
/ 0
vdd 2 25918 11373
/ 0
Y 2 25998 11126
_I0/chip/game_controller/U471 no210 0
B 2 638 13628
/ 0
A 2 598 13596
/ 0
vss 2 598 13843
/ 0
vdd 2 598 13349
/ 0
Y 2 678 13596
_I0/chip/game_controller/U344 no210 0
B 2 2438 11652
/ 0
A 2 2398 11620
/ 0
vss 2 2398 11867
/ 0
vdd 2 2398 11373
/ 0
Y 2 2478 11620
_I0/chip/game_controller/U495 no210 0
B 2 3758 13628
/ 0
A 2 3718 13596
/ 0
vss 2 3718 13843
/ 0
vdd 2 3718 13349
/ 0
Y 2 3798 13596
_I0/chip/game_controller/U539 no210 0
B 2 4198 10664
/ 0
A 2 4158 10632
/ 0
vss 2 4158 10879
/ 0
vdd 2 4158 10385
/ 0
Y 2 4238 10632
_I0/chip/game_controller/U573 no210 0
B 2 4478 19556
/ 0
A 2 4438 19524
/ 0
vss 2 4438 19771
/ 0
vdd 2 4438 19277
/ 0
Y 2 4518 19524
_I0/chip/game_controller/U590 no210 0
B 2 4758 17022
/ 0
A 2 4718 17054
/ 0
vss 2 4718 16807
/ 0
vdd 2 4718 17301
/ 0
Y 2 4798 17054
_I0/chip/game_controller/U506 no210 0
B 2 4398 15604
/ 0
A 2 4358 15572
/ 0
vss 2 4358 15819
/ 0
vdd 2 4358 15325
/ 0
Y 2 4438 15572
_I0/chip/game_controller/U413 no210 0
B 2 4838 16592
/ 0
A 2 4798 16560
/ 0
vss 2 4798 16807
/ 0
vdd 2 4798 16313
/ 0
Y 2 4878 16560
_I0/chip/game_controller/U372 no210 0
B 2 5118 15046
/ 0
A 2 5078 15078
/ 0
vss 2 5078 14831
/ 0
vdd 2 5078 15325
/ 0
Y 2 5158 15078
_I0/chip/game_controller/U549 no210 0
B 2 5438 14616
/ 0
A 2 5398 14584
/ 0
vss 2 5398 14831
/ 0
vdd 2 5398 14337
/ 0
Y 2 5478 14584
_I0/chip/game_controller/U414 no210 0
B 2 5278 14058
/ 0
A 2 5238 14090
/ 0
vss 2 5238 13843
/ 0
vdd 2 5238 14337
/ 0
Y 2 5318 14090
_I0/chip/game_controller/U356 no210 0
B 2 5838 13070
/ 0
A 2 5798 13102
/ 0
vss 2 5798 12855
/ 0
vdd 2 5798 13349
/ 0
Y 2 5878 13102
_I0/chip/game_controller/U432 no210 0
B 2 5598 12082
/ 0
A 2 5558 12114
/ 0
vss 2 5558 11867
/ 0
vdd 2 5558 12361
/ 0
Y 2 5638 12114
_I0/chip/game_controller/U428 no210 0
B 2 6078 12082
/ 0
A 2 6038 12114
/ 0
vss 2 6038 11867
/ 0
vdd 2 6038 12361
/ 0
Y 2 6118 12114
_I0/chip/game_controller/U366 no210 0
B 2 6918 14616
/ 0
A 2 6878 14584
/ 0
vss 2 6878 14831
/ 0
vdd 2 6878 14337
/ 0
Y 2 6958 14584
_I0/chip/game_controller/U550 no210 0
B 2 6478 14058
/ 0
A 2 6438 14090
/ 0
vss 2 6438 13843
/ 0
vdd 2 6438 14337
/ 0
Y 2 6518 14090
_I0/chip/game_controller/U409 no210 0
B 2 6318 15046
/ 0
A 2 6278 15078
/ 0
vss 2 6278 14831
/ 0
vdd 2 6278 15325
/ 0
Y 2 6358 15078
_I0/chip/game_controller/U581 no210 0
B 2 6118 14058
/ 0
A 2 6078 14090
/ 0
vss 2 6078 13843
/ 0
vdd 2 6078 14337
/ 0
Y 2 6158 14090
_I0/chip/game_controller/U333 no210 0
B 2 6158 13070
/ 0
A 2 6118 13102
/ 0
vss 2 6118 12855
/ 0
vdd 2 6118 13349
/ 0
Y 2 6198 13102
_I0/chip/game_controller/U493 no210 0
B 2 6518 10106
/ 0
A 2 6478 10138
/ 0
vss 2 6478 9891
/ 0
vdd 2 6478 10385
/ 0
Y 2 6558 10138
_I0/chip/game_controller/U334 no210 0
B 2 6518 10664
/ 0
A 2 6478 10632
/ 0
vss 2 6478 10879
/ 0
vdd 2 6478 10385
/ 0
Y 2 6558 10632
_I0/chip/game_controller/U412 no210 0
B 2 6558 9676
/ 0
A 2 6518 9644
/ 0
vss 2 6518 9891
/ 0
vdd 2 6518 9397
/ 0
Y 2 6598 9644
_I0/chip/game_controller/U586 no210 0
B 2 7318 12640
/ 0
A 2 7278 12608
/ 0
vss 2 7278 12855
/ 0
vdd 2 7278 12361
/ 0
Y 2 7358 12608
_I0/chip/game_controller/U593 no210 0
B 2 7518 13070
/ 0
A 2 7478 13102
/ 0
vss 2 7478 12855
/ 0
vdd 2 7478 13349
/ 0
Y 2 7558 13102
_I0/chip/game_controller/U325 no210 0
B 2 7238 13070
/ 0
A 2 7198 13102
/ 0
vss 2 7198 12855
/ 0
vdd 2 7198 13349
/ 0
Y 2 7278 13102
_I0/chip/game_controller/U411 no210 0
B 2 7158 9676
/ 0
A 2 7118 9644
/ 0
vss 2 7118 9891
/ 0
vdd 2 7118 9397
/ 0
Y 2 7198 9644
_I0/chip/game_controller/U401 no210 0
B 2 8558 15604
/ 0
A 2 8518 15572
/ 0
vss 2 8518 15819
/ 0
vdd 2 8518 15325
/ 0
Y 2 8598 15572
_I0/chip/game_controller/U503 no210 0
B 2 7198 15604
/ 0
A 2 7158 15572
/ 0
vss 2 7158 15819
/ 0
vdd 2 7158 15325
/ 0
Y 2 7238 15572
_I0/chip/game_controller/U504 no210 0
B 2 7638 15604
/ 0
A 2 7598 15572
/ 0
vss 2 7598 15819
/ 0
vdd 2 7598 15325
/ 0
Y 2 7678 15572
_I0/chip/game_controller/U361 no210 0
B 2 7918 10106
/ 0
A 2 7878 10138
/ 0
vss 2 7878 9891
/ 0
vdd 2 7878 10385
/ 0
Y 2 7958 10138
_I0/chip/game_controller/U365 no210 0
B 2 7638 8130
/ 0
A 2 7598 8162
/ 0
vss 2 7598 7915
/ 0
vdd 2 7598 8409
/ 0
Y 2 7678 8162
_I0/chip/game_controller/U588 no210 0
B 2 8998 19556
/ 0
A 2 8958 19524
/ 0
vss 2 8958 19771
/ 0
vdd 2 8958 19277
/ 0
Y 2 9038 19524
_I0/chip/game_controller/U553 no210 0
B 2 8478 18998
/ 0
A 2 8438 19030
/ 0
vss 2 8438 18783
/ 0
vdd 2 8438 19277
/ 0
Y 2 8518 19030
_I0/chip/game_controller/U370 no210 0
B 2 8158 8688
/ 0
A 2 8118 8656
/ 0
vss 2 8118 8903
/ 0
vdd 2 8118 8409
/ 0
Y 2 8198 8656
_I0/chip/game_controller/U407 no210 0
B 2 8438 9118
/ 0
A 2 8398 9150
/ 0
vss 2 8398 8903
/ 0
vdd 2 8398 9397
/ 0
Y 2 8478 9150
_I0/chip/game_controller/U406 no210 0
B 2 8438 9676
/ 0
A 2 8398 9644
/ 0
vss 2 8398 9891
/ 0
vdd 2 8398 9397
/ 0
Y 2 8478 9644
_I0/chip/game_controller/U542 no210 0
B 2 8838 18568
/ 0
A 2 8798 18536
/ 0
vss 2 8798 18783
/ 0
vdd 2 8798 18289
/ 0
Y 2 8878 18536
_I0/chip/game_controller/U578 no210 0
B 2 8958 17022
/ 0
A 2 8918 17054
/ 0
vss 2 8918 16807
/ 0
vdd 2 8918 17301
/ 0
Y 2 8998 17054
_I0/chip/game_controller/U475 no210 0
B 2 9198 15604
/ 0
A 2 9158 15572
/ 0
vss 2 9158 15819
/ 0
vdd 2 9158 15325
/ 0
Y 2 9238 15572
_I0/chip/game_controller/U543 no210 0
B 2 10038 15604
/ 0
A 2 9998 15572
/ 0
vss 2 9998 15819
/ 0
vdd 2 9998 15325
/ 0
Y 2 10078 15572
_I0/chip/game_controller/U329 no210 0
B 2 9478 13070
/ 0
A 2 9438 13102
/ 0
vss 2 9438 12855
/ 0
vdd 2 9438 13349
/ 0
Y 2 9518 13102
_I0/chip/game_controller/U322 no210 0
B 2 10118 16592
/ 0
A 2 10078 16560
/ 0
vss 2 10078 16807
/ 0
vdd 2 10078 16313
/ 0
Y 2 10158 16560
_I0/chip/game_controller/U446 no210 0
B 2 10238 12082
/ 0
A 2 10198 12114
/ 0
vss 2 10198 11867
/ 0
vdd 2 10198 12361
/ 0
Y 2 10278 12114
_I0/chip/game_controller/U519 no210 0
B 2 10798 19556
/ 0
A 2 10758 19524
/ 0
vss 2 10758 19771
/ 0
vdd 2 10758 19277
/ 0
Y 2 10838 19524
_I0/chip/game_controller/U369 no210 0
B 2 10998 16034
/ 0
A 2 10958 16066
/ 0
vss 2 10958 15819
/ 0
vdd 2 10958 16313
/ 0
Y 2 11038 16066
_I0/chip/game_controller/U447 no210 0
B 2 10758 15604
/ 0
A 2 10718 15572
/ 0
vss 2 10718 15819
/ 0
vdd 2 10718 15325
/ 0
Y 2 10798 15572
_I0/chip/game_controller/U327 no210 0
B 2 10758 12082
/ 0
A 2 10718 12114
/ 0
vss 2 10718 11867
/ 0
vdd 2 10718 12361
/ 0
Y 2 10798 12114
_I0/chip/game_controller/U324 no210 0
B 2 10758 12640
/ 0
A 2 10718 12608
/ 0
vss 2 10718 12855
/ 0
vdd 2 10718 12361
/ 0
Y 2 10798 12608
_I0/chip/game_controller/U368 no210 0
B 2 11078 11094
/ 0
A 2 11038 11126
/ 0
vss 2 11038 10879
/ 0
vdd 2 11038 11373
/ 0
Y 2 11118 11126
_I0/chip/game_controller/U339 no210 0
B 2 10998 8688
/ 0
A 2 10958 8656
/ 0
vss 2 10958 8903
/ 0
vdd 2 10958 8409
/ 0
Y 2 11038 8656
_I0/chip/game_controller/U326 no210 0
B 2 11918 18568
/ 0
A 2 11878 18536
/ 0
vss 2 11878 18783
/ 0
vdd 2 11878 18289
/ 0
Y 2 11958 18536
_I0/chip/game_controller/U323 no210 0
B 2 11438 19556
/ 0
A 2 11398 19524
/ 0
vss 2 11398 19771
/ 0
vdd 2 11398 19277
/ 0
Y 2 11478 19524
_I0/chip/game_controller/U353 no210 0
B 2 11758 15604
/ 0
A 2 11718 15572
/ 0
vss 2 11718 15819
/ 0
vdd 2 11718 15325
/ 0
Y 2 11798 15572
_I0/chip/game_controller/U351 no210 0
B 2 11798 10664
/ 0
A 2 11758 10632
/ 0
vss 2 11758 10879
/ 0
vdd 2 11758 10385
/ 0
Y 2 11838 10632
_I0/chip/game_controller/U394 no210 0
B 2 11878 11094
/ 0
A 2 11838 11126
/ 0
vss 2 11838 10879
/ 0
vdd 2 11838 11373
/ 0
Y 2 11918 11126
_I0/chip/game_controller/U354 no210 0
B 2 12198 18568
/ 0
A 2 12158 18536
/ 0
vss 2 12158 18783
/ 0
vdd 2 12158 18289
/ 0
Y 2 12238 18536
_I0/chip/game_controller/U395 no210 0
B 2 12118 12082
/ 0
A 2 12078 12114
/ 0
vss 2 12078 11867
/ 0
vdd 2 12078 12361
/ 0
Y 2 12158 12114
_I0/chip/game_controller/move_pm/U95 no210 0
B 2 7438 17580
/ 0
A 2 7398 17548
/ 0
vss 2 7398 17795
/ 0
vdd 2 7398 17301
/ 0
Y 2 7478 17548
_I0/chip/game_controller/move_pm/U77 no210 0
B 2 7438 17022
/ 0
A 2 7398 17054
/ 0
vss 2 7398 16807
/ 0
vdd 2 7398 17301
/ 0
Y 2 7478 17054
_I0/chip/game_controller/move_pm/U84 no210 0
B 2 6958 19556
/ 0
A 2 6918 19524
/ 0
vss 2 6918 19771
/ 0
vdd 2 6918 19277
/ 0
Y 2 6998 19524
_I0/chip/game_controller/move_pm/U102 no210 0
B 2 6318 18998
/ 0
A 2 6278 19030
/ 0
vss 2 6278 18783
/ 0
vdd 2 6278 19277
/ 0
Y 2 6358 19030
_I0/chip/game_controller/move_pm/U69 no210 0
B 2 6118 17022
/ 0
A 2 6078 17054
/ 0
vss 2 6078 16807
/ 0
vdd 2 6078 17301
/ 0
Y 2 6158 17054
_I0/chip/game_controller/move_pm/U85 no210 0
B 2 6118 19556
/ 0
A 2 6078 19524
/ 0
vss 2 6078 19771
/ 0
vdd 2 6078 19277
/ 0
Y 2 6158 19524
_I0/chip/game_controller/move_pm/U87 no210 0
B 2 6238 19556
/ 0
A 2 6198 19524
/ 0
vss 2 6198 19771
/ 0
vdd 2 6198 19277
/ 0
Y 2 6278 19524
_I0/chip/game_controller/move_pm/U88 no210 0
B 2 6038 18568
/ 0
A 2 5998 18536
/ 0
vss 2 5998 18783
/ 0
vdd 2 5998 18289
/ 0
Y 2 6078 18536
_I0/chip/game_controller/move_pm/U135 no210 0
B 2 5878 19556
/ 0
A 2 5838 19524
/ 0
vss 2 5838 19771
/ 0
vdd 2 5838 19277
/ 0
Y 2 5918 19524
_I0/chip/game_controller/move_pm/U72 no210 0
B 2 5638 17580
/ 0
A 2 5598 17548
/ 0
vss 2 5598 17795
/ 0
vdd 2 5598 17301
/ 0
Y 2 5678 17548
_I0/chip/game_controller/move_pm/U71 no210 0
B 2 5638 17022
/ 0
A 2 5598 17054
/ 0
vss 2 5598 16807
/ 0
vdd 2 5598 17301
/ 0
Y 2 5678 17054
_I0/chip/game_controller/move_pm/U74 no210 0
B 2 5638 19556
/ 0
A 2 5598 19524
/ 0
vss 2 5598 19771
/ 0
vdd 2 5598 19277
/ 0
Y 2 5678 19524
_I0/chip/game_controller/move_pm/U73 no210 0
B 2 5638 18998
/ 0
A 2 5598 19030
/ 0
vss 2 5598 18783
/ 0
vdd 2 5598 19277
/ 0
Y 2 5678 19030
_I0/chip/game_controller/move_pm/U123 no210 0
B 2 5758 19556
/ 0
A 2 5718 19524
/ 0
vss 2 5718 19771
/ 0
vdd 2 5718 19277
/ 0
Y 2 5798 19524
_I0/chip/game_controller/move_pm/U122 no210 0
B 2 5798 18998
/ 0
A 2 5758 19030
/ 0
vss 2 5758 18783
/ 0
vdd 2 5758 19277
/ 0
Y 2 5838 19030
_I0/chip/game_controller/calc_pm/U63 no210 0
B 2 1718 18010
/ 0
A 2 1678 18042
/ 0
vss 2 1678 17795
/ 0
vdd 2 1678 18289
/ 0
Y 2 1758 18042
_I0/chip/game_controller/calc_pm/U72 no210 0
B 2 1598 18010
/ 0
A 2 1558 18042
/ 0
vss 2 1558 17795
/ 0
vdd 2 1558 18289
/ 0
Y 2 1638 18042
_I0/chip/game_controller/calc_pm/U79 no210 0
B 2 2158 18010
/ 0
A 2 2118 18042
/ 0
vss 2 2118 17795
/ 0
vdd 2 2118 18289
/ 0
Y 2 2198 18042
_I0/chip/game_controller/calc_pm/U108 no210 0
B 2 2718 18010
/ 0
A 2 2678 18042
/ 0
vss 2 2678 17795
/ 0
vdd 2 2678 18289
/ 0
Y 2 2758 18042
_I0/chip/game_controller/calc_pm/U87 no210 0
B 2 3678 18998
/ 0
A 2 3638 19030
/ 0
vss 2 3638 18783
/ 0
vdd 2 3638 19277
/ 0
Y 2 3718 19030
_I0/chip/game_controller/calc_pm/U105 no210 0
B 2 3838 19556
/ 0
A 2 3798 19524
/ 0
vss 2 3798 19771
/ 0
vdd 2 3798 19277
/ 0
Y 2 3878 19524
_I0/chip/lookup_table/U89 no210 0
B 2 15878 1772
/ 0
A 2 15838 1740
/ 0
vss 2 15838 1987
/ 0
vdd 2 15838 1493
/ 0
Y 2 15918 1740
_I0/chip/lookup_table/U93 no210 0
B 2 16038 784
/ 0
A 2 15998 752
/ 0
vss 2 15998 999
/ 0
vdd 2 15998 505
/ 0
Y 2 16078 752
_I0/chip/lookup_table/U94 no210 0
B 2 15798 226
/ 0
A 2 15758 258
/ 0
vss 2 15758 11
/ 0
vdd 2 15758 505
/ 0
Y 2 15838 258
_I0/chip/lookup_table/U90 no210 0
B 2 15238 1214
/ 0
A 2 15198 1246
/ 0
vss 2 15198 999
/ 0
vdd 2 15198 1493
/ 0
Y 2 15278 1246
_I0/chip/lookup_table/U80 no210 0
B 2 15198 226
/ 0
A 2 15158 258
/ 0
vss 2 15158 11
/ 0
vdd 2 15158 505
/ 0
Y 2 15238 258
_I0/chip/lookup_table/U88 no210 0
B 2 14438 1214
/ 0
A 2 14398 1246
/ 0
vss 2 14398 999
/ 0
vdd 2 14398 1493
/ 0
Y 2 14478 1246
_I0/chip/lookup_table/U92 no210 0
B 2 13878 2202
/ 0
A 2 13838 2234
/ 0
vss 2 13838 1987
/ 0
vdd 2 13838 2481
/ 0
Y 2 13918 2234
_I0/chip/lookup_table/U91 no210 0
B 2 13478 1772
/ 0
A 2 13438 1740
/ 0
vss 2 13438 1987
/ 0
vdd 2 13438 1493
/ 0
Y 2 13518 1740
_I0/chip/lookup_table/U149 no210 0
B 2 13798 1772
/ 0
A 2 13758 1740
/ 0
vss 2 13758 1987
/ 0
vdd 2 13758 1493
/ 0
Y 2 13838 1740
_I0/chip/lookup_table/lbl_adder_y/U45 no210 0
B 2 14878 1772
/ 0
A 2 14838 1740
/ 0
vss 2 14838 1987
/ 0
vdd 2 14838 1493
/ 0
Y 2 14918 1740
_I0/chip/draw_erase_piece/U77 no210 0
B 2 11718 6712
/ 0
A 2 11678 6680
/ 0
vss 2 11678 6927
/ 0
vdd 2 11678 6433
/ 0
Y 2 11758 6680
_I0/chip/draw_erase_piece/U56 no210 0
B 2 12838 4178
/ 0
A 2 12798 4210
/ 0
vss 2 12798 3963
/ 0
vdd 2 12798 4457
/ 0
Y 2 12878 4210
_I0/chip/draw_erase_piece/U80 no210 0
B 2 12678 6712
/ 0
A 2 12638 6680
/ 0
vss 2 12638 6927
/ 0
vdd 2 12638 6433
/ 0
Y 2 12718 6680
_I0/chip/draw_erase_piece/U81 no210 0
B 2 12998 5724
/ 0
A 2 12958 5692
/ 0
vss 2 12958 5939
/ 0
vdd 2 12958 5445
/ 0
Y 2 13038 5692
_I0/chip/clear_shift/shift/counter_7_bit/U59 no210 0
B 2 3118 2202
/ 0
A 2 3078 2234
/ 0
vss 2 3078 1987
/ 0
vdd 2 3078 2481
/ 0
Y 2 3158 2234
_I0/chip/clear_shift/shift/counter_7_bit/U58 no210 0
B 2 1638 3190
/ 0
A 2 1598 3222
/ 0
vss 2 1598 2975
/ 0
vdd 2 1598 3469
/ 0
Y 2 1678 3222
_I0/chip/clear_shift/shift/counter_7_bit/U73 no210 0
B 2 2558 3748
/ 0
A 2 2518 3716
/ 0
vss 2 2518 3963
/ 0
vdd 2 2518 3469
/ 0
Y 2 2598 3716
_I0/chip/clear_shift/shift/counter_7_bit/U68 no210 0
B 2 2718 3190
/ 0
A 2 2678 3222
/ 0
vss 2 2678 2975
/ 0
vdd 2 2678 3469
/ 0
Y 2 2758 3222
_I0/chip/clear_shift/shift/counter_7_bit/U70 no210 0
B 2 2518 2202
/ 0
A 2 2478 2234
/ 0
vss 2 2478 1987
/ 0
vdd 2 2478 2481
/ 0
Y 2 2558 2234
_I0/chip/clear_shift/shift/counter_7_bit/U71 no210 0
B 2 2558 1214
/ 0
A 2 2518 1246
/ 0
vss 2 2518 999
/ 0
vdd 2 2518 1493
/ 0
Y 2 2598 1246
_I0/chip/clear_shift/shift/counter_7_bit/U46 no210 0
B 2 2918 3748
/ 0
A 2 2878 3716
/ 0
vss 2 2878 3963
/ 0
vdd 2 2878 3469
/ 0
Y 2 2958 3716
_I0/chip/clear_shift/shift/counter_7_bit/U72 no210 0
B 2 2918 1772
/ 0
A 2 2878 1740
/ 0
vss 2 2878 1987
/ 0
vdd 2 2878 1493
/ 0
Y 2 2958 1740
_I0/chip/clear_shift/shift/counter_7_bit/U45 no210 0
B 2 1918 1772
/ 0
A 2 1878 1740
/ 0
vss 2 1878 1987
/ 0
vdd 2 1878 1493
/ 0
Y 2 1958 1740
_I0/chip/clear_shift/shift/counter_7_bit/U66 no210 0
B 2 3118 3748
/ 0
A 2 3078 3716
/ 0
vss 2 3078 3963
/ 0
vdd 2 3078 3469
/ 0
Y 2 3158 3716
_I0/chip/clear_shift/shift/adder_7_bit/U13 no210 0
B 2 5638 1214
/ 0
A 2 5598 1246
/ 0
vss 2 5598 999
/ 0
vdd 2 5598 1493
/ 0
Y 2 5678 1246
_I0/chip/clear_shift/shift/adder_7_bit/U8 no210 0
B 2 5838 1214
/ 0
A 2 5798 1246
/ 0
vss 2 5798 999
/ 0
vdd 2 5798 1493
/ 0
Y 2 5878 1246
_I0/chip/clear_shift/shift/comb/U42 no210 0
B 2 3718 3190
/ 0
A 2 3678 3222
/ 0
vss 2 3678 2975
/ 0
vdd 2 3678 3469
/ 0
Y 2 3758 3222
_I0/chip/clear_shift/shift/comb/U69 no210 0
B 2 3918 3190
/ 0
A 2 3878 3222
/ 0
vss 2 3878 2975
/ 0
vdd 2 3878 3469
/ 0
Y 2 3958 3222
_I0/chip/clear_shift/shift/comb/U44 no210 0
B 2 4398 2202
/ 0
A 2 4358 2234
/ 0
vss 2 4358 1987
/ 0
vdd 2 4358 2481
/ 0
Y 2 4438 2234
_I0/chip/clear_shift/shift/comb/U72 no210 0
B 2 4398 2760
/ 0
A 2 4358 2728
/ 0
vss 2 4358 2975
/ 0
vdd 2 4358 2481
/ 0
Y 2 4438 2728
_I0/chip/clear_shift/shift/comb/U61 no210 0
B 2 4598 2202
/ 0
A 2 4558 2234
/ 0
vss 2 4558 1987
/ 0
vdd 2 4558 2481
/ 0
Y 2 4638 2234
_I0/chip/clear_shift/shift/comb/U56 no210 0
B 2 4798 2202
/ 0
A 2 4758 2234
/ 0
vss 2 4758 1987
/ 0
vdd 2 4758 2481
/ 0
Y 2 4838 2234
_I0/chip/clear_shift/shift/comb/U53 no210 0
B 2 4798 2760
/ 0
A 2 4758 2728
/ 0
vss 2 4758 2975
/ 0
vdd 2 4758 2481
/ 0
Y 2 4838 2728
_I0/chip/clear_shift/comb/U66 no210 0
B 2 7718 3748
/ 0
A 2 7678 3716
/ 0
vss 2 7678 3963
/ 0
vdd 2 7678 3469
/ 0
Y 2 7758 3716
_I0/chip/clear_shift/comb/U67 no210 0
B 2 7998 3748
/ 0
A 2 7958 3716
/ 0
vss 2 7958 3963
/ 0
vdd 2 7958 3469
/ 0
Y 2 8038 3716
_I0/chip/clear_shift/comb/U68 no210 0
B 2 7878 3748
/ 0
A 2 7838 3716
/ 0
vss 2 7838 3963
/ 0
vdd 2 7838 3469
/ 0
Y 2 7918 3716
_I0/chip/clear_shift/comb/U82 no210 0
B 2 8118 2760
/ 0
A 2 8078 2728
/ 0
vss 2 8078 2975
/ 0
vdd 2 8078 2481
/ 0
Y 2 8158 2728
_I0/chip/clear_shift/comb/U75 no210 0
B 2 8118 3748
/ 0
A 2 8078 3716
/ 0
vss 2 8078 3963
/ 0
vdd 2 8078 3469
/ 0
Y 2 8158 3716
_I0/chip/clear_shift/comb/U92 no210 0
B 2 8318 2760
/ 0
A 2 8278 2728
/ 0
vss 2 8278 2975
/ 0
vdd 2 8278 2481
/ 0
Y 2 8358 2728
_I0/chip/clear_shift/comb/U102 no210 0
B 2 8318 3190
/ 0
A 2 8278 3222
/ 0
vss 2 8278 2975
/ 0
vdd 2 8278 3469
/ 0
Y 2 8358 3222
_I0/chip/clear_shift/comb/U108 no210 0
B 2 8678 2760
/ 0
A 2 8638 2728
/ 0
vss 2 8638 2975
/ 0
vdd 2 8638 2481
/ 0
Y 2 8718 2728
_I0/chip/clear_shift/comb/U89 no210 0
B 2 9038 3748
/ 0
A 2 8998 3716
/ 0
vss 2 8998 3963
/ 0
vdd 2 8998 3469
/ 0
Y 2 9078 3716
_I0/chip/clear_shift/comb/U71 no210 0
B 2 9678 2760
/ 0
A 2 9638 2728
/ 0
vss 2 9638 2975
/ 0
vdd 2 9638 2481
/ 0
Y 2 9718 2728
_I0/chip/clear_shift/comb/U70 no210 0
B 2 9678 2202
/ 0
A 2 9638 2234
/ 0
vss 2 9638 1987
/ 0
vdd 2 9638 2481
/ 0
Y 2 9718 2234
_I0/chip/clear_shift/counter_7_bit/U37 no210 0
B 2 8478 1772
/ 0
A 2 8438 1740
/ 0
vss 2 8438 1987
/ 0
vdd 2 8438 1493
/ 0
Y 2 8518 1740
_I0/chip/clear_shift/counter_7_bit/U28 no210 0
B 2 8678 1214
/ 0
A 2 8638 1246
/ 0
vss 2 8638 999
/ 0
vdd 2 8638 1493
/ 0
Y 2 8718 1246
_I0/chip/clear_shift/counter_7_bit/U39 no210 0
B 2 8198 1214
/ 0
A 2 8158 1246
/ 0
vss 2 8158 999
/ 0
vdd 2 8158 1493
/ 0
Y 2 8238 1246
_I0/chip/switch_debounce/U72 no210 0
B 2 518 5724
/ 0
A 2 478 5692
/ 0
vss 2 478 5939
/ 0
vdd 2 478 5445
/ 0
Y 2 558 5692
_I0/chip/switch_debounce/U57 no210 0
B 2 518 6712
/ 0
A 2 478 6680
/ 0
vss 2 478 6927
/ 0
vdd 2 478 6433
/ 0
Y 2 558 6680
_I0/chip/switch_debounce/U56 no210 0
B 2 598 7142
/ 0
A 2 558 7174
/ 0
vss 2 558 6927
/ 0
vdd 2 558 7421
/ 0
Y 2 638 7174
_I0/chip/switch_debounce/U53 no210 0
B 2 958 7700
/ 0
A 2 918 7668
/ 0
vss 2 918 7915
/ 0
vdd 2 918 7421
/ 0
Y 2 998 7668
_I0/chip/switch_debounce/U92 no210 0
B 2 1358 6712
/ 0
A 2 1318 6680
/ 0
vss 2 1318 6927
/ 0
vdd 2 1318 6433
/ 0
Y 2 1398 6680
_I0/chip/switch_debounce/U61 no210 0
B 2 1438 7142
/ 0
A 2 1398 7174
/ 0
vss 2 1398 6927
/ 0
vdd 2 1398 7421
/ 0
Y 2 1478 7174
_I0/chip/switch_debounce/U63 no210 0
B 2 1678 7700
/ 0
A 2 1638 7668
/ 0
vss 2 1638 7915
/ 0
vdd 2 1638 7421
/ 0
Y 2 1718 7668
_I0/chip/switch_debounce/U59 no210 0
B 2 2278 7142
/ 0
A 2 2238 7174
/ 0
vss 2 2238 6927
/ 0
vdd 2 2238 7421
/ 0
Y 2 2318 7174
_I0/chip/switch_debounce/U60 no210 0
B 2 2278 7700
/ 0
A 2 2238 7668
/ 0
vss 2 2238 7915
/ 0
vdd 2 2238 7421
/ 0
Y 2 2318 7668
_I0/chip/switch_debounce/U64 no210 0
B 2 2518 7142
/ 0
A 2 2478 7174
/ 0
vss 2 2478 6927
/ 0
vdd 2 2478 7421
/ 0
Y 2 2558 7174
_I0/chip/switch_debounce/U62 no210 0
B 2 2118 7700
/ 0
A 2 2078 7668
/ 0
vss 2 2078 7915
/ 0
vdd 2 2078 7421
/ 0
Y 2 2158 7668
_I0/chip/switch_debounce/U68 no210 0
B 2 2118 7142
/ 0
A 2 2078 7174
/ 0
vss 2 2078 6927
/ 0
vdd 2 2078 7421
/ 0
Y 2 2158 7174
_I0/chip/switch_debounce/U73 no210 0
B 2 3558 5724
/ 0
A 2 3518 5692
/ 0
vss 2 3518 5939
/ 0
vdd 2 3518 5445
/ 0
Y 2 3598 5692
_I0/chip/switch_debounce/U80 no210 0
B 2 3318 7700
/ 0
A 2 3278 7668
/ 0
vss 2 3278 7915
/ 0
vdd 2 3278 7421
/ 0
Y 2 3358 7668
_I0/chip/switch_debounce/U83 no210 0
B 2 3518 7700
/ 0
A 2 3478 7668
/ 0
vss 2 3478 7915
/ 0
vdd 2 3478 7421
/ 0
Y 2 3558 7668
_I0/chip/keep_score/L2/U26 no210 0
B 2 14518 12082
/ 0
A 2 14478 12114
/ 0
vss 2 14478 11867
/ 0
vdd 2 14478 12361
/ 0
Y 2 14558 12114
_I0/chip/keep_score/L2/U29 no210 0
B 2 14918 12082
/ 0
A 2 14878 12114
/ 0
vss 2 14878 11867
/ 0
vdd 2 14878 12361
/ 0
Y 2 14958 12114
_I0/chip/keep_score/L2/U19 no210 0
B 2 15318 12082
/ 0
A 2 15278 12114
/ 0
vss 2 15278 11867
/ 0
vdd 2 15278 12361
/ 0
Y 2 15358 12114
_I0/chip/keep_score/L2/U21 no210 0
B 2 15598 12082
/ 0
A 2 15558 12114
/ 0
vss 2 15558 11867
/ 0
vdd 2 15558 12361
/ 0
Y 2 15638 12114
_I0/chip/keep_score/L2/U23 no210 0
B 2 15718 12082
/ 0
A 2 15678 12114
/ 0
vss 2 15678 11867
/ 0
vdd 2 15678 12361
/ 0
Y 2 15758 12114
_I0/chip/keep_score/L1/U29 no210 0
B 2 15158 10664
/ 0
A 2 15118 10632
/ 0
vss 2 15118 10879
/ 0
vdd 2 15118 10385
/ 0
Y 2 15198 10632
_I0/chip/keep_score/L1/U40 no210 0
B 2 15638 11094
/ 0
A 2 15598 11126
/ 0
vss 2 15598 10879
/ 0
vdd 2 15598 11373
/ 0
Y 2 15678 11126
_I0/chip/keep_score/L1/U44 no210 0
B 2 13958 11652
/ 0
A 2 13918 11620
/ 0
vss 2 13918 11867
/ 0
vdd 2 13918 11373
/ 0
Y 2 13998 11620
_I0/chip/video_ram_fix/U8 no210 0
B 2 18798 9676
/ 0
A 2 18758 9644
/ 0
vss 2 18758 9891
/ 0
vdd 2 18758 9397
/ 0
Y 2 18838 9644
_I0/chip/fall_timer/U54 no210 0
B 2 14278 18010
/ 0
A 2 14238 18042
/ 0
vss 2 14238 17795
/ 0
vdd 2 14238 18289
/ 0
Y 2 14318 18042
_I0/chip/fall_timer/U51 no210 0
B 2 13798 18568
/ 0
A 2 13758 18536
/ 0
vss 2 13758 18783
/ 0
vdd 2 13758 18289
/ 0
Y 2 13838 18536
_I0/chip/fall_timer/U49 no210 0
B 2 15918 16592
/ 0
A 2 15878 16560
/ 0
vss 2 15878 16807
/ 0
vdd 2 15878 16313
/ 0
Y 2 15958 16560
_I0/chip/fall_timer/donecheck/U12 no210 0
B 2 15198 16034
/ 0
A 2 15158 16066
/ 0
vss 2 15158 15819
/ 0
vdd 2 15158 16313
/ 0
Y 2 15238 16066
_I0/chip/fall_timer/donecheck/U15 no210 0
B 2 15838 16034
/ 0
A 2 15798 16066
/ 0
vss 2 15798 15819
/ 0
vdd 2 15798 16313
/ 0
Y 2 15878 16066
_I0/chip/fall_timer/donecheck/U17 no210 0
B 2 15958 16034
/ 0
A 2 15918 16066
/ 0
vss 2 15918 15819
/ 0
vdd 2 15918 16313
/ 0
Y 2 15998 16066
_I0/chip/fall_timer/counter/U22 no210 0
B 2 13758 17580
/ 0
A 2 13718 17548
/ 0
vss 2 13718 17795
/ 0
vdd 2 13718 17301
/ 0
Y 2 13798 17548
_I0/chip/fall_timer/counter/U26 no210 0
B 2 14238 16592
/ 0
A 2 14198 16560
/ 0
vss 2 14198 16807
/ 0
vdd 2 14198 16313
/ 0
Y 2 14278 16560
_I0/chip/fall_timer/counter/U30 no210 0
B 2 14078 17580
/ 0
A 2 14038 17548
/ 0
vss 2 14038 17795
/ 0
vdd 2 14038 17301
/ 0
Y 2 14118 17548
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U30 no210 0
B 2 29318 8130
/ 0
A 2 29278 8162
/ 0
vss 2 29278 7915
/ 0
vdd 2 29278 8409
/ 0
Y 2 29358 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U30 no210 0
B 2 33238 8130
/ 0
A 2 33198 8162
/ 0
vss 2 33198 7915
/ 0
vdd 2 33198 8409
/ 0
Y 2 33278 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U30 no210 0
B 2 37158 8130
/ 0
A 2 37118 8162
/ 0
vss 2 37118 7915
/ 0
vdd 2 37118 8409
/ 0
Y 2 37198 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U30 no210 0
B 2 25398 8130
/ 0
A 2 25358 8162
/ 0
vss 2 25358 7915
/ 0
vdd 2 25358 8409
/ 0
Y 2 25438 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U30 no210 0
B 2 21478 8130
/ 0
A 2 21438 8162
/ 0
vss 2 21438 7915
/ 0
vdd 2 21438 8409
/ 0
Y 2 21518 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U30 no210 0
B 2 29318 9118
/ 0
A 2 29278 9150
/ 0
vss 2 29278 8903
/ 0
vdd 2 29278 9397
/ 0
Y 2 29358 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U30 no210 0
B 2 33238 9118
/ 0
A 2 33198 9150
/ 0
vss 2 33198 8903
/ 0
vdd 2 33198 9397
/ 0
Y 2 33278 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U30 no210 0
B 2 37158 9118
/ 0
A 2 37118 9150
/ 0
vss 2 37118 8903
/ 0
vdd 2 37118 9397
/ 0
Y 2 37198 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U30 no210 0
B 2 25398 9118
/ 0
A 2 25358 9150
/ 0
vss 2 25358 8903
/ 0
vdd 2 25358 9397
/ 0
Y 2 25438 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U30 no210 0
B 2 21478 9118
/ 0
A 2 21438 9150
/ 0
vss 2 21438 8903
/ 0
vdd 2 21438 9397
/ 0
Y 2 21518 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U17 no210 0
B 2 29198 8130
/ 0
A 2 29158 8162
/ 0
vss 2 29158 7915
/ 0
vdd 2 29158 8409
/ 0
Y 2 29238 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U17 no210 0
B 2 33118 8130
/ 0
A 2 33078 8162
/ 0
vss 2 33078 7915
/ 0
vdd 2 33078 8409
/ 0
Y 2 33158 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U17 no210 0
B 2 37038 8130
/ 0
A 2 36998 8162
/ 0
vss 2 36998 7915
/ 0
vdd 2 36998 8409
/ 0
Y 2 37078 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U17 no210 0
B 2 25278 8130
/ 0
A 2 25238 8162
/ 0
vss 2 25238 7915
/ 0
vdd 2 25238 8409
/ 0
Y 2 25318 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U17 no210 0
B 2 21358 8130
/ 0
A 2 21318 8162
/ 0
vss 2 21318 7915
/ 0
vdd 2 21318 8409
/ 0
Y 2 21398 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U17 no210 0
B 2 29198 9118
/ 0
A 2 29158 9150
/ 0
vss 2 29158 8903
/ 0
vdd 2 29158 9397
/ 0
Y 2 29238 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U17 no210 0
B 2 33118 9118
/ 0
A 2 33078 9150
/ 0
vss 2 33078 8903
/ 0
vdd 2 33078 9397
/ 0
Y 2 33158 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U17 no210 0
B 2 37038 9118
/ 0
A 2 36998 9150
/ 0
vss 2 36998 8903
/ 0
vdd 2 36998 9397
/ 0
Y 2 37078 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U17 no210 0
B 2 25278 9118
/ 0
A 2 25238 9150
/ 0
vss 2 25238 8903
/ 0
vdd 2 25238 9397
/ 0
Y 2 25318 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U17 no210 0
B 2 21358 9118
/ 0
A 2 21318 9150
/ 0
vss 2 21318 8903
/ 0
vdd 2 21318 9397
/ 0
Y 2 21398 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U18 no210 0
B 2 29718 8130
/ 0
A 2 29678 8162
/ 0
vss 2 29678 7915
/ 0
vdd 2 29678 8409
/ 0
Y 2 29758 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U18 no210 0
B 2 33638 8130
/ 0
A 2 33598 8162
/ 0
vss 2 33598 7915
/ 0
vdd 2 33598 8409
/ 0
Y 2 33678 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U18 no210 0
B 2 37558 8130
/ 0
A 2 37518 8162
/ 0
vss 2 37518 7915
/ 0
vdd 2 37518 8409
/ 0
Y 2 37598 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U18 no210 0
B 2 25798 8130
/ 0
A 2 25758 8162
/ 0
vss 2 25758 7915
/ 0
vdd 2 25758 8409
/ 0
Y 2 25838 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U18 no210 0
B 2 21878 8130
/ 0
A 2 21838 8162
/ 0
vss 2 21838 7915
/ 0
vdd 2 21838 8409
/ 0
Y 2 21918 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U18 no210 0
B 2 29718 9118
/ 0
A 2 29678 9150
/ 0
vss 2 29678 8903
/ 0
vdd 2 29678 9397
/ 0
Y 2 29758 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U18 no210 0
B 2 33638 9118
/ 0
A 2 33598 9150
/ 0
vss 2 33598 8903
/ 0
vdd 2 33598 9397
/ 0
Y 2 33678 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U18 no210 0
B 2 37558 9118
/ 0
A 2 37518 9150
/ 0
vss 2 37518 8903
/ 0
vdd 2 37518 9397
/ 0
Y 2 37598 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U18 no210 0
B 2 25798 9118
/ 0
A 2 25758 9150
/ 0
vss 2 25758 8903
/ 0
vdd 2 25758 9397
/ 0
Y 2 25838 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U18 no210 0
B 2 21878 9118
/ 0
A 2 21838 9150
/ 0
vss 2 21838 8903
/ 0
vdd 2 21838 9397
/ 0
Y 2 21918 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U19 no210 0
B 2 29598 8130
/ 0
A 2 29558 8162
/ 0
vss 2 29558 7915
/ 0
vdd 2 29558 8409
/ 0
Y 2 29638 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U19 no210 0
B 2 33518 8130
/ 0
A 2 33478 8162
/ 0
vss 2 33478 7915
/ 0
vdd 2 33478 8409
/ 0
Y 2 33558 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U19 no210 0
B 2 37438 8130
/ 0
A 2 37398 8162
/ 0
vss 2 37398 7915
/ 0
vdd 2 37398 8409
/ 0
Y 2 37478 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U19 no210 0
B 2 25678 8130
/ 0
A 2 25638 8162
/ 0
vss 2 25638 7915
/ 0
vdd 2 25638 8409
/ 0
Y 2 25718 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U19 no210 0
B 2 21758 8130
/ 0
A 2 21718 8162
/ 0
vss 2 21718 7915
/ 0
vdd 2 21718 8409
/ 0
Y 2 21798 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U19 no210 0
B 2 29598 9118
/ 0
A 2 29558 9150
/ 0
vss 2 29558 8903
/ 0
vdd 2 29558 9397
/ 0
Y 2 29638 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U19 no210 0
B 2 33518 9118
/ 0
A 2 33478 9150
/ 0
vss 2 33478 8903
/ 0
vdd 2 33478 9397
/ 0
Y 2 33558 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U19 no210 0
B 2 37438 9118
/ 0
A 2 37398 9150
/ 0
vss 2 37398 8903
/ 0
vdd 2 37398 9397
/ 0
Y 2 37478 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U19 no210 0
B 2 25678 9118
/ 0
A 2 25638 9150
/ 0
vss 2 25638 8903
/ 0
vdd 2 25638 9397
/ 0
Y 2 25718 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U19 no210 0
B 2 21758 9118
/ 0
A 2 21718 9150
/ 0
vss 2 21718 8903
/ 0
vdd 2 21718 9397
/ 0
Y 2 21798 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U28 no210 0
B 2 30198 8130
/ 0
A 2 30158 8162
/ 0
vss 2 30158 7915
/ 0
vdd 2 30158 8409
/ 0
Y 2 30238 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U28 no210 0
B 2 34118 8130
/ 0
A 2 34078 8162
/ 0
vss 2 34078 7915
/ 0
vdd 2 34078 8409
/ 0
Y 2 34158 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U28 no210 0
B 2 38038 8130
/ 0
A 2 37998 8162
/ 0
vss 2 37998 7915
/ 0
vdd 2 37998 8409
/ 0
Y 2 38078 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U28 no210 0
B 2 26278 8130
/ 0
A 2 26238 8162
/ 0
vss 2 26238 7915
/ 0
vdd 2 26238 8409
/ 0
Y 2 26318 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U28 no210 0
B 2 22358 8130
/ 0
A 2 22318 8162
/ 0
vss 2 22318 7915
/ 0
vdd 2 22318 8409
/ 0
Y 2 22398 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U28 no210 0
B 2 30198 9118
/ 0
A 2 30158 9150
/ 0
vss 2 30158 8903
/ 0
vdd 2 30158 9397
/ 0
Y 2 30238 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U28 no210 0
B 2 34118 9118
/ 0
A 2 34078 9150
/ 0
vss 2 34078 8903
/ 0
vdd 2 34078 9397
/ 0
Y 2 34158 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U28 no210 0
B 2 38038 9118
/ 0
A 2 37998 9150
/ 0
vss 2 37998 8903
/ 0
vdd 2 37998 9397
/ 0
Y 2 38078 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U28 no210 0
B 2 26278 9118
/ 0
A 2 26238 9150
/ 0
vss 2 26238 8903
/ 0
vdd 2 26238 9397
/ 0
Y 2 26318 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U28 no210 0
B 2 22358 9118
/ 0
A 2 22318 9150
/ 0
vss 2 22318 8903
/ 0
vdd 2 22318 9397
/ 0
Y 2 22398 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U21 no210 0
B 2 30598 8130
/ 0
A 2 30558 8162
/ 0
vss 2 30558 7915
/ 0
vdd 2 30558 8409
/ 0
Y 2 30638 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U21 no210 0
B 2 34518 8130
/ 0
A 2 34478 8162
/ 0
vss 2 34478 7915
/ 0
vdd 2 34478 8409
/ 0
Y 2 34558 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U21 no210 0
B 2 38438 8130
/ 0
A 2 38398 8162
/ 0
vss 2 38398 7915
/ 0
vdd 2 38398 8409
/ 0
Y 2 38478 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U21 no210 0
B 2 26678 8130
/ 0
A 2 26638 8162
/ 0
vss 2 26638 7915
/ 0
vdd 2 26638 8409
/ 0
Y 2 26718 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U21 no210 0
B 2 22758 8130
/ 0
A 2 22718 8162
/ 0
vss 2 22718 7915
/ 0
vdd 2 22718 8409
/ 0
Y 2 22798 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U21 no210 0
B 2 30598 9118
/ 0
A 2 30558 9150
/ 0
vss 2 30558 8903
/ 0
vdd 2 30558 9397
/ 0
Y 2 30638 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U21 no210 0
B 2 34518 9118
/ 0
A 2 34478 9150
/ 0
vss 2 34478 8903
/ 0
vdd 2 34478 9397
/ 0
Y 2 34558 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U21 no210 0
B 2 38438 9118
/ 0
A 2 38398 9150
/ 0
vss 2 38398 8903
/ 0
vdd 2 38398 9397
/ 0
Y 2 38478 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U21 no210 0
B 2 26678 9118
/ 0
A 2 26638 9150
/ 0
vss 2 26638 8903
/ 0
vdd 2 26638 9397
/ 0
Y 2 26718 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U21 no210 0
B 2 22758 9118
/ 0
A 2 22718 9150
/ 0
vss 2 22718 8903
/ 0
vdd 2 22718 9397
/ 0
Y 2 22798 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U20 no210 0
B 2 30478 8130
/ 0
A 2 30438 8162
/ 0
vss 2 30438 7915
/ 0
vdd 2 30438 8409
/ 0
Y 2 30518 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U20 no210 0
B 2 34398 8130
/ 0
A 2 34358 8162
/ 0
vss 2 34358 7915
/ 0
vdd 2 34358 8409
/ 0
Y 2 34438 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U20 no210 0
B 2 38318 8130
/ 0
A 2 38278 8162
/ 0
vss 2 38278 7915
/ 0
vdd 2 38278 8409
/ 0
Y 2 38358 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U20 no210 0
B 2 26558 8130
/ 0
A 2 26518 8162
/ 0
vss 2 26518 7915
/ 0
vdd 2 26518 8409
/ 0
Y 2 26598 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U20 no210 0
B 2 22638 8130
/ 0
A 2 22598 8162
/ 0
vss 2 22598 7915
/ 0
vdd 2 22598 8409
/ 0
Y 2 22678 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U20 no210 0
B 2 30478 9118
/ 0
A 2 30438 9150
/ 0
vss 2 30438 8903
/ 0
vdd 2 30438 9397
/ 0
Y 2 30518 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U20 no210 0
B 2 34398 9118
/ 0
A 2 34358 9150
/ 0
vss 2 34358 8903
/ 0
vdd 2 34358 9397
/ 0
Y 2 34438 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U20 no210 0
B 2 38318 9118
/ 0
A 2 38278 9150
/ 0
vss 2 38278 8903
/ 0
vdd 2 38278 9397
/ 0
Y 2 38358 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U20 no210 0
B 2 26558 9118
/ 0
A 2 26518 9150
/ 0
vss 2 26518 8903
/ 0
vdd 2 26518 9397
/ 0
Y 2 26598 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U20 no210 0
B 2 22638 9118
/ 0
A 2 22598 9150
/ 0
vss 2 22598 8903
/ 0
vdd 2 22598 9397
/ 0
Y 2 22678 9150
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_3 no210 0
B 2 29118 6712
/ 0
A 2 29078 6680
/ 0
vss 2 29078 6927
/ 0
vdd 2 29078 6433
/ 0
Y 2 29158 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_3 no210 0
B 2 33038 6712
/ 0
A 2 32998 6680
/ 0
vss 2 32998 6927
/ 0
vdd 2 32998 6433
/ 0
Y 2 33078 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_3 no210 0
B 2 36958 6712
/ 0
A 2 36918 6680
/ 0
vss 2 36918 6927
/ 0
vdd 2 36918 6433
/ 0
Y 2 36998 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_3 no210 0
B 2 25198 6712
/ 0
A 2 25158 6680
/ 0
vss 2 25158 6927
/ 0
vdd 2 25158 6433
/ 0
Y 2 25238 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_3 no210 0
B 2 21278 6712
/ 0
A 2 21238 6680
/ 0
vss 2 21238 6927
/ 0
vdd 2 21238 6433
/ 0
Y 2 21318 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_3 no210 0
B 2 29118 4736
/ 0
A 2 29078 4704
/ 0
vss 2 29078 4951
/ 0
vdd 2 29078 4457
/ 0
Y 2 29158 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_3 no210 0
B 2 33038 4736
/ 0
A 2 32998 4704
/ 0
vss 2 32998 4951
/ 0
vdd 2 32998 4457
/ 0
Y 2 33078 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_3 no210 0
B 2 36958 4736
/ 0
A 2 36918 4704
/ 0
vss 2 36918 4951
/ 0
vdd 2 36918 4457
/ 0
Y 2 36998 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_3 no210 0
B 2 25198 4736
/ 0
A 2 25158 4704
/ 0
vss 2 25158 4951
/ 0
vdd 2 25158 4457
/ 0
Y 2 25238 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_3 no210 0
B 2 21278 4736
/ 0
A 2 21238 4704
/ 0
vss 2 21238 4951
/ 0
vdd 2 21238 4457
/ 0
Y 2 21318 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_3 no210 0
B 2 29118 784
/ 0
A 2 29078 752
/ 0
vss 2 29078 999
/ 0
vdd 2 29078 505
/ 0
Y 2 29158 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_3 no210 0
B 2 33038 784
/ 0
A 2 32998 752
/ 0
vss 2 32998 999
/ 0
vdd 2 32998 505
/ 0
Y 2 33078 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_3 no210 0
B 2 36958 784
/ 0
A 2 36918 752
/ 0
vss 2 36918 999
/ 0
vdd 2 36918 505
/ 0
Y 2 36998 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_3 no210 0
B 2 25198 784
/ 0
A 2 25158 752
/ 0
vss 2 25158 999
/ 0
vdd 2 25158 505
/ 0
Y 2 25238 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_3 no210 0
B 2 21278 784
/ 0
A 2 21238 752
/ 0
vss 2 21238 999
/ 0
vdd 2 21238 505
/ 0
Y 2 21318 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_3 no210 0
B 2 29118 2760
/ 0
A 2 29078 2728
/ 0
vss 2 29078 2975
/ 0
vdd 2 29078 2481
/ 0
Y 2 29158 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_3 no210 0
B 2 33038 2760
/ 0
A 2 32998 2728
/ 0
vss 2 32998 2975
/ 0
vdd 2 32998 2481
/ 0
Y 2 33078 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_3 no210 0
B 2 36958 2760
/ 0
A 2 36918 2728
/ 0
vss 2 36918 2975
/ 0
vdd 2 36918 2481
/ 0
Y 2 36998 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_3 no210 0
B 2 25198 2760
/ 0
A 2 25158 2728
/ 0
vss 2 25158 2975
/ 0
vdd 2 25158 2481
/ 0
Y 2 25238 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_3 no210 0
B 2 21278 2760
/ 0
A 2 21238 2728
/ 0
vss 2 21238 2975
/ 0
vdd 2 21238 2481
/ 0
Y 2 21318 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_3 no210 0
B 2 27158 6712
/ 0
A 2 27118 6680
/ 0
vss 2 27118 6927
/ 0
vdd 2 27118 6433
/ 0
Y 2 27198 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_3 no210 0
B 2 31078 6712
/ 0
A 2 31038 6680
/ 0
vss 2 31038 6927
/ 0
vdd 2 31038 6433
/ 0
Y 2 31118 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_3 no210 0
B 2 34998 6712
/ 0
A 2 34958 6680
/ 0
vss 2 34958 6927
/ 0
vdd 2 34958 6433
/ 0
Y 2 35038 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_3 no210 0
B 2 23238 6712
/ 0
A 2 23198 6680
/ 0
vss 2 23198 6927
/ 0
vdd 2 23198 6433
/ 0
Y 2 23278 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_3 no210 0
B 2 19318 6712
/ 0
A 2 19278 6680
/ 0
vss 2 19278 6927
/ 0
vdd 2 19278 6433
/ 0
Y 2 19358 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_3 no210 0
B 2 27158 4736
/ 0
A 2 27118 4704
/ 0
vss 2 27118 4951
/ 0
vdd 2 27118 4457
/ 0
Y 2 27198 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_3 no210 0
B 2 31078 4736
/ 0
A 2 31038 4704
/ 0
vss 2 31038 4951
/ 0
vdd 2 31038 4457
/ 0
Y 2 31118 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_3 no210 0
B 2 34998 4736
/ 0
A 2 34958 4704
/ 0
vss 2 34958 4951
/ 0
vdd 2 34958 4457
/ 0
Y 2 35038 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_3 no210 0
B 2 23238 4736
/ 0
A 2 23198 4704
/ 0
vss 2 23198 4951
/ 0
vdd 2 23198 4457
/ 0
Y 2 23278 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_3 no210 0
B 2 19318 4736
/ 0
A 2 19278 4704
/ 0
vss 2 19278 4951
/ 0
vdd 2 19278 4457
/ 0
Y 2 19358 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_3 no210 0
B 2 27158 784
/ 0
A 2 27118 752
/ 0
vss 2 27118 999
/ 0
vdd 2 27118 505
/ 0
Y 2 27198 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_3 no210 0
B 2 31078 784
/ 0
A 2 31038 752
/ 0
vss 2 31038 999
/ 0
vdd 2 31038 505
/ 0
Y 2 31118 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_3 no210 0
B 2 34998 784
/ 0
A 2 34958 752
/ 0
vss 2 34958 999
/ 0
vdd 2 34958 505
/ 0
Y 2 35038 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_3 no210 0
B 2 23238 784
/ 0
A 2 23198 752
/ 0
vss 2 23198 999
/ 0
vdd 2 23198 505
/ 0
Y 2 23278 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_3 no210 0
B 2 19318 784
/ 0
A 2 19278 752
/ 0
vss 2 19278 999
/ 0
vdd 2 19278 505
/ 0
Y 2 19358 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_3 no210 0
B 2 27158 2760
/ 0
A 2 27118 2728
/ 0
vss 2 27118 2975
/ 0
vdd 2 27118 2481
/ 0
Y 2 27198 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_3 no210 0
B 2 31078 2760
/ 0
A 2 31038 2728
/ 0
vss 2 31038 2975
/ 0
vdd 2 31038 2481
/ 0
Y 2 31118 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_3 no210 0
B 2 34998 2760
/ 0
A 2 34958 2728
/ 0
vss 2 34958 2975
/ 0
vdd 2 34958 2481
/ 0
Y 2 35038 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_3 no210 0
B 2 23238 2760
/ 0
A 2 23198 2728
/ 0
vss 2 23198 2975
/ 0
vdd 2 23198 2481
/ 0
Y 2 23278 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_3 no210 0
B 2 19318 2760
/ 0
A 2 19278 2728
/ 0
vss 2 19278 2975
/ 0
vdd 2 19278 2481
/ 0
Y 2 19358 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_4 no210 0
B 2 29118 6154
/ 0
A 2 29078 6186
/ 0
vss 2 29078 5939
/ 0
vdd 2 29078 6433
/ 0
Y 2 29158 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_4 no210 0
B 2 33038 6154
/ 0
A 2 32998 6186
/ 0
vss 2 32998 5939
/ 0
vdd 2 32998 6433
/ 0
Y 2 33078 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_4 no210 0
B 2 36958 6154
/ 0
A 2 36918 6186
/ 0
vss 2 36918 5939
/ 0
vdd 2 36918 6433
/ 0
Y 2 36998 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_4 no210 0
B 2 25198 6154
/ 0
A 2 25158 6186
/ 0
vss 2 25158 5939
/ 0
vdd 2 25158 6433
/ 0
Y 2 25238 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_4 no210 0
B 2 21278 6154
/ 0
A 2 21238 6186
/ 0
vss 2 21238 5939
/ 0
vdd 2 21238 6433
/ 0
Y 2 21318 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_4 no210 0
B 2 29118 4178
/ 0
A 2 29078 4210
/ 0
vss 2 29078 3963
/ 0
vdd 2 29078 4457
/ 0
Y 2 29158 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_4 no210 0
B 2 33038 4178
/ 0
A 2 32998 4210
/ 0
vss 2 32998 3963
/ 0
vdd 2 32998 4457
/ 0
Y 2 33078 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_4 no210 0
B 2 36958 4178
/ 0
A 2 36918 4210
/ 0
vss 2 36918 3963
/ 0
vdd 2 36918 4457
/ 0
Y 2 36998 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_4 no210 0
B 2 25198 4178
/ 0
A 2 25158 4210
/ 0
vss 2 25158 3963
/ 0
vdd 2 25158 4457
/ 0
Y 2 25238 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_4 no210 0
B 2 21278 4178
/ 0
A 2 21238 4210
/ 0
vss 2 21238 3963
/ 0
vdd 2 21238 4457
/ 0
Y 2 21318 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_4 no210 0
B 2 29118 226
/ 0
A 2 29078 258
/ 0
vss 2 29078 11
/ 0
vdd 2 29078 505
/ 0
Y 2 29158 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_4 no210 0
B 2 33038 226
/ 0
A 2 32998 258
/ 0
vss 2 32998 11
/ 0
vdd 2 32998 505
/ 0
Y 2 33078 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_4 no210 0
B 2 36958 226
/ 0
A 2 36918 258
/ 0
vss 2 36918 11
/ 0
vdd 2 36918 505
/ 0
Y 2 36998 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_4 no210 0
B 2 25198 226
/ 0
A 2 25158 258
/ 0
vss 2 25158 11
/ 0
vdd 2 25158 505
/ 0
Y 2 25238 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_4 no210 0
B 2 21278 226
/ 0
A 2 21238 258
/ 0
vss 2 21238 11
/ 0
vdd 2 21238 505
/ 0
Y 2 21318 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_4 no210 0
B 2 29118 2202
/ 0
A 2 29078 2234
/ 0
vss 2 29078 1987
/ 0
vdd 2 29078 2481
/ 0
Y 2 29158 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_4 no210 0
B 2 33038 2202
/ 0
A 2 32998 2234
/ 0
vss 2 32998 1987
/ 0
vdd 2 32998 2481
/ 0
Y 2 33078 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_4 no210 0
B 2 36958 2202
/ 0
A 2 36918 2234
/ 0
vss 2 36918 1987
/ 0
vdd 2 36918 2481
/ 0
Y 2 36998 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_4 no210 0
B 2 25198 2202
/ 0
A 2 25158 2234
/ 0
vss 2 25158 1987
/ 0
vdd 2 25158 2481
/ 0
Y 2 25238 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_4 no210 0
B 2 21278 2202
/ 0
A 2 21238 2234
/ 0
vss 2 21238 1987
/ 0
vdd 2 21238 2481
/ 0
Y 2 21318 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_4 no210 0
B 2 27158 6154
/ 0
A 2 27118 6186
/ 0
vss 2 27118 5939
/ 0
vdd 2 27118 6433
/ 0
Y 2 27198 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_4 no210 0
B 2 31078 6154
/ 0
A 2 31038 6186
/ 0
vss 2 31038 5939
/ 0
vdd 2 31038 6433
/ 0
Y 2 31118 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_4 no210 0
B 2 34998 6154
/ 0
A 2 34958 6186
/ 0
vss 2 34958 5939
/ 0
vdd 2 34958 6433
/ 0
Y 2 35038 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_4 no210 0
B 2 23238 6154
/ 0
A 2 23198 6186
/ 0
vss 2 23198 5939
/ 0
vdd 2 23198 6433
/ 0
Y 2 23278 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_4 no210 0
B 2 19318 6154
/ 0
A 2 19278 6186
/ 0
vss 2 19278 5939
/ 0
vdd 2 19278 6433
/ 0
Y 2 19358 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_4 no210 0
B 2 27158 4178
/ 0
A 2 27118 4210
/ 0
vss 2 27118 3963
/ 0
vdd 2 27118 4457
/ 0
Y 2 27198 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_4 no210 0
B 2 31078 4178
/ 0
A 2 31038 4210
/ 0
vss 2 31038 3963
/ 0
vdd 2 31038 4457
/ 0
Y 2 31118 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_4 no210 0
B 2 34998 4178
/ 0
A 2 34958 4210
/ 0
vss 2 34958 3963
/ 0
vdd 2 34958 4457
/ 0
Y 2 35038 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_4 no210 0
B 2 23238 4178
/ 0
A 2 23198 4210
/ 0
vss 2 23198 3963
/ 0
vdd 2 23198 4457
/ 0
Y 2 23278 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_4 no210 0
B 2 19318 4178
/ 0
A 2 19278 4210
/ 0
vss 2 19278 3963
/ 0
vdd 2 19278 4457
/ 0
Y 2 19358 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_4 no210 0
B 2 27158 226
/ 0
A 2 27118 258
/ 0
vss 2 27118 11
/ 0
vdd 2 27118 505
/ 0
Y 2 27198 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_4 no210 0
B 2 31078 226
/ 0
A 2 31038 258
/ 0
vss 2 31038 11
/ 0
vdd 2 31038 505
/ 0
Y 2 31118 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_4 no210 0
B 2 34998 226
/ 0
A 2 34958 258
/ 0
vss 2 34958 11
/ 0
vdd 2 34958 505
/ 0
Y 2 35038 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_4 no210 0
B 2 23238 226
/ 0
A 2 23198 258
/ 0
vss 2 23198 11
/ 0
vdd 2 23198 505
/ 0
Y 2 23278 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_4 no210 0
B 2 19318 226
/ 0
A 2 19278 258
/ 0
vss 2 19278 11
/ 0
vdd 2 19278 505
/ 0
Y 2 19358 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_4 no210 0
B 2 27158 2202
/ 0
A 2 27118 2234
/ 0
vss 2 27118 1987
/ 0
vdd 2 27118 2481
/ 0
Y 2 27198 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_4 no210 0
B 2 31078 2202
/ 0
A 2 31038 2234
/ 0
vss 2 31038 1987
/ 0
vdd 2 31038 2481
/ 0
Y 2 31118 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_4 no210 0
B 2 34998 2202
/ 0
A 2 34958 2234
/ 0
vss 2 34958 1987
/ 0
vdd 2 34958 2481
/ 0
Y 2 35038 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_4 no210 0
B 2 23238 2202
/ 0
A 2 23198 2234
/ 0
vss 2 23198 1987
/ 0
vdd 2 23198 2481
/ 0
Y 2 23278 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_4 no210 0
B 2 19318 2202
/ 0
A 2 19278 2234
/ 0
vss 2 19278 1987
/ 0
vdd 2 19278 2481
/ 0
Y 2 19358 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_5 no210 0
B 2 29118 7700
/ 0
A 2 29078 7668
/ 0
vss 2 29078 7915
/ 0
vdd 2 29078 7421
/ 0
Y 2 29158 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_5 no210 0
B 2 33038 7700
/ 0
A 2 32998 7668
/ 0
vss 2 32998 7915
/ 0
vdd 2 32998 7421
/ 0
Y 2 33078 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_5 no210 0
B 2 36958 7700
/ 0
A 2 36918 7668
/ 0
vss 2 36918 7915
/ 0
vdd 2 36918 7421
/ 0
Y 2 36998 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_5 no210 0
B 2 25198 7700
/ 0
A 2 25158 7668
/ 0
vss 2 25158 7915
/ 0
vdd 2 25158 7421
/ 0
Y 2 25238 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_5 no210 0
B 2 21278 7700
/ 0
A 2 21238 7668
/ 0
vss 2 21238 7915
/ 0
vdd 2 21238 7421
/ 0
Y 2 21318 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_5 no210 0
B 2 29118 5724
/ 0
A 2 29078 5692
/ 0
vss 2 29078 5939
/ 0
vdd 2 29078 5445
/ 0
Y 2 29158 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_5 no210 0
B 2 33038 5724
/ 0
A 2 32998 5692
/ 0
vss 2 32998 5939
/ 0
vdd 2 32998 5445
/ 0
Y 2 33078 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_5 no210 0
B 2 36958 5724
/ 0
A 2 36918 5692
/ 0
vss 2 36918 5939
/ 0
vdd 2 36918 5445
/ 0
Y 2 36998 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_5 no210 0
B 2 25198 5724
/ 0
A 2 25158 5692
/ 0
vss 2 25158 5939
/ 0
vdd 2 25158 5445
/ 0
Y 2 25238 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_5 no210 0
B 2 21278 5724
/ 0
A 2 21238 5692
/ 0
vss 2 21238 5939
/ 0
vdd 2 21238 5445
/ 0
Y 2 21318 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_5 no210 0
B 2 29118 1772
/ 0
A 2 29078 1740
/ 0
vss 2 29078 1987
/ 0
vdd 2 29078 1493
/ 0
Y 2 29158 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_5 no210 0
B 2 33038 1772
/ 0
A 2 32998 1740
/ 0
vss 2 32998 1987
/ 0
vdd 2 32998 1493
/ 0
Y 2 33078 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_5 no210 0
B 2 36958 1772
/ 0
A 2 36918 1740
/ 0
vss 2 36918 1987
/ 0
vdd 2 36918 1493
/ 0
Y 2 36998 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_5 no210 0
B 2 25198 1772
/ 0
A 2 25158 1740
/ 0
vss 2 25158 1987
/ 0
vdd 2 25158 1493
/ 0
Y 2 25238 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_5 no210 0
B 2 21278 1772
/ 0
A 2 21238 1740
/ 0
vss 2 21238 1987
/ 0
vdd 2 21238 1493
/ 0
Y 2 21318 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_5 no210 0
B 2 29118 3748
/ 0
A 2 29078 3716
/ 0
vss 2 29078 3963
/ 0
vdd 2 29078 3469
/ 0
Y 2 29158 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_5 no210 0
B 2 33038 3748
/ 0
A 2 32998 3716
/ 0
vss 2 32998 3963
/ 0
vdd 2 32998 3469
/ 0
Y 2 33078 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_5 no210 0
B 2 36958 3748
/ 0
A 2 36918 3716
/ 0
vss 2 36918 3963
/ 0
vdd 2 36918 3469
/ 0
Y 2 36998 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_5 no210 0
B 2 25198 3748
/ 0
A 2 25158 3716
/ 0
vss 2 25158 3963
/ 0
vdd 2 25158 3469
/ 0
Y 2 25238 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_5 no210 0
B 2 21278 3748
/ 0
A 2 21238 3716
/ 0
vss 2 21238 3963
/ 0
vdd 2 21238 3469
/ 0
Y 2 21318 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_5 no210 0
B 2 27158 7700
/ 0
A 2 27118 7668
/ 0
vss 2 27118 7915
/ 0
vdd 2 27118 7421
/ 0
Y 2 27198 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_5 no210 0
B 2 31078 7700
/ 0
A 2 31038 7668
/ 0
vss 2 31038 7915
/ 0
vdd 2 31038 7421
/ 0
Y 2 31118 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_5 no210 0
B 2 34998 7700
/ 0
A 2 34958 7668
/ 0
vss 2 34958 7915
/ 0
vdd 2 34958 7421
/ 0
Y 2 35038 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_5 no210 0
B 2 23238 7700
/ 0
A 2 23198 7668
/ 0
vss 2 23198 7915
/ 0
vdd 2 23198 7421
/ 0
Y 2 23278 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_5 no210 0
B 2 19318 7700
/ 0
A 2 19278 7668
/ 0
vss 2 19278 7915
/ 0
vdd 2 19278 7421
/ 0
Y 2 19358 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_5 no210 0
B 2 27158 5724
/ 0
A 2 27118 5692
/ 0
vss 2 27118 5939
/ 0
vdd 2 27118 5445
/ 0
Y 2 27198 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_5 no210 0
B 2 31078 5724
/ 0
A 2 31038 5692
/ 0
vss 2 31038 5939
/ 0
vdd 2 31038 5445
/ 0
Y 2 31118 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_5 no210 0
B 2 34998 5724
/ 0
A 2 34958 5692
/ 0
vss 2 34958 5939
/ 0
vdd 2 34958 5445
/ 0
Y 2 35038 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_5 no210 0
B 2 23238 5724
/ 0
A 2 23198 5692
/ 0
vss 2 23198 5939
/ 0
vdd 2 23198 5445
/ 0
Y 2 23278 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_5 no210 0
B 2 19318 5724
/ 0
A 2 19278 5692
/ 0
vss 2 19278 5939
/ 0
vdd 2 19278 5445
/ 0
Y 2 19358 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_5 no210 0
B 2 27158 1772
/ 0
A 2 27118 1740
/ 0
vss 2 27118 1987
/ 0
vdd 2 27118 1493
/ 0
Y 2 27198 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_5 no210 0
B 2 31078 1772
/ 0
A 2 31038 1740
/ 0
vss 2 31038 1987
/ 0
vdd 2 31038 1493
/ 0
Y 2 31118 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_5 no210 0
B 2 34998 1772
/ 0
A 2 34958 1740
/ 0
vss 2 34958 1987
/ 0
vdd 2 34958 1493
/ 0
Y 2 35038 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_5 no210 0
B 2 23238 1772
/ 0
A 2 23198 1740
/ 0
vss 2 23198 1987
/ 0
vdd 2 23198 1493
/ 0
Y 2 23278 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_5 no210 0
B 2 19318 1772
/ 0
A 2 19278 1740
/ 0
vss 2 19278 1987
/ 0
vdd 2 19278 1493
/ 0
Y 2 19358 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_5 no210 0
B 2 27158 3748
/ 0
A 2 27118 3716
/ 0
vss 2 27118 3963
/ 0
vdd 2 27118 3469
/ 0
Y 2 27198 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_5 no210 0
B 2 31078 3748
/ 0
A 2 31038 3716
/ 0
vss 2 31038 3963
/ 0
vdd 2 31038 3469
/ 0
Y 2 31118 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_5 no210 0
B 2 34998 3748
/ 0
A 2 34958 3716
/ 0
vss 2 34958 3963
/ 0
vdd 2 34958 3469
/ 0
Y 2 35038 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_5 no210 0
B 2 23238 3748
/ 0
A 2 23198 3716
/ 0
vss 2 23198 3963
/ 0
vdd 2 23198 3469
/ 0
Y 2 23278 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_5 no210 0
B 2 19318 3748
/ 0
A 2 19278 3716
/ 0
vss 2 19278 3963
/ 0
vdd 2 19278 3469
/ 0
Y 2 19358 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/no210_2 no210 0
B 2 29118 7142
/ 0
A 2 29078 7174
/ 0
vss 2 29078 6927
/ 0
vdd 2 29078 7421
/ 0
Y 2 29158 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/no210_2 no210 0
B 2 33038 7142
/ 0
A 2 32998 7174
/ 0
vss 2 32998 6927
/ 0
vdd 2 32998 7421
/ 0
Y 2 33078 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/no210_2 no210 0
B 2 36958 7142
/ 0
A 2 36918 7174
/ 0
vss 2 36918 6927
/ 0
vdd 2 36918 7421
/ 0
Y 2 36998 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/no210_2 no210 0
B 2 25198 7142
/ 0
A 2 25158 7174
/ 0
vss 2 25158 6927
/ 0
vdd 2 25158 7421
/ 0
Y 2 25238 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/no210_2 no210 0
B 2 21278 7142
/ 0
A 2 21238 7174
/ 0
vss 2 21238 6927
/ 0
vdd 2 21238 7421
/ 0
Y 2 21318 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/no210_2 no210 0
B 2 29118 5166
/ 0
A 2 29078 5198
/ 0
vss 2 29078 4951
/ 0
vdd 2 29078 5445
/ 0
Y 2 29158 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/no210_2 no210 0
B 2 33038 5166
/ 0
A 2 32998 5198
/ 0
vss 2 32998 4951
/ 0
vdd 2 32998 5445
/ 0
Y 2 33078 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/no210_2 no210 0
B 2 36958 5166
/ 0
A 2 36918 5198
/ 0
vss 2 36918 4951
/ 0
vdd 2 36918 5445
/ 0
Y 2 36998 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/no210_2 no210 0
B 2 25198 5166
/ 0
A 2 25158 5198
/ 0
vss 2 25158 4951
/ 0
vdd 2 25158 5445
/ 0
Y 2 25238 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/no210_2 no210 0
B 2 21278 5166
/ 0
A 2 21238 5198
/ 0
vss 2 21238 4951
/ 0
vdd 2 21238 5445
/ 0
Y 2 21318 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/no210_2 no210 0
B 2 29118 1214
/ 0
A 2 29078 1246
/ 0
vss 2 29078 999
/ 0
vdd 2 29078 1493
/ 0
Y 2 29158 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/no210_2 no210 0
B 2 33038 1214
/ 0
A 2 32998 1246
/ 0
vss 2 32998 999
/ 0
vdd 2 32998 1493
/ 0
Y 2 33078 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/no210_2 no210 0
B 2 36958 1214
/ 0
A 2 36918 1246
/ 0
vss 2 36918 999
/ 0
vdd 2 36918 1493
/ 0
Y 2 36998 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/no210_2 no210 0
B 2 25198 1214
/ 0
A 2 25158 1246
/ 0
vss 2 25158 999
/ 0
vdd 2 25158 1493
/ 0
Y 2 25238 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/no210_2 no210 0
B 2 21278 1214
/ 0
A 2 21238 1246
/ 0
vss 2 21238 999
/ 0
vdd 2 21238 1493
/ 0
Y 2 21318 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/no210_2 no210 0
B 2 29118 3190
/ 0
A 2 29078 3222
/ 0
vss 2 29078 2975
/ 0
vdd 2 29078 3469
/ 0
Y 2 29158 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/no210_2 no210 0
B 2 33038 3190
/ 0
A 2 32998 3222
/ 0
vss 2 32998 2975
/ 0
vdd 2 32998 3469
/ 0
Y 2 33078 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/no210_2 no210 0
B 2 36958 3190
/ 0
A 2 36918 3222
/ 0
vss 2 36918 2975
/ 0
vdd 2 36918 3469
/ 0
Y 2 36998 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/no210_2 no210 0
B 2 25198 3190
/ 0
A 2 25158 3222
/ 0
vss 2 25158 2975
/ 0
vdd 2 25158 3469
/ 0
Y 2 25238 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/no210_2 no210 0
B 2 21278 3190
/ 0
A 2 21238 3222
/ 0
vss 2 21238 2975
/ 0
vdd 2 21238 3469
/ 0
Y 2 21318 3222
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/no210_2 no210 0
B 2 27158 7142
/ 0
A 2 27118 7174
/ 0
vss 2 27118 6927
/ 0
vdd 2 27118 7421
/ 0
Y 2 27198 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/no210_2 no210 0
B 2 31078 7142
/ 0
A 2 31038 7174
/ 0
vss 2 31038 6927
/ 0
vdd 2 31038 7421
/ 0
Y 2 31118 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/no210_2 no210 0
B 2 34998 7142
/ 0
A 2 34958 7174
/ 0
vss 2 34958 6927
/ 0
vdd 2 34958 7421
/ 0
Y 2 35038 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/no210_2 no210 0
B 2 23238 7142
/ 0
A 2 23198 7174
/ 0
vss 2 23198 6927
/ 0
vdd 2 23198 7421
/ 0
Y 2 23278 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/no210_2 no210 0
B 2 19318 7142
/ 0
A 2 19278 7174
/ 0
vss 2 19278 6927
/ 0
vdd 2 19278 7421
/ 0
Y 2 19358 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/no210_2 no210 0
B 2 27158 5166
/ 0
A 2 27118 5198
/ 0
vss 2 27118 4951
/ 0
vdd 2 27118 5445
/ 0
Y 2 27198 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/no210_2 no210 0
B 2 31078 5166
/ 0
A 2 31038 5198
/ 0
vss 2 31038 4951
/ 0
vdd 2 31038 5445
/ 0
Y 2 31118 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/no210_2 no210 0
B 2 34998 5166
/ 0
A 2 34958 5198
/ 0
vss 2 34958 4951
/ 0
vdd 2 34958 5445
/ 0
Y 2 35038 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/no210_2 no210 0
B 2 23238 5166
/ 0
A 2 23198 5198
/ 0
vss 2 23198 4951
/ 0
vdd 2 23198 5445
/ 0
Y 2 23278 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/no210_2 no210 0
B 2 19318 5166
/ 0
A 2 19278 5198
/ 0
vss 2 19278 4951
/ 0
vdd 2 19278 5445
/ 0
Y 2 19358 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/no210_2 no210 0
B 2 27158 1214
/ 0
A 2 27118 1246
/ 0
vss 2 27118 999
/ 0
vdd 2 27118 1493
/ 0
Y 2 27198 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/no210_2 no210 0
B 2 31078 1214
/ 0
A 2 31038 1246
/ 0
vss 2 31038 999
/ 0
vdd 2 31038 1493
/ 0
Y 2 31118 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/no210_2 no210 0
B 2 34998 1214
/ 0
A 2 34958 1246
/ 0
vss 2 34958 999
/ 0
vdd 2 34958 1493
/ 0
Y 2 35038 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/no210_2 no210 0
B 2 23238 1214
/ 0
A 2 23198 1246
/ 0
vss 2 23198 999
/ 0
vdd 2 23198 1493
/ 0
Y 2 23278 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/no210_2 no210 0
B 2 19318 1214
/ 0
A 2 19278 1246
/ 0
vss 2 19278 999
/ 0
vdd 2 19278 1493
/ 0
Y 2 19358 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/no210_2 no210 0
B 2 27158 3190
/ 0
A 2 27118 3222
/ 0
vss 2 27118 2975
/ 0
vdd 2 27118 3469
/ 0
Y 2 27198 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/no210_2 no210 0
B 2 31078 3190
/ 0
A 2 31038 3222
/ 0
vss 2 31038 2975
/ 0
vdd 2 31038 3469
/ 0
Y 2 31118 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/no210_2 no210 0
B 2 34998 3190
/ 0
A 2 34958 3222
/ 0
vss 2 34958 2975
/ 0
vdd 2 34958 3469
/ 0
Y 2 35038 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/no210_2 no210 0
B 2 23238 3190
/ 0
A 2 23198 3222
/ 0
vss 2 23198 2975
/ 0
vdd 2 23198 3469
/ 0
Y 2 23278 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/no210_2 no210 0
B 2 19318 3190
/ 0
A 2 19278 3222
/ 0
vss 2 19278 2975
/ 0
vdd 2 19278 3469
/ 0
Y 2 19358 3222
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U34 no210 0
B 2 27678 8688
/ 0
A 2 27638 8656
/ 0
vss 2 27638 8903
/ 0
vdd 2 27638 8409
/ 0
Y 2 27718 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U34 no210 0
B 2 31598 8688
/ 0
A 2 31558 8656
/ 0
vss 2 31558 8903
/ 0
vdd 2 31558 8409
/ 0
Y 2 31638 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U34 no210 0
B 2 35518 8688
/ 0
A 2 35478 8656
/ 0
vss 2 35478 8903
/ 0
vdd 2 35478 8409
/ 0
Y 2 35558 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U34 no210 0
B 2 23758 8688
/ 0
A 2 23718 8656
/ 0
vss 2 23718 8903
/ 0
vdd 2 23718 8409
/ 0
Y 2 23798 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U34 no210 0
B 2 19838 8688
/ 0
A 2 19798 8656
/ 0
vss 2 19798 8903
/ 0
vdd 2 19798 8409
/ 0
Y 2 19878 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U28 no210 0
B 2 27958 8688
/ 0
A 2 27918 8656
/ 0
vss 2 27918 8903
/ 0
vdd 2 27918 8409
/ 0
Y 2 27998 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U28 no210 0
B 2 31878 8688
/ 0
A 2 31838 8656
/ 0
vss 2 31838 8903
/ 0
vdd 2 31838 8409
/ 0
Y 2 31918 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U28 no210 0
B 2 35798 8688
/ 0
A 2 35758 8656
/ 0
vss 2 35758 8903
/ 0
vdd 2 35758 8409
/ 0
Y 2 35838 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U28 no210 0
B 2 24038 8688
/ 0
A 2 23998 8656
/ 0
vss 2 23998 8903
/ 0
vdd 2 23998 8409
/ 0
Y 2 24078 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U28 no210 0
B 2 20118 8688
/ 0
A 2 20078 8656
/ 0
vss 2 20078 8903
/ 0
vdd 2 20078 8409
/ 0
Y 2 20158 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U24 no210 0
B 2 28278 8688
/ 0
A 2 28238 8656
/ 0
vss 2 28238 8903
/ 0
vdd 2 28238 8409
/ 0
Y 2 28318 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U24 no210 0
B 2 32198 8688
/ 0
A 2 32158 8656
/ 0
vss 2 32158 8903
/ 0
vdd 2 32158 8409
/ 0
Y 2 32238 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U24 no210 0
B 2 36118 8688
/ 0
A 2 36078 8656
/ 0
vss 2 36078 8903
/ 0
vdd 2 36078 8409
/ 0
Y 2 36158 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U24 no210 0
B 2 24358 8688
/ 0
A 2 24318 8656
/ 0
vss 2 24318 8903
/ 0
vdd 2 24318 8409
/ 0
Y 2 24398 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U24 no210 0
B 2 20438 8688
/ 0
A 2 20398 8656
/ 0
vss 2 20398 8903
/ 0
vdd 2 20398 8409
/ 0
Y 2 20478 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U36 no210 0
B 2 28398 8130
/ 0
A 2 28358 8162
/ 0
vss 2 28358 7915
/ 0
vdd 2 28358 8409
/ 0
Y 2 28438 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U36 no210 0
B 2 32318 8130
/ 0
A 2 32278 8162
/ 0
vss 2 32278 7915
/ 0
vdd 2 32278 8409
/ 0
Y 2 32358 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U36 no210 0
B 2 36238 8130
/ 0
A 2 36198 8162
/ 0
vss 2 36198 7915
/ 0
vdd 2 36198 8409
/ 0
Y 2 36278 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U36 no210 0
B 2 24478 8130
/ 0
A 2 24438 8162
/ 0
vss 2 24438 7915
/ 0
vdd 2 24438 8409
/ 0
Y 2 24518 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U36 no210 0
B 2 20558 8130
/ 0
A 2 20518 8162
/ 0
vss 2 20518 7915
/ 0
vdd 2 20518 8409
/ 0
Y 2 20598 8162
_I0/chip/video_ram/demux5_we/U12 no210 0
B 2 31118 10106
/ 0
A 2 31078 10138
/ 0
vss 2 31078 9891
/ 0
vdd 2 31078 10385
/ 0
Y 2 31158 10138
_I0/chip/output_score/U92 no210 0
B 2 14518 13070
/ 0
A 2 14478 13102
/ 0
vss 2 14478 12855
/ 0
vdd 2 14478 13349
/ 0
Y 2 14558 13102
_I0/chip/output_score/U72 no210 0
B 2 14918 14616
/ 0
A 2 14878 14584
/ 0
vss 2 14878 14831
/ 0
vdd 2 14878 14337
/ 0
Y 2 14958 14584
_I0/chip/output_score/U66 no210 0
B 2 15798 13070
/ 0
A 2 15758 13102
/ 0
vss 2 15758 12855
/ 0
vdd 2 15758 13349
/ 0
Y 2 15838 13102
_I0/chip/output_score/U65 no210 0
B 2 15758 13628
/ 0
A 2 15718 13596
/ 0
vss 2 15718 13843
/ 0
vdd 2 15718 13349
/ 0
Y 2 15798 13596
_I0/chip/output_score/U85 no210 0
B 2 15958 15604
/ 0
A 2 15918 15572
/ 0
vss 2 15918 15819
/ 0
vdd 2 15918 15325
/ 0
Y 2 15998 15572
_I0/chip/output_score/U89 no210 0
B 2 16478 14058
/ 0
A 2 16438 14090
/ 0
vss 2 16438 13843
/ 0
vdd 2 16438 14337
/ 0
Y 2 16518 14090
_I0/chip/output_score/U67 no210 0
B 2 16198 14616
/ 0
A 2 16158 14584
/ 0
vss 2 16158 14831
/ 0
vdd 2 16158 14337
/ 0
Y 2 16238 14584
_I0/chip/output_score/U55 no210 0
B 2 16358 15604
/ 0
A 2 16318 15572
/ 0
vss 2 16318 15819
/ 0
vdd 2 16318 15325
/ 0
Y 2 16398 15572
_I0/chip/output_score/U83 no210 0
B 2 16238 15604
/ 0
A 2 16198 15572
/ 0
vss 2 16198 15819
/ 0
vdd 2 16198 15325
/ 0
Y 2 16278 15572
_I0/chip/output_score/U87 no210 0
B 2 16118 15604
/ 0
A 2 16078 15572
/ 0
vss 2 16078 15819
/ 0
vdd 2 16078 15325
/ 0
Y 2 16158 15572
_I0/chip/next_piece_generator/U9 no210 0
B 2 7958 5724
/ 0
A 2 7918 5692
/ 0
vss 2 7918 5939
/ 0
vdd 2 7918 5445
/ 0
Y 2 7998 5692
_I0/chip/check_piece_mask/U93 no210 0
B 2 15678 4736
/ 0
A 2 15638 4704
/ 0
vss 2 15638 4951
/ 0
vdd 2 15638 4457
/ 0
Y 2 15718 4704
_I0/chip/check_piece_mask/U100 no210 0
B 2 15678 5724
/ 0
A 2 15638 5692
/ 0
vss 2 15638 5939
/ 0
vdd 2 15638 5445
/ 0
Y 2 15718 5692
_I0/chip/check_piece_mask/U102 no210 0
B 2 16598 5166
/ 0
A 2 16558 5198
/ 0
vss 2 16558 4951
/ 0
vdd 2 16558 5445
/ 0
Y 2 16638 5198
_I0/chip/check_piece_mask/U120 no210 0
B 2 16478 6712
/ 0
A 2 16438 6680
/ 0
vss 2 16438 6927
/ 0
vdd 2 16438 6433
/ 0
Y 2 16518 6680
_I0/chip/check_piece_mask/U99 no210 0
B 2 16878 5724
/ 0
A 2 16838 5692
/ 0
vss 2 16838 5939
/ 0
vdd 2 16838 5445
/ 0
Y 2 16918 5692
_I0/chip/check_piece_mask/U124 no210 0
B 2 17278 5724
/ 0
A 2 17238 5692
/ 0
vss 2 17238 5939
/ 0
vdd 2 17238 5445
/ 0
Y 2 17318 5692
_I0/chip/check_piece_mask/U72 no210 0
B 2 17278 6712
/ 0
A 2 17238 6680
/ 0
vss 2 17238 6927
/ 0
vdd 2 17238 6433
/ 0
Y 2 17318 6680
_I0/chip/check_piece_mask/U70 no210 0
B 2 17718 4736
/ 0
A 2 17678 4704
/ 0
vss 2 17678 4951
/ 0
vdd 2 17678 4457
/ 0
Y 2 17758 4704
_I0/chip/check_piece_mask/U80 no210 0
B 2 18078 5724
/ 0
A 2 18038 5692
/ 0
vss 2 18038 5939
/ 0
vdd 2 18038 5445
/ 0
Y 2 18118 5692
_I0/chip/check_piece_mask/U75 no210 0
B 2 18078 5166
/ 0
A 2 18038 5198
/ 0
vss 2 18038 4951
/ 0
vdd 2 18038 5445
/ 0
Y 2 18118 5198
_I0/chip/vga_controller/field_translation_reset/U61 no210 0
B 2 34438 18998
/ 0
A 2 34398 19030
/ 0
vss 2 34398 18783
/ 0
vdd 2 34398 19277
/ 0
Y 2 34478 19030
_I0/chip/vga_controller/field_translation_reset/U40 no210 0
B 2 34718 18998
/ 0
A 2 34678 19030
/ 0
vss 2 34678 18783
/ 0
vdd 2 34678 19277
/ 0
Y 2 34758 19030
_I0/chip/vga_controller/field_translation_reset/U47 no210 0
B 2 33838 18010
/ 0
A 2 33798 18042
/ 0
vss 2 33798 17795
/ 0
vdd 2 33798 18289
/ 0
Y 2 33878 18042
_I0/chip/vga_controller/field_translation_reset/U7 no210 0
B 2 33398 18568
/ 0
A 2 33358 18536
/ 0
vss 2 33358 18783
/ 0
vdd 2 33358 18289
/ 0
Y 2 33438 18536
_I0/chip/vga_controller/field_translation_reset/U44 no210 0
B 2 33398 18010
/ 0
A 2 33358 18042
/ 0
vss 2 33358 17795
/ 0
vdd 2 33358 18289
/ 0
Y 2 33438 18042
_I0/chip/vga_controller/field_translation_reset/U51 no210 0
B 2 33798 18568
/ 0
A 2 33758 18536
/ 0
vss 2 33758 18783
/ 0
vdd 2 33758 18289
/ 0
Y 2 33838 18536
_I0/chip/vga_controller/field_translation_reset/U9 no210 0
B 2 33518 18998
/ 0
A 2 33478 19030
/ 0
vss 2 33478 18783
/ 0
vdd 2 33478 19277
/ 0
Y 2 33558 19030
_I0/chip/vga_controller/field_translation_reset/U5 no210 0
B 2 32238 18568
/ 0
A 2 32198 18536
/ 0
vss 2 32198 18783
/ 0
vdd 2 32198 18289
/ 0
Y 2 32278 18536
_I0/chip/vga_controller/field_translation_reset/U11 no210 0
B 2 31838 18010
/ 0
A 2 31798 18042
/ 0
vss 2 31798 17795
/ 0
vdd 2 31798 18289
/ 0
Y 2 31878 18042
_I0/chip/vga_controller/field_translation_reset/U3 no210 0
B 2 31558 18010
/ 0
A 2 31518 18042
/ 0
vss 2 31518 17795
/ 0
vdd 2 31518 18289
/ 0
Y 2 31598 18042
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U19 no210 0
B 2 32438 19556
/ 0
A 2 32398 19524
/ 0
vss 2 32398 19771
/ 0
vdd 2 32398 19277
/ 0
Y 2 32478 19524
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U23 no210 0
B 2 33358 18998
/ 0
A 2 33318 19030
/ 0
vss 2 33318 18783
/ 0
vdd 2 33318 19277
/ 0
Y 2 33398 19030
_I0/chip/vga_controller/field_translation/U25 no210 0
B 2 31438 14058
/ 0
A 2 31398 14090
/ 0
vss 2 31398 13843
/ 0
vdd 2 31398 14337
/ 0
Y 2 31478 14090
_I0/chip/vga_controller/field_translation/U29 no210 0
B 2 34038 14058
/ 0
A 2 33998 14090
/ 0
vss 2 33998 13843
/ 0
vdd 2 33998 14337
/ 0
Y 2 34078 14090
_I0/chip/vga_controller/field_translation/U32 no210 0
B 2 34278 14058
/ 0
A 2 34238 14090
/ 0
vss 2 34238 13843
/ 0
vdd 2 34238 14337
/ 0
Y 2 34318 14090
_I0/chip/vga_controller/field_translation/mem_addr_counter/U82 no210 0
B 2 34198 15046
/ 0
A 2 34158 15078
/ 0
vss 2 34158 14831
/ 0
vdd 2 34158 15325
/ 0
Y 2 34238 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U82 no210 0
B 2 38238 15046
/ 0
A 2 38198 15078
/ 0
vss 2 38198 14831
/ 0
vdd 2 38198 15325
/ 0
Y 2 38278 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U88 no210 0
B 2 34558 15046
/ 0
A 2 34518 15078
/ 0
vss 2 34518 14831
/ 0
vdd 2 34518 15325
/ 0
Y 2 34598 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U88 no210 0
B 2 38598 15046
/ 0
A 2 38558 15078
/ 0
vss 2 38558 14831
/ 0
vdd 2 38558 15325
/ 0
Y 2 38638 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U86 no210 0
B 2 34358 15046
/ 0
A 2 34318 15078
/ 0
vss 2 34318 14831
/ 0
vdd 2 34318 15325
/ 0
Y 2 34398 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U86 no210 0
B 2 38398 15046
/ 0
A 2 38358 15078
/ 0
vss 2 38358 14831
/ 0
vdd 2 38358 15325
/ 0
Y 2 38438 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U85 no210 0
B 2 34718 15046
/ 0
A 2 34678 15078
/ 0
vss 2 34678 14831
/ 0
vdd 2 34678 15325
/ 0
Y 2 34758 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U85 no210 0
B 2 38758 15046
/ 0
A 2 38718 15078
/ 0
vss 2 38718 14831
/ 0
vdd 2 38718 15325
/ 0
Y 2 38798 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U94 no210 0
B 2 34798 17022
/ 0
A 2 34758 17054
/ 0
vss 2 34758 16807
/ 0
vdd 2 34758 17301
/ 0
Y 2 34838 17054
_I0/chip/vga_controller/np_translation/mem_addr_counter/U94 no210 0
B 2 38838 17022
/ 0
A 2 38798 17054
/ 0
vss 2 38798 16807
/ 0
vdd 2 38798 17301
/ 0
Y 2 38878 17054
_I0/chip/vga_controller/field_translation/mem_addr_counter/U93 no210 0
B 2 34518 17580
/ 0
A 2 34478 17548
/ 0
vss 2 34478 17795
/ 0
vdd 2 34478 17301
/ 0
Y 2 34558 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U93 no210 0
B 2 38558 17580
/ 0
A 2 38518 17548
/ 0
vss 2 38518 17795
/ 0
vdd 2 38518 17301
/ 0
Y 2 38598 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U53 no210 0
B 2 34558 16034
/ 0
A 2 34518 16066
/ 0
vss 2 34518 15819
/ 0
vdd 2 34518 16313
/ 0
Y 2 34598 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U53 no210 0
B 2 38598 16034
/ 0
A 2 38558 16066
/ 0
vss 2 38558 15819
/ 0
vdd 2 38558 16313
/ 0
Y 2 38638 16066
_I0/chip/vga_controller/field_translation/mem_addr_counter/U54 no210 0
B 2 34638 17022
/ 0
A 2 34598 17054
/ 0
vss 2 34598 16807
/ 0
vdd 2 34598 17301
/ 0
Y 2 34678 17054
_I0/chip/vga_controller/np_translation/mem_addr_counter/U54 no210 0
B 2 38678 17022
/ 0
A 2 38638 17054
/ 0
vss 2 38638 16807
/ 0
vdd 2 38638 17301
/ 0
Y 2 38718 17054
_I0/chip/vga_controller/field_translation/mem_addr_counter/U51 no210 0
B 2 33118 15046
/ 0
A 2 33078 15078
/ 0
vss 2 33078 14831
/ 0
vdd 2 33078 15325
/ 0
Y 2 33158 15078
_I0/chip/vga_controller/np_translation/mem_addr_counter/U51 no210 0
B 2 37158 15046
/ 0
A 2 37118 15078
/ 0
vss 2 37118 14831
/ 0
vdd 2 37118 15325
/ 0
Y 2 37198 15078
_I0/chip/vga_controller/field_translation/mem_addr_counter/U55 no210 0
B 2 33158 16034
/ 0
A 2 33118 16066
/ 0
vss 2 33118 15819
/ 0
vdd 2 33118 16313
/ 0
Y 2 33198 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U55 no210 0
B 2 37198 16034
/ 0
A 2 37158 16066
/ 0
vss 2 37158 15819
/ 0
vdd 2 37158 16313
/ 0
Y 2 37238 16066
_I0/chip/vga_controller/field_translation/mem_addr_counter/U40 no210 0
B 2 32238 15604
/ 0
A 2 32198 15572
/ 0
vss 2 32198 15819
/ 0
vdd 2 32198 15325
/ 0
Y 2 32278 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U40 no210 0
B 2 36278 15604
/ 0
A 2 36238 15572
/ 0
vss 2 36238 15819
/ 0
vdd 2 36238 15325
/ 0
Y 2 36318 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U65 no210 0
B 2 32678 16592
/ 0
A 2 32638 16560
/ 0
vss 2 32638 16807
/ 0
vdd 2 32638 16313
/ 0
Y 2 32718 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U65 no210 0
B 2 36718 16592
/ 0
A 2 36678 16560
/ 0
vss 2 36678 16807
/ 0
vdd 2 36678 16313
/ 0
Y 2 36758 16560
_I0/chip/vga_controller/field_translation/mem_addr_counter/U69 no210 0
B 2 32518 17580
/ 0
A 2 32478 17548
/ 0
vss 2 32478 17795
/ 0
vdd 2 32478 17301
/ 0
Y 2 32558 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U69 no210 0
B 2 36558 17580
/ 0
A 2 36518 17548
/ 0
vss 2 36518 17795
/ 0
vdd 2 36518 17301
/ 0
Y 2 36598 17548
_I0/chip/vga_controller/counter/pos_y_counter/U47 no210 0
B 2 27078 17022
/ 0
A 2 27038 17054
/ 0
vss 2 27038 16807
/ 0
vdd 2 27038 17301
/ 0
Y 2 27118 17054
_I0/chip/vga_controller/counter/pos_y_counter/U41 no210 0
B 2 27358 17022
/ 0
A 2 27318 17054
/ 0
vss 2 27318 16807
/ 0
vdd 2 27318 17301
/ 0
Y 2 27398 17054
_I0/chip/vga_controller/counter/pos_y_counter/U57 no210 0
B 2 25638 18998
/ 0
A 2 25598 19030
/ 0
vss 2 25598 18783
/ 0
vdd 2 25598 19277
/ 0
Y 2 25678 19030
_I0/chip/vga_controller/counter/pos_y_counter/U53 no210 0
B 2 25838 18998
/ 0
A 2 25798 19030
/ 0
vss 2 25798 18783
/ 0
vdd 2 25798 19277
/ 0
Y 2 25878 19030
_I0/chip/vga_controller/counter/pos_y_counter/U37 no210 0
B 2 24918 18568
/ 0
A 2 24878 18536
/ 0
vss 2 24878 18783
/ 0
vdd 2 24878 18289
/ 0
Y 2 24958 18536
_I0/chip/vga_controller/counter/resets/U32 no210 0
B 2 28558 16592
/ 0
A 2 28518 16560
/ 0
vss 2 28518 16807
/ 0
vdd 2 28518 16313
/ 0
Y 2 28598 16560
_I0/chip/vga_controller/counter/resets/U35 no210 0
B 2 28678 16592
/ 0
A 2 28638 16560
/ 0
vss 2 28638 16807
/ 0
vdd 2 28638 16313
/ 0
Y 2 28718 16560
_I0/chip/vga_controller/counter/resets/U24 no210 0
B 2 28798 16592
/ 0
A 2 28758 16560
/ 0
vss 2 28758 16807
/ 0
vdd 2 28758 16313
/ 0
Y 2 28838 16560
_I0/chip/vga_controller/counter/resets/U36 no210 0
B 2 29038 16592
/ 0
A 2 28998 16560
/ 0
vss 2 28998 16807
/ 0
vdd 2 28998 16313
/ 0
Y 2 29078 16560
_I0/chip/vga_controller/counter/resets/U20 no210 0
B 2 29238 16592
/ 0
A 2 29198 16560
/ 0
vss 2 29198 16807
/ 0
vdd 2 29198 16313
/ 0
Y 2 29278 16560
_I0/chip/vga_controller/counter/resets/U21 no210 0
B 2 29358 16592
/ 0
A 2 29318 16560
/ 0
vss 2 29318 16807
/ 0
vdd 2 29318 16313
/ 0
Y 2 29398 16560
_I0/chip/vga_controller/counter/resets/U29 no210 0
B 2 29958 16592
/ 0
A 2 29918 16560
/ 0
vss 2 29918 16807
/ 0
vdd 2 29918 16313
/ 0
Y 2 29998 16560
_I0/chip/vga_controller/counter/pos_x_counter/U45 no210 0
B 2 27918 18010
/ 0
A 2 27878 18042
/ 0
vss 2 27878 17795
/ 0
vdd 2 27878 18289
/ 0
Y 2 27958 18042
_I0/chip/vga_controller/counter/pos_x_counter/U31 no210 0
B 2 27798 18010
/ 0
A 2 27758 18042
/ 0
vss 2 27758 17795
/ 0
vdd 2 27758 18289
/ 0
Y 2 27838 18042
_I0/chip/vga_controller/counter/pos_x_counter/U49 no210 0
B 2 28598 19556
/ 0
A 2 28558 19524
/ 0
vss 2 28558 19771
/ 0
vdd 2 28558 19277
/ 0
Y 2 28638 19524
_I0/chip/vga_controller/counter/pos_x_counter/U35 no210 0
B 2 29318 18010
/ 0
A 2 29278 18042
/ 0
vss 2 29278 17795
/ 0
vdd 2 29278 18289
/ 0
Y 2 29358 18042
_I0/chip/vga_controller/field_check/U37 no210 0
B 2 28878 15046
/ 0
A 2 28838 15078
/ 0
vss 2 28838 14831
/ 0
vdd 2 28838 15325
/ 0
Y 2 28918 15078
_I0/chip/vga_controller/field_check/U25 no210 0
B 2 29518 15604
/ 0
A 2 29478 15572
/ 0
vss 2 29478 15819
/ 0
vdd 2 29478 15325
/ 0
Y 2 29558 15572
_I0/chip/vga_controller/field_check/U34 no210 0
B 2 29998 15604
/ 0
A 2 29958 15572
/ 0
vss 2 29958 15819
/ 0
vdd 2 29958 15325
/ 0
Y 2 30038 15572
_I0/chip/vga_controller/field_check/U24 no210 0
B 2 30678 15046
/ 0
A 2 30638 15078
/ 0
vss 2 30638 14831
/ 0
vdd 2 30638 15325
/ 0
Y 2 30718 15078
_I0/chip/vga_controller/score_translation/U3 no210 0
B 2 26198 13628
/ 0
A 2 26158 13596
/ 0
vss 2 26158 13843
/ 0
vdd 2 26158 13349
/ 0
Y 2 26238 13596
_I0/chip/vga_controller/score_translation/U7 no210 0
B 2 26198 13070
/ 0
A 2 26158 13102
/ 0
vss 2 26158 12855
/ 0
vdd 2 26158 13349
/ 0
Y 2 26238 13102
_I0/chip/vga_controller/score_translation/U5 no210 0
B 2 26558 12640
/ 0
A 2 26518 12608
/ 0
vss 2 26518 12855
/ 0
vdd 2 26518 12361
/ 0
Y 2 26598 12608
_I0/chip/vga_controller/score_translation/U11 no210 0
B 2 26918 12640
/ 0
A 2 26878 12608
/ 0
vss 2 26878 12855
/ 0
vdd 2 26878 12361
/ 0
Y 2 26958 12608
_I0/chip/vga_controller/score_translation/U9 no210 0
B 2 26678 12640
/ 0
A 2 26638 12608
/ 0
vss 2 26638 12855
/ 0
vdd 2 26638 12361
/ 0
Y 2 26718 12608
_I0/chip/vga_controller/score_translation/U35 no210 0
B 2 27318 12640
/ 0
A 2 27278 12608
/ 0
vss 2 27278 12855
/ 0
vdd 2 27278 12361
/ 0
Y 2 27358 12608
_I0/chip/vga_controller/score_translation/U43 no210 0
B 2 28198 13070
/ 0
A 2 28158 13102
/ 0
vss 2 28158 12855
/ 0
vdd 2 28158 13349
/ 0
Y 2 28238 13102
_I0/chip/vga_controller/score_translation/U50 no210 0
B 2 28118 13628
/ 0
A 2 28078 13596
/ 0
vss 2 28078 13843
/ 0
vdd 2 28078 13349
/ 0
Y 2 28158 13596
_I0/chip/vga_controller/score_translation/U40 no210 0
B 2 27678 13070
/ 0
A 2 27638 13102
/ 0
vss 2 27638 12855
/ 0
vdd 2 27638 13349
/ 0
Y 2 27718 13102
_I0/chip/vga_controller/score_translation/U46 no210 0
B 2 27958 13628
/ 0
A 2 27918 13596
/ 0
vss 2 27918 13843
/ 0
vdd 2 27918 13349
/ 0
Y 2 27998 13596
_I0/chip/vga_controller/score_translation/mem_addr_counter/U16 no210 0
B 2 26238 12640
/ 0
A 2 26198 12608
/ 0
vss 2 26198 12855
/ 0
vdd 2 26198 12361
/ 0
Y 2 26278 12608
_I0/chip/vga_controller/score_translation/mem_addr_counter/U12 no210 0
B 2 26318 12082
/ 0
A 2 26278 12114
/ 0
vss 2 26278 11867
/ 0
vdd 2 26278 12361
/ 0
Y 2 26358 12114
_I0/chip/vga_controller/read_and_output/U6 no210 0
B 2 38438 12640
/ 0
A 2 38398 12608
/ 0
vss 2 38398 12855
/ 0
vdd 2 38398 12361
/ 0
Y 2 38478 12608
_I0/chip/vga_controller/triggers/U23 no210 0
B 2 28558 12640
/ 0
A 2 28518 12608
/ 0
vss 2 28518 12855
/ 0
vdd 2 28518 12361
/ 0
Y 2 28598 12608
_I0/chip/vga_controller/triggers/U25 no210 0
B 2 28918 12640
/ 0
A 2 28878 12608
/ 0
vss 2 28878 12855
/ 0
vdd 2 28878 12361
/ 0
Y 2 28958 12608
_I0/chip/vga_controller/triggers/U33 no210 0
B 2 31238 12640
/ 0
A 2 31198 12608
/ 0
vss 2 31198 12855
/ 0
vdd 2 31198 12361
/ 0
Y 2 31278 12608
_I0/chip/vga_controller/triggers/U37 no210 0
B 2 31478 12082
/ 0
A 2 31438 12114
/ 0
vss 2 31438 11867
/ 0
vdd 2 31438 12361
/ 0
Y 2 31518 12114
_I0/chip/vga_controller/np_check/U27 no210 0
B 2 31078 14616
/ 0
A 2 31038 14584
/ 0
vss 2 31038 14831
/ 0
vdd 2 31038 14337
/ 0
Y 2 31118 14584
_I0/chip/vga_controller/np_check/U34 no210 0
B 2 29758 14058
/ 0
A 2 29718 14090
/ 0
vss 2 29718 13843
/ 0
vdd 2 29718 14337
/ 0
Y 2 29798 14090
_I0/chip/vga_controller/np_check/U36 no210 0
B 2 30038 14058
/ 0
A 2 29998 14090
/ 0
vss 2 29998 13843
/ 0
vdd 2 29998 14337
/ 0
Y 2 30078 14090
_I0/chip/vga_controller/np_check/U26 no210 0
B 2 29318 14616
/ 0
A 2 29278 14584
/ 0
vss 2 29278 14831
/ 0
vdd 2 29278 14337
/ 0
Y 2 29358 14584
_I0/chip/vga_controller/np_check/U38 no210 0
B 2 28958 14616
/ 0
A 2 28918 14584
/ 0
vss 2 28918 14831
/ 0
vdd 2 28918 14337
/ 0
Y 2 28998 14584
_I0/chip/vga_controller/score_check/U21 no210 0
B 2 26358 15604
/ 0
A 2 26318 15572
/ 0
vss 2 26318 15819
/ 0
vdd 2 26318 15325
/ 0
Y 2 26398 15572
_I0/chip/vga_controller/score_check/U27 no210 0
B 2 25718 15046
/ 0
A 2 25678 15078
/ 0
vss 2 25678 14831
/ 0
vdd 2 25678 15325
/ 0
Y 2 25758 15078
_I0/chip/vga_controller/score_check/U25 no210 0
B 2 25518 15604
/ 0
A 2 25478 15572
/ 0
vss 2 25478 15819
/ 0
vdd 2 25478 15325
/ 0
Y 2 25558 15572
_I0/chip/vga_controller/sync/U20 no210 0
B 2 27998 15604
/ 0
A 2 27958 15572
/ 0
vss 2 27958 15819
/ 0
vdd 2 27958 15325
/ 0
Y 2 28038 15572
_I0/chip/vga_controller/sync/U21 no210 0
B 2 28518 15604
/ 0
A 2 28478 15572
/ 0
vss 2 28478 15819
/ 0
vdd 2 28478 15325
/ 0
Y 2 28558 15572
_I0/chip/vga_controller/np_translation_reset/U44 no210 0
B 2 38438 18010
/ 0
A 2 38398 18042
/ 0
vss 2 38398 17795
/ 0
vdd 2 38398 18289
/ 0
Y 2 38478 18042
_I0/chip/vga_controller/np_translation_reset/U51 no210 0
B 2 38318 19556
/ 0
A 2 38278 19524
/ 0
vss 2 38278 19771
/ 0
vdd 2 38278 19277
/ 0
Y 2 38358 19524
_I0/chip/vga_controller/np_translation_reset/U47 no210 0
B 2 37438 18010
/ 0
A 2 37398 18042
/ 0
vss 2 37398 17795
/ 0
vdd 2 37398 18289
/ 0
Y 2 37478 18042
_I0/chip/vga_controller/np_translation_reset/U40 no210 0
B 2 37718 18568
/ 0
A 2 37678 18536
/ 0
vss 2 37678 18783
/ 0
vdd 2 37678 18289
/ 0
Y 2 37758 18536
_I0/chip/vga_controller/np_translation_reset/U61 no210 0
B 2 36958 18010
/ 0
A 2 36918 18042
/ 0
vss 2 36918 17795
/ 0
vdd 2 36918 18289
/ 0
Y 2 36998 18042
_I0/chip/vga_controller/np_translation_reset/U5 no210 0
B 2 36358 18010
/ 0
A 2 36318 18042
/ 0
vss 2 36318 17795
/ 0
vdd 2 36318 18289
/ 0
Y 2 36398 18042
_I0/chip/vga_controller/np_translation_reset/U7 no210 0
B 2 36518 18010
/ 0
A 2 36478 18042
/ 0
vss 2 36478 17795
/ 0
vdd 2 36478 18289
/ 0
Y 2 36558 18042
_I0/chip/vga_controller/np_translation_reset/U9 no210 0
B 2 37558 18998
/ 0
A 2 37518 19030
/ 0
vss 2 37518 18783
/ 0
vdd 2 37518 19277
/ 0
Y 2 37598 19030
_I0/chip/vga_controller/np_translation_reset/U3 no210 0
B 2 35638 18010
/ 0
A 2 35598 18042
/ 0
vss 2 35598 17795
/ 0
vdd 2 35598 18289
/ 0
Y 2 35678 18042
_I0/chip/vga_controller/np_translation_reset/U11 no210 0
B 2 35478 18010
/ 0
A 2 35438 18042
/ 0
vss 2 35438 17795
/ 0
vdd 2 35438 18289
/ 0
Y 2 35518 18042
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U10 no210 0
B 2 36518 18998
/ 0
A 2 36478 19030
/ 0
vss 2 36478 18783
/ 0
vdd 2 36478 19277
/ 0
Y 2 36558 19030
_I0/chip/vga_controller/np_translation/U25 no210 0
B 2 38838 14616
/ 0
A 2 38798 14584
/ 0
vss 2 38798 14831
/ 0
vdd 2 38798 14337
/ 0
Y 2 38878 14584
_I0/chip/vga_controller/np_translation/U32 no210 0
B 2 37878 14058
/ 0
A 2 37838 14090
/ 0
vss 2 37838 13843
/ 0
vdd 2 37838 14337
/ 0
Y 2 37918 14090
_I0/chip/vga_controller/np_translation/U29 no210 0
B 2 37878 14616
/ 0
A 2 37838 14584
/ 0
vss 2 37838 14831
/ 0
vdd 2 37838 14337
/ 0
Y 2 37918 14584
_I0/chip/vga_controller/mem_addr_demux/U69 no210 0
B 2 32758 12640
/ 0
A 2 32718 12608
/ 0
vss 2 32718 12855
/ 0
vdd 2 32718 12361
/ 0
Y 2 32798 12608
_I0/chip/vga_controller/mem_addr_demux/U67 no210 0
B 2 32758 12082
/ 0
A 2 32718 12114
/ 0
vss 2 32718 11867
/ 0
vdd 2 32718 12361
/ 0
Y 2 32798 12114
_I0/chip/draw_erase_piece/addr_tri_2_inst tinv10 0
E 2 11118 4704
/ 0
A 2 11238 4704
/ 0
Y 2 11278 4776
/ 0
vdd 2 11118 4457
/ 0
vss 2 11118 4951
_I0/chip/draw_erase_piece/addr_tri_4_inst tinv10 0
E 2 11038 4210
/ 0
A 2 11158 4210
/ 0
Y 2 11198 4138
/ 0
vdd 2 11038 4457
/ 0
vss 2 11038 3963
_I0/chip/draw_erase_piece/addr_tri_0_inst tinv10 0
E 2 11038 5198
/ 0
A 2 11158 5198
/ 0
Y 2 11198 5126
/ 0
vdd 2 11038 5445
/ 0
vss 2 11038 4951
_I0/chip/draw_erase_piece/mask_select_tri_0_inst tinv10 0
E 2 11358 4210
/ 0
A 2 11478 4210
/ 0
Y 2 11518 4138
/ 0
vdd 2 11358 4457
/ 0
vss 2 11358 3963
_I0/chip/draw_erase_piece/addr_tri_3_inst tinv10 0
E 2 11358 5198
/ 0
A 2 11478 5198
/ 0
Y 2 11518 5126
/ 0
vdd 2 11358 5445
/ 0
vss 2 11358 4951
_I0/chip/draw_erase_piece/mask_select_tri_1_inst tinv10 0
E 2 11878 5692
/ 0
A 2 11998 5692
/ 0
Y 2 12038 5764
/ 0
vdd 2 11878 5445
/ 0
vss 2 11878 5939
_I0/chip/draw_erase_piece/data_tri tinv10 0
E 2 12638 5198
/ 0
A 2 12758 5198
/ 0
Y 2 12798 5126
/ 0
vdd 2 12638 5445
/ 0
vss 2 12638 4951
_I0/chip/draw_erase_piece/addr_tri_1_inst tinv10 0
E 2 12958 4210
/ 0
A 2 13078 4210
/ 0
Y 2 13118 4138
/ 0
vdd 2 12958 4457
/ 0
vss 2 12958 3963
_I0/chip/draw_erase_piece/addr_tri_7_inst tinv10 0
E 2 13278 4704
/ 0
A 2 13398 4704
/ 0
Y 2 13438 4776
/ 0
vdd 2 13278 4457
/ 0
vss 2 13278 4951
_I0/chip/draw_erase_piece/addr_tri_6_inst tinv10 0
E 2 13278 4210
/ 0
A 2 13398 4210
/ 0
Y 2 13438 4138
/ 0
vdd 2 13278 4457
/ 0
vss 2 13278 3963
_I0/chip/draw_erase_piece/addr_tri_5_inst tinv10 0
E 2 13278 5198
/ 0
A 2 13398 5198
/ 0
Y 2 13438 5126
/ 0
vdd 2 13278 5445
/ 0
vss 2 13278 4951
_I0/chip/draw_erase_piece/write_tri tinv10 0
E 2 13598 4210
/ 0
A 2 13718 4210
/ 0
Y 2 13758 4138
/ 0
vdd 2 13598 4457
/ 0
vss 2 13598 3963
_I0/chip/clear_shift/tristate_8_bit/o_tri_7_inst tinv10 0
E 2 6358 752
/ 0
A 2 6478 752
/ 0
Y 2 6518 824
/ 0
vdd 2 6358 505
/ 0
vss 2 6358 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_7_inst tinv10 0
E 2 5238 3222
/ 0
A 2 5358 3222
/ 0
Y 2 5398 3150
/ 0
vdd 2 5238 3469
/ 0
vss 2 5238 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_7_inst tinv10 0
E 2 5238 2234
/ 0
A 2 5358 2234
/ 0
Y 2 5398 2162
/ 0
vdd 2 5238 2481
/ 0
vss 2 5238 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_5_inst tinv10 0
E 2 6358 258
/ 0
A 2 6478 258
/ 0
Y 2 6518 186
/ 0
vdd 2 6358 505
/ 0
vss 2 6358 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_5_inst tinv10 0
E 2 5238 3716
/ 0
A 2 5358 3716
/ 0
Y 2 5398 3788
/ 0
vdd 2 5238 3469
/ 0
vss 2 5238 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_5_inst tinv10 0
E 2 5238 2728
/ 0
A 2 5358 2728
/ 0
Y 2 5398 2800
/ 0
vdd 2 5238 2481
/ 0
vss 2 5238 2975
_I0/chip/clear_shift/tristate_8_bit/o_tri_1_inst tinv10 0
E 2 6638 752
/ 0
A 2 6758 752
/ 0
Y 2 6798 824
/ 0
vdd 2 6638 505
/ 0
vss 2 6638 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_1_inst tinv10 0
E 2 5518 3222
/ 0
A 2 5638 3222
/ 0
Y 2 5678 3150
/ 0
vdd 2 5518 3469
/ 0
vss 2 5518 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_1_inst tinv10 0
E 2 5518 2234
/ 0
A 2 5638 2234
/ 0
Y 2 5678 2162
/ 0
vdd 2 5518 2481
/ 0
vss 2 5518 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_2_inst tinv10 0
E 2 6638 258
/ 0
A 2 6758 258
/ 0
Y 2 6798 186
/ 0
vdd 2 6638 505
/ 0
vss 2 6638 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_2_inst tinv10 0
E 2 5518 3716
/ 0
A 2 5638 3716
/ 0
Y 2 5678 3788
/ 0
vdd 2 5518 3469
/ 0
vss 2 5518 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_2_inst tinv10 0
E 2 5518 2728
/ 0
A 2 5638 2728
/ 0
Y 2 5678 2800
/ 0
vdd 2 5518 2481
/ 0
vss 2 5518 2975
_I0/chip/clear_shift/tristate_8_bit/o_tri_6_inst tinv10 0
E 2 6838 752
/ 0
A 2 6958 752
/ 0
Y 2 6998 824
/ 0
vdd 2 6838 505
/ 0
vss 2 6838 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_6_inst tinv10 0
E 2 5718 3222
/ 0
A 2 5838 3222
/ 0
Y 2 5878 3150
/ 0
vdd 2 5718 3469
/ 0
vss 2 5718 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_6_inst tinv10 0
E 2 5718 2234
/ 0
A 2 5838 2234
/ 0
Y 2 5878 2162
/ 0
vdd 2 5718 2481
/ 0
vss 2 5718 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_3_inst tinv10 0
E 2 6838 258
/ 0
A 2 6958 258
/ 0
Y 2 6998 186
/ 0
vdd 2 6838 505
/ 0
vss 2 6838 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_3_inst tinv10 0
E 2 5718 3716
/ 0
A 2 5838 3716
/ 0
Y 2 5878 3788
/ 0
vdd 2 5718 3469
/ 0
vss 2 5718 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_3_inst tinv10 0
E 2 5718 2728
/ 0
A 2 5838 2728
/ 0
Y 2 5878 2800
/ 0
vdd 2 5718 2481
/ 0
vss 2 5718 2975
_I0/chip/clear_shift/tristate_8_bit/o_tri_4_inst tinv10 0
E 2 7118 752
/ 0
A 2 7238 752
/ 0
Y 2 7278 824
/ 0
vdd 2 7118 505
/ 0
vss 2 7118 999
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_4_inst tinv10 0
E 2 5998 3222
/ 0
A 2 6118 3222
/ 0
Y 2 6158 3150
/ 0
vdd 2 5998 3469
/ 0
vss 2 5998 2975
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_4_inst tinv10 0
E 2 5998 2234
/ 0
A 2 6118 2234
/ 0
Y 2 6158 2162
/ 0
vdd 2 5998 2481
/ 0
vss 2 5998 1987
_I0/chip/clear_shift/tristate_8_bit/o_tri_0_inst tinv10 0
E 2 7118 258
/ 0
A 2 7238 258
/ 0
Y 2 7278 186
/ 0
vdd 2 7118 505
/ 0
vss 2 7118 11
_I0/chip/clear_shift/shift/tristate_8_bit_substr/o_tri_0_inst tinv10 0
E 2 5998 3716
/ 0
A 2 6118 3716
/ 0
Y 2 6158 3788
/ 0
vdd 2 5998 3469
/ 0
vss 2 5998 3963
_I0/chip/clear_shift/shift/tristate_8_bit_normal/o_tri_0_inst tinv10 0
E 2 5998 2728
/ 0
A 2 6118 2728
/ 0
Y 2 6158 2800
/ 0
vdd 2 5998 2481
/ 0
vss 2 5998 2975
_I0/chip/clear_shift/shift/comb/ram_we_tri tinv10 0
E 2 3878 3716
/ 0
A 2 3998 3716
/ 0
Y 2 4038 3788
/ 0
vdd 2 3878 3469
/ 0
vss 2 3878 3963
_I0/chip/clear_shift/shift/comb/ram_data_out_tri tinv10 0
E 2 3878 2728
/ 0
A 2 3998 2728
/ 0
Y 2 4038 2800
/ 0
vdd 2 3878 2481
/ 0
vss 2 3878 2975
_I0/chip/clear_shift/defset/out2_tri tinv10 0
E 2 6598 1740
/ 0
A 2 6718 1740
/ 0
Y 2 6758 1812
/ 0
vdd 2 6598 1493
/ 0
vss 2 6598 1987
_I0/chip/clear_shift/defset/out1_tri tinv10 0
E 2 6798 1740
/ 0
A 2 6918 1740
/ 0
Y 2 6958 1812
/ 0
vdd 2 6798 1493
/ 0
vss 2 6798 1987
_I0/chip/video_ram_fix/we_tri tinv10 0
E 2 18558 9644
/ 0
A 2 18678 9644
/ 0
Y 2 18718 9716
/ 0
vdd 2 18558 9397
/ 0
vss 2 18558 9891
_I0/chip/output_score/ds_addr_tri_3_inst tinv10 0
E 2 13958 13596
/ 0
A 2 14078 13596
/ 0
Y 2 14118 13668
/ 0
vdd 2 13958 13349
/ 0
vss 2 13958 13843
_I0/chip/output_score/ds_addr_tri_1_inst tinv10 0
E 2 13758 13596
/ 0
A 2 13878 13596
/ 0
Y 2 13918 13668
/ 0
vdd 2 13758 13349
/ 0
vss 2 13758 13843
_I0/chip/output_score/ds_addr_tri_5_inst tinv10 0
E 2 14158 15572
/ 0
A 2 14278 15572
/ 0
Y 2 14318 15644
/ 0
vdd 2 14158 15325
/ 0
vss 2 14158 15819
_I0/chip/output_score/ds_addr_tri_0_inst tinv10 0
E 2 14158 15078
/ 0
A 2 14278 15078
/ 0
Y 2 14318 15006
/ 0
vdd 2 14158 15325
/ 0
vss 2 14158 14831
_I0/chip/output_score/ds_addr_tri_7_inst tinv10 0
E 2 14678 14584
/ 0
A 2 14798 14584
/ 0
Y 2 14838 14656
/ 0
vdd 2 14678 14337
/ 0
vss 2 14678 14831
_I0/chip/output_score/ds_addr_tri_2_inst tinv10 0
E 2 14958 15078
/ 0
A 2 15078 15078
/ 0
Y 2 15118 15006
/ 0
vdd 2 14958 15325
/ 0
vss 2 14958 14831
_I0/chip/output_score/ds_addr_tri_6_inst tinv10 0
E 2 15198 13596
/ 0
A 2 15318 13596
/ 0
Y 2 15358 13668
/ 0
vdd 2 15198 13349
/ 0
vss 2 15198 13843
_I0/chip/output_score/ds_addr_tri_4_inst tinv10 0
E 2 15398 15572
/ 0
A 2 15518 15572
/ 0
Y 2 15558 15644
/ 0
vdd 2 15398 15325
/ 0
vss 2 15398 15819
_I0/chip/output_score/ds_data_out_tri tinv10 0
E 2 15198 15572
/ 0
A 2 15318 15572
/ 0
Y 2 15358 15644
/ 0
vdd 2 15198 15325
/ 0
vss 2 15198 15819
_I0/chip/output_score/ds_write_tri tinv10 0
E 2 16078 13102
/ 0
A 2 16198 13102
/ 0
Y 2 16238 13030
/ 0
vdd 2 16078 13349
/ 0
vss 2 16078 12855
_I0/chip/check_piece_mask/addr_tri_2_inst tinv10 0
E 2 14838 4210
/ 0
A 2 14958 4210
/ 0
Y 2 14998 4138
/ 0
vdd 2 14838 4457
/ 0
vss 2 14838 3963
_I0/chip/check_piece_mask/addr_tri_5_inst tinv10 0
E 2 14838 5692
/ 0
A 2 14958 5692
/ 0
Y 2 14998 5764
/ 0
vdd 2 14838 5445
/ 0
vss 2 14838 5939
_I0/chip/check_piece_mask/addr_tri_4_inst tinv10 0
E 2 14838 5198
/ 0
A 2 14958 5198
/ 0
Y 2 14998 5126
/ 0
vdd 2 14838 5445
/ 0
vss 2 14838 4951
_I0/chip/check_piece_mask/addr_tri_7_inst tinv10 0
E 2 14838 6186
/ 0
A 2 14958 6186
/ 0
Y 2 14998 6114
/ 0
vdd 2 14838 6433
/ 0
vss 2 14838 5939
_I0/chip/check_piece_mask/addr_tri_1_inst tinv10 0
E 2 15438 4210
/ 0
A 2 15558 4210
/ 0
Y 2 15598 4138
/ 0
vdd 2 15438 4457
/ 0
vss 2 15438 3963
_I0/chip/check_piece_mask/addr_tri_0_inst tinv10 0
E 2 15238 4210
/ 0
A 2 15358 4210
/ 0
Y 2 15398 4138
/ 0
vdd 2 15238 4457
/ 0
vss 2 15238 3963
_I0/chip/check_piece_mask/addr_tri_6_inst tinv10 0
E 2 15638 5198
/ 0
A 2 15758 5198
/ 0
Y 2 15798 5126
/ 0
vdd 2 15638 5445
/ 0
vss 2 15638 4951
_I0/chip/check_piece_mask/mask_select_tri_1_inst tinv10 0
E 2 16238 4704
/ 0
A 2 16358 4704
/ 0
Y 2 16398 4776
/ 0
vdd 2 16238 4457
/ 0
vss 2 16238 4951
_I0/chip/check_piece_mask/mask_select_tri_0_inst tinv10 0
E 2 16038 4704
/ 0
A 2 16158 4704
/ 0
Y 2 16198 4776
/ 0
vdd 2 16038 4457
/ 0
vss 2 16038 4951
_I0/chip/check_piece_mask/write_tri tinv10 0
E 2 16238 5198
/ 0
A 2 16358 5198
/ 0
Y 2 16398 5126
/ 0
vdd 2 16238 5445
/ 0
vss 2 16238 4951
_I0/chip/check_piece_mask/addr_tri_3_inst tinv10 0
E 2 16038 5198
/ 0
A 2 16158 5198
/ 0
Y 2 16198 5126
/ 0
vdd 2 16038 5445
/ 0
vss 2 16038 4951
_I0/chip/draw_erase_piece de_piece 0
clk 2 11038 5556
/ 0
vss 2 13038 6927
/ 0
vdd 2 13038 6433
/ 0
data 2 13878 5302
/ 0
mask_select_1_0_1 2 11038 5588
/ 0
addr_7_0_0 2 11038 5270
/ 0
addr_7_0_2 2 11038 4632
/ 0
addr_7_0_3 2 11038 5302
/ 0
addr_7_0_4 2 11038 4282
/ 0
addr_7_0_5 2 13878 5094
/ 0
addr_7_0_7 2 13878 4808
/ 0
write 2 13878 4138
/ 0
start 2 13878 6050
/ 0
draw_erase 2 13878 5062
/ 0
mask_7_0_0 2 11038 6154
/ 0
mask_7_0_3 2 11038 4704
/ 0
mask_7_0_4 2 11038 5062
/ 0
mask_7_0_5 2 13878 5828
/ 0
mask_7_0_6 2 13878 4632
/ 0
lut_start 3 12638 6888
/ 0
rst 3 12198 6888
/ 0
mask_select_1_0_0 3 11558 4002
/ 0
addr_7_0_1 3 13078 4002
/ 0
addr_7_0_6 3 13438 4002
/ 0
ready 3 12918 4002
/ 0
lut_ready 3 12918 6888
/ 0
mask_7_0_1 3 13158 4002
/ 0
mask_7_0_2 3 11238 4002
/ 0
mask_7_0_7 3 13478 4002
/ 1
3 n63 ~ 2 12564 4742 0 0 ~
/ 1
3 n37 ~ 2 13084 4216 0 0 ~
/ 1
3 n42 ~ 2 12764 5204 0 0 ~
/ 1
3 state_0_port ~ 2 13044 4710 0 0 ~
/ 1
3 n29 ~ 2 12524 5172 0 0 ~
/ 1
3 n65 ~ 2 12524 4742 0 0 ~
/ 1
3 n73 ~ 2 11404 4742 0 0 ~
/ 1
3 n62 ~ 2 12684 6160 0 0 ~
/ 1
3 n58 ~ 2 12324 4742 0 0 ~
/ 1
3 n55 ~ 2 12324 6718 0 0 ~
/ 1
3 n36 ~ 2 11244 4710 0 0 ~
/ 1
3 n66 ~ 2 11844 6160 0 0 ~
/ 1
3 n56 ~ 2 12364 6718 0 0 ~
/ 1
3 n33 ~ 2 13404 5204 0 0 ~
/ 1
3 n31 ~ 2 13404 4710 0 0 ~
/ 1
3 n32 ~ 2 13404 4216 0 0 ~
/ 1
3 n47 ~ 2 11284 5172 0 0 ~
/ 1
3 n70 ~ 2 12244 6192 0 0 ~
/ 1
3 n51 ~ 2 13684 4996 0 0 ~
/ 1
3 n35 ~ 2 11084 4742 0 0 ~
/ 1
3 n60 ~ 2 12404 4742 0 0 ~
/ 1
3 n69 ~ 2 12484 6718 0 0 ~
/ 1
3 n38 ~ 2 11164 5204 0 0 ~
/ 1
3 n61 ~ 2 12364 5730 0 0 ~
/ 1
3 n57 ~ 2 12444 5730 0 0 ~
/ 1
3 n39 ~ 2 12004 5698 0 0 ~
/ 1
3 new_cur_block_1_port ~ 2 11044 5698 0 0 ~
/ 1
3 n68 ~ 2 12444 6718 0 0 ~
/ 1
3 n34 ~ 2 11164 4216 0 0 ~
/ 1
3 n71 ~ 2 13124 5172 0 0 ~
/ 1
3 n67 ~ 2 11764 5984 0 0 ~
/ 1
3 cur_block_0_port ~ 2 12484 6160 0 0 ~
/ 1
3 n53 ~ 2 13004 5172 0 0 ~
/ 1
3 cur_block_1_port ~ 2 11684 6160 0 0 ~
/ 1
3 n59 ~ 2 12364 4742 0 0 ~
/ 1
3 n48 ~ 2 12884 4216 0 0 ~
/ 1
3 n52 ~ 2 12924 6160 0 0 ~
/ 1
3 n50 ~ 2 12844 6160 0 0 ~
/ 1
3 n30 ~ 2 13244 4710 0 0 ~
/ 1
3 new_cur_block_0_port ~ 2 11684 5204 0 0 ~
/ 1
3 n40 ~ 2 11444 4742 0 0 ~
/ 1
3 n72 ~ 2 12724 5730 0 0 ~
/ 1
3 n64 ~ 2 12484 4742 0 0 ~
/ 1
3 n46 ~ 2 11244 5172 0 0 ~
/ 1
3 n49 ~ 2 12764 4742 0 0 ~
/ 1
3 new_state_0_port ~ 2 12444 4710 0 0 ~
/ 1
3 new_state_2_port ~ 2 11324 5172 0 0 ~
/ 1
3 state_1_port ~ 2 12644 4742 0 0 ~
/ 1
3 n54 ~ 2 13204 4742 0 0 ~
/ 1
3 n45 ~ 2 12804 4742 0 0 ~
/ 1
3 new_state_1_port ~ 2 11684 4216 0 0 ~
/ 1
3 state_2_port ~ 2 12004 4742 0 0 ~
/ 1
3 n41 ~ 2 12484 5730 0 0 ~
/ 1
3 n43 ~ 2 12644 5204 0 0 ~
_I0/chip/lookup_table/lbl_adder_y adder_y 0
vss 2 14838 2975
/ 0
vdd 2 14838 2481
/ 0
y_out_4_0_3 2 15638 2370
/ 0
y_3_0_3 2 15638 2306
/ 0
y_out_4_0_2 2 15638 2688
/ 0
y_3_0_0 2 13998 2234
/ 0
rom_data_3_0_3 2 13998 2760
/ 0
y_3_0_1 2 13998 1604
/ 0
next_piece 2 14638 1532
/ 0
y_out_4_0_4 3 14878 2936
/ 0
y_3_0_2 3 14718 2936
/ 0
rom_data_3_0_2 3 14118 2936
/ 0
y_out_4_0_1 3 15478 1532
/ 0
y_out_4_0_0 3 14358 1532
/ 1
3 n36 ~ 2 14404 2240 0 0 ~
/ 1
3 n39 ~ 2 14164 2766 0 0 ~
/ 1
3 n40 ~ 2 14484 1778 0 0 ~
/ 1
3 n33 ~ 2 15084 1778 0 0 ~
/ 1
3 n29 ~ 2 14964 1778 0 0 ~
/ 1
3 n26 ~ 2 15084 2766 0 0 ~
/ 1
3 n23 ~ 2 15244 2806 0 0 ~
/ 1
3 n24 ~ 2 14524 2208 0 0 ~
/ 1
3 n25 ~ 2 15604 2208 0 0 ~
/ 1
3 n32 ~ 2 14924 2240 0 0 ~
/ 1
3 n35 ~ 2 14444 2208 0 0 ~
/ 1
3 n20 ~ 2 15124 2766 0 0 ~
/ 1
3 n34 ~ 2 14844 1746 0 0 ~
/ 1
3 n27 ~ 2 15004 2766 0 0 ~
/ 1
3 n38 ~ 2 15004 1778 0 0 ~
/ 1
3 n22 ~ 2 14924 2734 0 0 ~
/ 1
3 n31 ~ 2 14404 1778 0 0 ~
/ 1
3 n21 ~ 2 15124 2208 0 0 ~
/ 1
3 n28 ~ 2 15284 1778 0 0 ~
/ 1
3 n37 ~ 2 14324 2208 0 0 ~
/ 1
3 n41 ~ 2 14044 2766 0 0 ~
/ 1
3 n30 ~ 2 15124 1778 0 0 ~
_I0/chip/lookup_table/lbl_adder_x adder_x 0
vss 2 12478 1987
/ 0
vdd 2 12478 1493
/ 0
x_2_0_2 2 12158 2306
/ 0
rom_data_3_0_3 2 13238 2306
/ 0
rom_data_3_0_0 2 13238 2592
/ 0
x_2_0_0 2 13238 2130
/ 0
rom_data_3_0_1 2 12158 2234
/ 0
x_2_0_1 2 12158 1844
/ 0
x_out_3_0_1 2 12158 1668
/ 0
x_out_3_0_3 3 12558 1532
/ 0
x_out_3_0_2 3 12798 2936
/ 0
rom_data_3_0_2 3 12838 1532
/ 0
next_piece 3 12598 1532
/ 0
x_out_3_0_0 3 13078 2936
/ 1
3 n23 ~ 2 12524 1778 0 0 ~
/ 1
3 n22 ~ 2 12484 1778 0 0 ~
/ 1
3 n27 ~ 2 12724 2240 0 0 ~
/ 1
3 n28 ~ 2 12804 2240 0 0 ~
/ 1
3 n30 ~ 2 13124 2240 0 0 ~
/ 1
3 n29 ~ 2 12244 1778 0 0 ~
/ 1
3 n24 ~ 2 12844 2240 0 0 ~
/ 1
3 n32 ~ 2 12284 2806 0 0 ~
/ 1
3 n25 ~ 2 12724 2766 0 0 ~
/ 1
3 n31 ~ 2 12284 2168 0 0 ~
/ 1
3 n26 ~ 2 12484 2208 0 0 ~
/ 1
3 n33 ~ 2 13204 1778 0 0 ~
_I0/chip/lookup_table piece_lut 0
mask_7_0_7 2 11318 2592
/ 0
mask_7_0_6 2 11318 1142
/ 0
mask_7_0_4 2 17838 2864
/ 0
mask_7_0_1 2 11318 2370
/ 0
rom_addr_6_0_6 2 11318 1382
/ 0
rom_addr_6_0_1 2 17838 1286
/ 0
rom_addr_6_0_0 2 17838 1844
/ 0
x_2_0_2 2 11318 2338
/ 0
x_2_0_1 2 11318 1844
/ 0
rom_data_3_0_1 2 11318 1876
/ 0
vss 2 12478 1987
/ 0
vdd 2 12478 1493
/ 0
rst 2 11318 1604
/ 0
clk 2 11318 1350
/ 0
check_start 2 15798 50
/ 0
mask_select_1_0_0 2 17838 2130
/ 0
mask_7_0_5 3 17478 3924
/ 0
mask_7_0_3 3 13438 3924
/ 0
mask_7_0_2 3 15838 3924
/ 0
mask_7_0_0 3 14918 3924
/ 0
ready 3 14118 50
/ 0
rom_addr_6_0_5 3 17558 50
/ 0
rom_addr_6_0_4 3 16638 3924
/ 0
rom_addr_6_0_3 3 13918 50
/ 0
rom_addr_6_0_2 3 12198 50
/ 0
x_2_0_0 3 13158 3924
/ 0
rom_data_3_0_3 3 13998 3924
/ 0
rom_data_3_0_2 3 14398 3924
/ 0
rom_data_3_0_0 3 13118 3924
/ 0
next_piece 3 13318 3924
/ 0
y_3_0_3 3 15398 3924
/ 0
y_3_0_2 3 14718 3924
/ 0
y_3_0_1 3 14758 50
/ 0
y_3_0_0 3 14078 3924
/ 0
overflow 3 15478 50
/ 0
draw_start 3 15758 50
/ 0
piece_type_2_0_2 3 13878 50
/ 0
piece_type_2_0_1 3 15958 50
/ 0
piece_type_2_0_0 3 16238 3924
/ 0
rot_1_0_1 3 14158 50
/ 0
rot_1_0_0 3 13598 50
/ 0
mask_select_1_0_1 3 16158 50
/ 1
3 n85 ~ 2 12244 790 0 0 ~
/ 1
3 n105 ~ 2 15924 3754 0 0 ~
/ 1
3 n87 ~ 2 16444 1220 0 0 ~
/ 1
3 new_rom_addr_1_port ~ 2 16604 1220 0 0 ~
/ 1
3 n99 ~ 2 16884 3754 0 0 ~
/ 1
3 n107 ~ 2 11484 2766 0 0 ~
/ 1
3 n86 ~ 2 16244 1220 0 0 ~
/ 1
3 n82 ~ 2 14244 790 0 0 ~
/ 1
3 n103 ~ 2 13524 2766 0 0 ~
/ 1
3 new_rom_addr_6_port ~ 2 11804 1220 0 0 ~
/ 1
3 n88 ~ 2 17084 2208 0 0 ~
/ 1
3 new_mask_7_port ~ 2 11724 3196 0 0 ~
/ 1
3 new_mask_5_port ~ 2 16684 3228 0 0 ~
/ 1
3 n79 ~ 2 17764 232 0 0 ~
/ 1
3 n83 ~ 2 13964 790 0 0 ~
/ 1
3 n68 ~ 2 15884 790 0 0 ~
/ 1
3 n76 ~ 2 11684 1778 0 0 ~
/ 1
3 new_rom_addr_2_port ~ 2 12164 264 0 0 ~
/ 1
3 n91 ~ 2 15724 2766 0 0 ~
/ 1
3 new_mask_0_port ~ 2 13164 3196 0 0 ~
/ 1
3 new_rom_addr_3_port ~ 2 13084 758 0 0 ~
/ 1
3 n74 ~ 2 13484 1778 0 0 ~
/ 1
3 new_mask_1_port ~ 2 11324 2240 0 0 ~
/ 1
3 x_out_2_port ~ 3 12804 2942 0 0 ~
/ 1
3 new_rom_addr_5_port ~ 2 17804 232 0 0 ~
/ 1
3 n66 ~ 2 15564 1220 0 0 ~
/ 1
3 n72 ~ 2 15284 1252 0 0 ~
/ 1
3 n100 ~ 2 17684 2766 0 0 ~
/ 1
3 new_mask_6_port ~ 2 11324 758 0 0 ~
/ 1
3 y_out_2_port ~ 2 14924 3196 0 0 ~
/ 1
3 n97 ~ 2 12004 1220 0 0 ~
/ 1
3 next_state_1_port ~ 2 11324 264 0 0 ~
/ 1
3 new_rom_addr_0_port ~ 2 16724 1746 0 0 ~
/ 1
3 n71 ~ 2 16084 758 0 0 ~
/ 1
3 n59 ~ 2 14284 1220 0 0 ~
/ 1
3 n80 ~ 2 16244 2766 0 0 ~
/ 1
3 next_state_0_port ~ 2 15684 1252 0 0 ~
/ 1
3 n78 ~ 2 16044 232 0 0 ~
/ 1
3 n89 ~ 2 16444 2766 0 0 ~
/ 1
3 y_out_4_port ~ 2 13844 2240 0 0 ~
/ 1
3 n93 ~ 2 11924 1778 0 0 ~
/ 1
3 n92 ~ 2 11644 3196 0 0 ~
/ 1
3 new_mask_2_port ~ 2 15844 2240 0 0 ~
/ 1
3 n60 ~ 2 15244 264 0 0 ~
/ 1
3 n58 ~ 2 15164 264 0 0 ~
/ 1
3 n96 ~ 2 13324 1778 0 0 ~
/ 1
3 n108 ~ 2 13084 3196 0 0 ~
/ 1
3 x_out_3_port ~ 3 12564 1538 0 0 ~
/ 1
3 new_mask_4_port ~ 2 17684 1778 0 0 ~
/ 1
3 n70 ~ 2 15924 1746 0 0 ~
/ 1
3 n106 ~ 2 13284 3196 0 0 ~
/ 1
3 n69 ~ 2 14484 1252 0 0 ~
/ 1
3 n101 ~ 2 16604 2766 0 0 ~
/ 1
3 n109 ~ 2 13124 3196 0 0 ~
/ 1
3 x_out_0_port ~ 3 13084 2942 0 0 ~
/ 1
3 n102 ~ 2 15604 3196 0 0 ~
/ 1
3 n73 ~ 2 13524 1746 0 0 ~
/ 1
3 n98 ~ 2 15004 3196 0 0 ~
/ 1
3 next_state_2_port ~ 2 14364 1252 0 0 ~
/ 1
3 n62 ~ 2 14564 232 0 0 ~
/ 1
3 n57 ~ 2 14924 1220 0 0 ~
/ 1
3 new_rom_addr_4_port ~ 2 17844 2766 0 0 ~
/ 1
3 n84 ~ 2 12284 790 0 0 ~
/ 1
3 new_mask_3_port ~ 2 13084 1252 0 0 ~
/ 1
3 x_out_1_port ~ 2 12164 1674 0 0 ~
/ 1
3 n90 ~ 2 15164 1252 0 0 ~
/ 1
3 n75 ~ 2 13964 1778 0 0 ~
/ 1
3 n104 ~ 2 13724 3196 0 0 ~
/ 1
3 state_0_port ~ 2 15844 790 0 0 ~
/ 1
3 y_out_0_port ~ 3 14364 1538 0 0 ~
/ 1
3 y_out_3_port ~ 2 13244 1778 0 0 ~
/ 1
3 n63 ~ 2 11524 1220 0 0 ~
/ 1
3 n61 ~ 2 15004 1044 0 0 ~
/ 1
3 y_out_1_port ~ 3 15484 1538 0 0 ~
/ 1
3 n81 ~ 2 15964 1220 0 0 ~
/ 1
3 n67 ~ 2 15604 1220 0 0 ~
/ 1
3 n65 ~ 2 13844 1746 0 0 ~
/ 1
3 state_1_port ~ 2 14564 790 0 0 ~
/ 1
3 state_2_port ~ 2 15324 1220 0 0 ~
/ 1
3 n95 ~ 2 14964 3196 0 0 ~
/ 1
3 n64 ~ 2 15564 758 0 0 ~
/ 1
3 n94 ~ 2 13484 2766 0 0 ~
/ 1
3 n77 ~ 2 15924 1220 0 0 ~
_I0/chip/game_controller/cur_y_reg_0_inst dfn10 0
vss 2 478 18783
/ 0
vdd 2 478 18289
/ 0
Q 2 1118 18536
/ 0
CK 2 478 18536
/ 0
D 2 638 18744
_I0/chip/game_controller/cur_y_reg_1_inst dfn10 0
vss 2 478 17795
/ 0
vdd 2 478 17301
/ 0
Q 2 1118 17548
/ 0
CK 2 478 17548
/ 0
D 2 638 17756
_I0/chip/game_controller/cur_timer_1_reset_reg dfn10 0
vss 2 478 10879
/ 0
vdd 2 478 11373
/ 0
Q 2 1118 11126
/ 0
CK 2 478 11126
/ 0
D 2 638 10918
_I0/chip/game_controller/cur_y_reg_2_inst dfn10 0
vss 2 1118 11867
/ 0
vdd 2 1118 11373
/ 0
Q 2 1758 11620
/ 0
CK 2 1118 11620
/ 0
D 2 1278 11828
_I0/chip/game_controller/cur_future_piece_reg_0_inst dfn10 0
vss 2 1118 9891
/ 0
vdd 2 1118 9397
/ 0
Q 2 1758 9644
/ 0
CK 2 1118 9644
/ 0
D 2 1278 9852
_I0/chip/game_controller/cur_y_reg_3_inst dfn10 0
vss 2 1358 15819
/ 0
vdd 2 1358 16313
/ 0
Q 2 1998 16066
/ 0
CK 2 1358 16066
/ 0
D 2 1518 15858
_I0/chip/game_controller/cur_rot_reg_1_inst dfn10 0
vss 2 1918 14831
/ 0
vdd 2 1918 15325
/ 0
Q 2 2558 15078
/ 0
CK 2 1918 15078
/ 0
D 2 2078 14870
_I0/chip/game_controller/cur_future_piece_reg_2_inst dfn10 0
vss 2 1558 13843
/ 0
vdd 2 1558 13349
/ 0
Q 2 2198 13596
/ 0
CK 2 1558 13596
/ 0
D 2 1718 13804
_I0/chip/game_controller/cur_x_reg_2_inst dfn10 0
vss 2 2718 15819
/ 0
vdd 2 2718 15325
/ 0
Q 2 3358 15572
/ 0
CK 2 2718 15572
/ 0
D 2 2878 15780
_I0/chip/game_controller/cur_rot_reg_0_inst dfn10 0
vss 2 2398 10879
/ 0
vdd 2 2398 10385
/ 0
Q 2 3038 10632
/ 0
CK 2 2398 10632
/ 0
D 2 2558 10840
_I0/chip/game_controller/cur_piece_reg_0_inst dfn10 0
vss 2 3038 11867
/ 0
vdd 2 3038 11373
/ 0
Q 2 3678 11620
/ 0
CK 2 3038 11620
/ 0
D 2 3198 11828
_I0/chip/game_controller/cur_future_piece_reg_1_inst dfn10 0
vss 2 3678 15819
/ 0
vdd 2 3678 15325
/ 0
Q 2 4318 15572
/ 0
CK 2 3678 15572
/ 0
D 2 3838 15780
_I0/chip/game_controller/cur_piece_reg_1_inst dfn10 0
vss 2 5318 8903
/ 0
vdd 2 5318 9397
/ 0
Q 2 5958 9150
/ 0
CK 2 5318 9150
/ 0
D 2 5478 8942
_I0/chip/game_controller/cur_timer_1_time_reg dfn10 0
vss 2 8118 14831
/ 0
vdd 2 8118 15325
/ 0
Q 2 8758 15078
/ 0
CK 2 8118 15078
/ 0
D 2 8278 14870
_I0/chip/game_controller/cur_piece_reg_2_inst dfn10 0
vss 2 8158 11867
/ 0
vdd 2 8158 11373
/ 0
Q 2 8798 11620
/ 0
CK 2 8158 11620
/ 0
D 2 8318 11828
_I0/chip/game_controller/cur_timer_1_start_reg dfn10 0
vss 2 9478 19771
/ 0
vdd 2 9478 19277
/ 0
Q 2 10118 19524
/ 0
CK 2 9478 19524
/ 0
D 2 9638 19732
_I0/chip/game_controller/cur_x_reg_1_inst dfn10 0
vss 2 8798 9891
/ 0
vdd 2 8798 9397
/ 0
Q 2 9438 9644
/ 0
CK 2 8798 9644
/ 0
D 2 8958 9852
_I0/chip/game_controller/cur_x_reg_0_inst dfn10 0
vss 2 10078 11867
/ 0
vdd 2 10078 11373
/ 0
Q 2 10718 11620
/ 0
CK 2 10078 11620
/ 0
D 2 10238 11828
_I0/chip/check_piece_mask/pixel_reg_1_inst dfn10 0
vss 2 14838 4951
/ 0
vdd 2 14838 4457
/ 0
Q 2 15478 4704
/ 0
CK 2 14838 4704
/ 0
D 2 14998 4912
_I0/chip/check_piece_mask/empty_s_reg dfn10 0
vss 2 14918 6927
/ 0
vdd 2 14918 6433
/ 0
Q 2 15558 6680
/ 0
CK 2 14918 6680
/ 0
D 2 15078 6888
_I0/chip/check_piece_mask/pixel_reg_0_inst dfn10 0
vss 2 17358 5939
/ 0
vdd 2 17358 5445
/ 0
Q 2 17998 5692
/ 0
CK 2 17358 5692
/ 0
D 2 17518 5900
_I0/chip/game_controller/U438 na210 0
Y 2 558 17022
/ 0
B 2 518 17022
/ 0
A 2 478 17022
/ 0
vdd 2 478 17301
/ 0
vss 2 478 16807
_I0/chip/game_controller/U426 na210 0
Y 2 758 15046
/ 0
B 2 718 15046
/ 0
A 2 678 15046
/ 0
vdd 2 678 15325
/ 0
vss 2 678 14831
_I0/chip/game_controller/U436 na210 0
Y 2 1278 14058
/ 0
B 2 1238 14058
/ 0
A 2 1198 14058
/ 0
vdd 2 1198 14337
/ 0
vss 2 1198 13843
_I0/chip/game_controller/U416 na210 0
Y 2 838 14058
/ 0
B 2 798 14058
/ 0
A 2 758 14058
/ 0
vdd 2 758 14337
/ 0
vss 2 758 13843
_I0/chip/game_controller/U491 na210 0
Y 2 798 12082
/ 0
B 2 758 12082
/ 0
A 2 718 12082
/ 0
vdd 2 718 12361
/ 0
vss 2 718 11867
_I0/chip/game_controller/U442 na210 0
Y 2 798 12640
/ 0
B 2 758 12640
/ 0
A 2 718 12640
/ 0
vdd 2 718 12361
/ 0
vss 2 718 12855
_I0/chip/game_controller/U441 na210 0
Y 2 558 11652
/ 0
B 2 518 11652
/ 0
A 2 478 11652
/ 0
vdd 2 478 11373
/ 0
vss 2 478 11867
_I0/chip/game_controller/U435 na210 0
Y 2 1198 18998
/ 0
B 2 1158 18998
/ 0
A 2 1118 18998
/ 0
vdd 2 1118 19277
/ 0
vss 2 1118 18783
_I0/chip/game_controller/U437 na210 0
Y 2 1198 19556
/ 0
B 2 1158 19556
/ 0
A 2 1118 19556
/ 0
vdd 2 1118 19277
/ 0
vss 2 1118 19771
_I0/chip/game_controller/U415 na210 0
Y 2 758 16034
/ 0
B 2 718 16034
/ 0
A 2 678 16034
/ 0
vdd 2 678 16313
/ 0
vss 2 678 15819
_I0/chip/game_controller/U417 na210 0
Y 2 758 16592
/ 0
B 2 718 16592
/ 0
A 2 678 16592
/ 0
vdd 2 678 16313
/ 0
vss 2 678 16807
_I0/chip/game_controller/U440 na210 0
Y 2 1038 16034
/ 0
B 2 998 16034
/ 0
A 2 958 16034
/ 0
vdd 2 958 16313
/ 0
vss 2 958 15819
_I0/chip/game_controller/U483 na210 0
Y 2 1398 15046
/ 0
B 2 1358 15046
/ 0
A 2 1318 15046
/ 0
vdd 2 1318 15325
/ 0
vss 2 1318 14831
_I0/chip/game_controller/U444 na210 0
Y 2 838 13070
/ 0
B 2 798 13070
/ 0
A 2 758 13070
/ 0
vdd 2 758 13349
/ 0
vss 2 758 12855
_I0/chip/game_controller/U462 na210 0
Y 2 1598 8688
/ 0
B 2 1558 8688
/ 0
A 2 1518 8688
/ 0
vdd 2 1518 8409
/ 0
vss 2 1518 8903
_I0/chip/game_controller/U521 na210 0
Y 2 1198 9118
/ 0
B 2 1158 9118
/ 0
A 2 1118 9118
/ 0
vdd 2 1118 9397
/ 0
vss 2 1118 8903
_I0/chip/game_controller/U315 na210 0
Y 2 4078 16034
/ 0
B 2 4038 16034
/ 0
A 2 3998 16034
/ 0
vdd 2 3998 16313
/ 0
vss 2 3998 15819
_I0/chip/game_controller/U427 na210 0
Y 2 2798 9676
/ 0
B 2 2758 9676
/ 0
A 2 2718 9676
/ 0
vdd 2 2718 9397
/ 0
vss 2 2718 9891
_I0/chip/game_controller/U362 na210 0
Y 2 2238 10664
/ 0
B 2 2198 10664
/ 0
A 2 2158 10664
/ 0
vdd 2 2158 10385
/ 0
vss 2 2158 10879
_I0/chip/game_controller/U499 na210 0
Y 2 2398 16034
/ 0
B 2 2358 16034
/ 0
A 2 2318 16034
/ 0
vdd 2 2318 16313
/ 0
vss 2 2318 15819
_I0/chip/game_controller/U439 na210 0
Y 2 2158 14058
/ 0
B 2 2118 14058
/ 0
A 2 2078 14058
/ 0
vdd 2 2078 14337
/ 0
vss 2 2078 13843
_I0/chip/game_controller/U487 na210 0
Y 2 2198 14616
/ 0
B 2 2158 14616
/ 0
A 2 2118 14616
/ 0
vdd 2 2118 14337
/ 0
vss 2 2118 14831
_I0/chip/game_controller/U402 na210 0
Y 2 2798 13628
/ 0
B 2 2758 13628
/ 0
A 2 2718 13628
/ 0
vdd 2 2718 13349
/ 0
vss 2 2718 13843
_I0/chip/game_controller/U455 na210 0
Y 2 2398 13070
/ 0
B 2 2358 13070
/ 0
A 2 2318 13070
/ 0
vdd 2 2318 13349
/ 0
vss 2 2318 12855
_I0/chip/game_controller/U384 na210 0
Y 2 2398 13628
/ 0
B 2 2358 13628
/ 0
A 2 2318 13628
/ 0
vdd 2 2318 13349
/ 0
vss 2 2318 13843
_I0/chip/game_controller/U498 na210 0
Y 2 2078 9118
/ 0
B 2 2038 9118
/ 0
A 2 1998 9118
/ 0
vdd 2 1998 9397
/ 0
vss 2 1998 8903
_I0/chip/game_controller/U522 na210 0
Y 2 2958 9118
/ 0
B 2 2918 9118
/ 0
A 2 2878 9118
/ 0
vdd 2 2878 9397
/ 0
vss 2 2878 8903
_I0/chip/game_controller/U569 na210 0
Y 2 4478 16592
/ 0
B 2 4438 16592
/ 0
A 2 4398 16592
/ 0
vdd 2 4398 16313
/ 0
vss 2 4398 16807
_I0/chip/game_controller/U500 na210 0
Y 2 3158 16034
/ 0
B 2 3118 16034
/ 0
A 2 3078 16034
/ 0
vdd 2 3078 16313
/ 0
vss 2 3078 15819
_I0/chip/game_controller/U364 na210 0
Y 2 3718 16592
/ 0
B 2 3678 16592
/ 0
A 2 3638 16592
/ 0
vdd 2 3638 16313
/ 0
vss 2 3638 16807
_I0/chip/game_controller/U389 na210 0
Y 2 3518 14058
/ 0
B 2 3478 14058
/ 0
A 2 3438 14058
/ 0
vdd 2 3438 14337
/ 0
vss 2 3438 13843
_I0/chip/game_controller/U450 na210 0
Y 2 3358 12082
/ 0
B 2 3318 12082
/ 0
A 2 3278 12082
/ 0
vdd 2 3278 12361
/ 0
vss 2 3278 11867
_I0/chip/game_controller/U385 na210 0
Y 2 3358 12640
/ 0
B 2 3318 12640
/ 0
A 2 3278 12640
/ 0
vdd 2 3278 12361
/ 0
vss 2 3278 12855
_I0/chip/game_controller/U470 na210 0
Y 2 3518 12082
/ 0
B 2 3478 12082
/ 0
A 2 3438 12082
/ 0
vdd 2 3438 12361
/ 0
vss 2 3438 11867
_I0/chip/game_controller/U424 na210 0
Y 2 3118 11094
/ 0
B 2 3078 11094
/ 0
A 2 3038 11094
/ 0
vdd 2 3038 11373
/ 0
vss 2 3038 10879
_I0/chip/game_controller/U387 na210 0
Y 2 3678 9118
/ 0
B 2 3638 9118
/ 0
A 2 3598 9118
/ 0
vdd 2 3598 9397
/ 0
vss 2 3598 8903
_I0/chip/game_controller/U484 na210 0
Y 2 2598 9118
/ 0
B 2 2558 9118
/ 0
A 2 2518 9118
/ 0
vdd 2 2518 9397
/ 0
vss 2 2518 8903
_I0/chip/game_controller/U492 na210 0
Y 2 3358 9118
/ 0
B 2 3318 9118
/ 0
A 2 3278 9118
/ 0
vdd 2 3278 9397
/ 0
vss 2 3278 8903
_I0/chip/game_controller/U547 na210 0
Y 2 4198 17022
/ 0
B 2 4158 17022
/ 0
A 2 4118 17022
/ 0
vdd 2 4118 17301
/ 0
vss 2 4118 16807
_I0/chip/game_controller/U466 na210 0
Y 2 3758 15046
/ 0
B 2 3718 15046
/ 0
A 2 3678 15046
/ 0
vdd 2 3678 15325
/ 0
vss 2 3678 14831
_I0/chip/game_controller/U568 na210 0
Y 2 4038 12640
/ 0
B 2 3998 12640
/ 0
A 2 3958 12640
/ 0
vdd 2 3958 12361
/ 0
vss 2 3958 12855
_I0/chip/game_controller/U307 na210 0
Y 2 3798 13070
/ 0
B 2 3758 13070
/ 0
A 2 3718 13070
/ 0
vdd 2 3718 13349
/ 0
vss 2 3718 12855
_I0/chip/game_controller/U422 na210 0
Y 2 3838 10106
/ 0
B 2 3798 10106
/ 0
A 2 3758 10106
/ 0
vdd 2 3758 10385
/ 0
vss 2 3758 9891
_I0/chip/game_controller/U448 na210 0
Y 2 4278 9118
/ 0
B 2 4238 9118
/ 0
A 2 4198 9118
/ 0
vdd 2 4198 9397
/ 0
vss 2 4198 8903
_I0/chip/game_controller/U572 na210 0
Y 2 5118 17022
/ 0
B 2 5078 17022
/ 0
A 2 5038 17022
/ 0
vdd 2 5038 17301
/ 0
vss 2 5038 16807
_I0/chip/game_controller/U551 na210 0
Y 2 5318 17580
/ 0
B 2 5278 17580
/ 0
A 2 5238 17580
/ 0
vdd 2 5238 17301
/ 0
vss 2 5238 17795
_I0/chip/game_controller/U451 na210 0
Y 2 4438 15046
/ 0
B 2 4398 15046
/ 0
A 2 4358 15046
/ 0
vdd 2 4358 15325
/ 0
vss 2 4358 14831
_I0/chip/game_controller/U363 na210 0
Y 2 4718 15046
/ 0
B 2 4678 15046
/ 0
A 2 4638 15046
/ 0
vdd 2 4638 15325
/ 0
vss 2 4638 14831
_I0/chip/game_controller/U473 na210 0
Y 2 4678 13070
/ 0
B 2 4638 13070
/ 0
A 2 4598 13070
/ 0
vdd 2 4598 13349
/ 0
vss 2 4598 12855
_I0/chip/game_controller/U434 na210 0
Y 2 4678 13628
/ 0
B 2 4638 13628
/ 0
A 2 4598 13628
/ 0
vdd 2 4598 13349
/ 0
vss 2 4598 13843
_I0/chip/game_controller/U419 na210 0
Y 2 4758 10664
/ 0
B 2 4718 10664
/ 0
A 2 4678 10664
/ 0
vdd 2 4678 10385
/ 0
vss 2 4678 10879
_I0/chip/game_controller/U463 na210 0
Y 2 4918 11094
/ 0
B 2 4878 11094
/ 0
A 2 4838 11094
/ 0
vdd 2 4838 11373
/ 0
vss 2 4838 10879
_I0/chip/game_controller/U520 na210 0
Y 2 4718 9118
/ 0
B 2 4678 9118
/ 0
A 2 4638 9118
/ 0
vdd 2 4638 9397
/ 0
vss 2 4638 8903
_I0/chip/game_controller/U481 na210 0
Y 2 5038 18998
/ 0
B 2 4998 18998
/ 0
A 2 4958 18998
/ 0
vdd 2 4958 19277
/ 0
vss 2 4958 18783
_I0/chip/game_controller/U358 na210 0
Y 2 5038 19556
/ 0
B 2 4998 19556
/ 0
A 2 4958 19556
/ 0
vdd 2 4958 19277
/ 0
vss 2 4958 19771
_I0/chip/game_controller/U563 na210 0
Y 2 4678 16034
/ 0
B 2 4638 16034
/ 0
A 2 4598 16034
/ 0
vdd 2 4598 16313
/ 0
vss 2 4598 15819
_I0/chip/game_controller/U587 na210 0
Y 2 5598 13070
/ 0
B 2 5558 13070
/ 0
A 2 5518 13070
/ 0
vdd 2 5518 13349
/ 0
vss 2 5518 12855
_I0/chip/game_controller/U592 na210 0
Y 2 5158 12640
/ 0
B 2 5118 12640
/ 0
A 2 5078 12640
/ 0
vdd 2 5078 12361
/ 0
vss 2 5078 12855
_I0/chip/game_controller/U591 na210 0
Y 2 4718 12082
/ 0
B 2 4678 12082
/ 0
A 2 4638 12082
/ 0
vdd 2 4638 12361
/ 0
vss 2 4638 11867
_I0/chip/game_controller/U461 na210 0
Y 2 5398 10106
/ 0
B 2 5358 10106
/ 0
A 2 5318 10106
/ 0
vdd 2 5318 10385
/ 0
vss 2 5318 9891
_I0/chip/game_controller/U494 na210 0
Y 2 5398 10664
/ 0
B 2 5358 10664
/ 0
A 2 5318 10664
/ 0
vdd 2 5318 10385
/ 0
vss 2 5318 10879
_I0/chip/game_controller/U583 na210 0
Y 2 5038 9118
/ 0
B 2 4998 9118
/ 0
A 2 4958 9118
/ 0
vdd 2 4958 9397
/ 0
vss 2 4958 8903
_I0/chip/game_controller/U554 na210 0
Y 2 5038 16034
/ 0
B 2 4998 16034
/ 0
A 2 4958 16034
/ 0
vdd 2 4958 16313
/ 0
vss 2 4958 15819
_I0/chip/game_controller/U380 na210 0
Y 2 6078 14616
/ 0
B 2 6038 14616
/ 0
A 2 5998 14616
/ 0
vdd 2 5998 14337
/ 0
vss 2 5998 14831
_I0/chip/game_controller/U465 na210 0
Y 2 6118 11652
/ 0
B 2 6078 11652
/ 0
A 2 6038 11652
/ 0
vdd 2 6038 11373
/ 0
vss 2 6038 11867
_I0/chip/game_controller/U489 na210 0
Y 2 6278 10106
/ 0
B 2 6238 10106
/ 0
A 2 6198 10106
/ 0
vdd 2 6198 10385
/ 0
vss 2 6198 9891
_I0/chip/game_controller/U485 na210 0
Y 2 6278 10664
/ 0
B 2 6238 10664
/ 0
A 2 6198 10664
/ 0
vdd 2 6198 10385
/ 0
vss 2 6198 10879
_I0/chip/game_controller/U524 na210 0
Y 2 7198 15046
/ 0
B 2 7158 15046
/ 0
A 2 7118 15046
/ 0
vdd 2 7118 15325
/ 0
vss 2 7118 14831
_I0/chip/game_controller/U378 na210 0
Y 2 5798 14058
/ 0
B 2 5758 14058
/ 0
A 2 5718 14058
/ 0
vdd 2 5718 14337
/ 0
vss 2 5718 13843
_I0/chip/game_controller/U576 na210 0
Y 2 6958 13628
/ 0
B 2 6918 13628
/ 0
A 2 6878 13628
/ 0
vdd 2 6878 13349
/ 0
vss 2 6878 13843
_I0/chip/game_controller/U517 na210 0
Y 2 6438 12082
/ 0
B 2 6398 12082
/ 0
A 2 6358 12082
/ 0
vdd 2 6358 12361
/ 0
vss 2 6358 11867
_I0/chip/game_controller/U314 na210 0
Y 2 6958 12082
/ 0
B 2 6918 12082
/ 0
A 2 6878 12082
/ 0
vdd 2 6878 12361
/ 0
vss 2 6878 11867
_I0/chip/game_controller/U469 na210 0
Y 2 6438 11094
/ 0
B 2 6398 11094
/ 0
A 2 6358 11094
/ 0
vdd 2 6358 11373
/ 0
vss 2 6358 10879
_I0/chip/game_controller/U312 na210 0
Y 2 6918 13070
/ 0
B 2 6878 13070
/ 0
A 2 6838 13070
/ 0
vdd 2 6838 13349
/ 0
vss 2 6838 12855
_I0/chip/game_controller/U595 na210 0
Y 2 6998 14058
/ 0
B 2 6958 14058
/ 0
A 2 6918 14058
/ 0
vdd 2 6918 14337
/ 0
vss 2 6918 13843
_I0/chip/game_controller/U574 na210 0
Y 2 7438 9118
/ 0
B 2 7398 9118
/ 0
A 2 7358 9118
/ 0
vdd 2 7358 9397
/ 0
vss 2 7358 8903
_I0/chip/game_controller/U584 na210 0
Y 2 7438 9676
/ 0
B 2 7398 9676
/ 0
A 2 7358 9676
/ 0
vdd 2 7358 9397
/ 0
vss 2 7358 9891
_I0/chip/game_controller/U454 na210 0
Y 2 7998 13070
/ 0
B 2 7958 13070
/ 0
A 2 7918 13070
/ 0
vdd 2 7918 13349
/ 0
vss 2 7918 12855
_I0/chip/game_controller/U456 na210 0
Y 2 7958 13628
/ 0
B 2 7918 13628
/ 0
A 2 7878 13628
/ 0
vdd 2 7878 13349
/ 0
vss 2 7878 13843
_I0/chip/game_controller/U410 na210 0
Y 2 7918 9676
/ 0
B 2 7878 9676
/ 0
A 2 7838 9676
/ 0
vdd 2 7838 9397
/ 0
vss 2 7838 9891
_I0/chip/game_controller/U309 na210 0
Y 2 8718 16034
/ 0
B 2 8678 16034
/ 0
A 2 8638 16034
/ 0
vdd 2 8638 16313
/ 0
vss 2 8638 15819
_I0/chip/game_controller/U534 na210 0
Y 2 8118 14616
/ 0
B 2 8078 14616
/ 0
A 2 8038 14616
/ 0
vdd 2 8038 14337
/ 0
vss 2 8038 14831
_I0/chip/game_controller/U513 na210 0
Y 2 8598 14058
/ 0
B 2 8558 14058
/ 0
A 2 8518 14058
/ 0
vdd 2 8518 14337
/ 0
vss 2 8518 13843
_I0/chip/game_controller/U532 na210 0
Y 2 8878 18010
/ 0
B 2 8838 18010
/ 0
A 2 8798 18010
/ 0
vdd 2 8798 18289
/ 0
vss 2 8798 17795
_I0/chip/game_controller/U589 na210 0
Y 2 9518 18998
/ 0
B 2 9478 18998
/ 0
A 2 9438 18998
/ 0
vdd 2 9438 19277
/ 0
vss 2 9438 18783
_I0/chip/game_controller/U531 na210 0
Y 2 9438 17022
/ 0
B 2 9398 17022
/ 0
A 2 9358 17022
/ 0
vdd 2 9358 17301
/ 0
vss 2 9358 16807
_I0/chip/game_controller/U457 na210 0
Y 2 9038 12082
/ 0
B 2 8998 12082
/ 0
A 2 8958 12082
/ 0
vdd 2 8958 12361
/ 0
vss 2 8958 11867
_I0/chip/game_controller/U425 na210 0
Y 2 9358 10664
/ 0
B 2 9318 10664
/ 0
A 2 9278 10664
/ 0
vdd 2 9278 10385
/ 0
vss 2 9278 10879
_I0/chip/game_controller/U430 na210 0
Y 2 8918 11094
/ 0
B 2 8878 11094
/ 0
A 2 8838 11094
/ 0
vdd 2 8838 11373
/ 0
vss 2 8838 10879
_I0/chip/game_controller/U308 na210 0
Y 2 9198 9118
/ 0
B 2 9158 9118
/ 0
A 2 9118 9118
/ 0
vdd 2 9118 9397
/ 0
vss 2 9118 8903
_I0/chip/game_controller/U533 na210 0
Y 2 9558 18568
/ 0
B 2 9518 18568
/ 0
A 2 9478 18568
/ 0
vdd 2 9478 18289
/ 0
vss 2 9478 18783
_I0/chip/game_controller/U398 na210 0
Y 2 9678 15046
/ 0
B 2 9638 15046
/ 0
A 2 9598 15046
/ 0
vdd 2 9598 15325
/ 0
vss 2 9598 14831
_I0/chip/game_controller/U488 na210 0
Y 2 10118 8130
/ 0
B 2 10078 8130
/ 0
A 2 10038 8130
/ 0
vdd 2 10038 8409
/ 0
vss 2 10038 7915
_I0/chip/game_controller/U467 na210 0
Y 2 9998 9676
/ 0
B 2 9958 9676
/ 0
A 2 9918 9676
/ 0
vdd 2 9918 9397
/ 0
vss 2 9918 9891
_I0/chip/game_controller/U509 na210 0
Y 2 10638 18010
/ 0
B 2 10598 18010
/ 0
A 2 10558 18010
/ 0
vdd 2 10558 18289
/ 0
vss 2 10558 17795
_I0/chip/game_controller/U508 na210 0
Y 2 10638 18568
/ 0
B 2 10598 18568
/ 0
A 2 10558 18568
/ 0
vdd 2 10558 18289
/ 0
vss 2 10558 18783
_I0/chip/game_controller/U555 na210 0
Y 2 10398 14616
/ 0
B 2 10358 14616
/ 0
A 2 10318 14616
/ 0
vdd 2 10318 14337
/ 0
vss 2 10318 14831
_I0/chip/game_controller/U510 na210 0
Y 2 10398 15046
/ 0
B 2 10358 15046
/ 0
A 2 10318 15046
/ 0
vdd 2 10318 15325
/ 0
vss 2 10318 14831
_I0/chip/game_controller/U526 na210 0
Y 2 10678 9676
/ 0
B 2 10638 9676
/ 0
A 2 10598 9676
/ 0
vdd 2 10598 9397
/ 0
vss 2 10598 9891
_I0/chip/game_controller/U514 na210 0
Y 2 10438 9676
/ 0
B 2 10398 9676
/ 0
A 2 10358 9676
/ 0
vdd 2 10358 9397
/ 0
vss 2 10358 9891
_I0/chip/game_controller/U350 na210 0
Y 2 11118 18568
/ 0
B 2 11078 18568
/ 0
A 2 11038 18568
/ 0
vdd 2 11038 18289
/ 0
vss 2 11038 18783
_I0/chip/game_controller/U311 na210 0
Y 2 10838 18998
/ 0
B 2 10798 18998
/ 0
A 2 10758 18998
/ 0
vdd 2 10758 19277
/ 0
vss 2 10758 18783
_I0/chip/game_controller/U528 na210 0
Y 2 11478 18998
/ 0
B 2 11438 18998
/ 0
A 2 11398 18998
/ 0
vdd 2 11398 19277
/ 0
vss 2 11398 18783
_I0/chip/game_controller/U558 na210 0
Y 2 11798 15046
/ 0
B 2 11758 15046
/ 0
A 2 11718 15046
/ 0
vdd 2 11718 15325
/ 0
vss 2 11718 14831
_I0/chip/game_controller/U319 na210 0
Y 2 11918 12640
/ 0
B 2 11878 12640
/ 0
A 2 11838 12640
/ 0
vdd 2 11838 12361
/ 0
vss 2 11838 12855
_I0/chip/game_controller/U397 na210 0
Y 2 11638 12082
/ 0
B 2 11598 12082
/ 0
A 2 11558 12082
/ 0
vdd 2 11558 12361
/ 0
vss 2 11558 11867
_I0/chip/game_controller/U527 na210 0
Y 2 11638 12640
/ 0
B 2 11598 12640
/ 0
A 2 11558 12640
/ 0
vdd 2 11558 12361
/ 0
vss 2 11558 12855
_I0/chip/game_controller/U388 na210 0
Y 2 11998 9118
/ 0
B 2 11958 9118
/ 0
A 2 11918 9118
/ 0
vdd 2 11918 9397
/ 0
vss 2 11918 8903
_I0/chip/game_controller/U474 na210 0
Y 2 11798 9676
/ 0
B 2 11758 9676
/ 0
A 2 11718 9676
/ 0
vdd 2 11718 9397
/ 0
vss 2 11718 9891
_I0/chip/game_controller/U530 na210 0
Y 2 12118 16592
/ 0
B 2 12078 16592
/ 0
A 2 12038 16592
/ 0
vdd 2 12038 16313
/ 0
vss 2 12038 16807
_I0/chip/game_controller/U429 na210 0
Y 2 12558 14058
/ 0
B 2 12518 14058
/ 0
A 2 12478 14058
/ 0
vdd 2 12478 14337
/ 0
vss 2 12478 13843
_I0/chip/game_controller/U420 na210 0
Y 2 12158 12640
/ 0
B 2 12118 12640
/ 0
A 2 12078 12640
/ 0
vdd 2 12078 12361
/ 0
vss 2 12078 12855
_I0/chip/game_controller/U404 na210 0
Y 2 12278 11094
/ 0
B 2 12238 11094
/ 0
A 2 12198 11094
/ 0
vdd 2 12198 11373
/ 0
vss 2 12198 10879
_I0/chip/game_controller/move_pm/U104 na210 0
Y 2 8198 17580
/ 0
B 2 8158 17580
/ 0
A 2 8118 17580
/ 0
vdd 2 8118 17301
/ 0
vss 2 8118 17795
_I0/chip/game_controller/move_pm/U80 na210 0
Y 2 8198 18568
/ 0
B 2 8158 18568
/ 0
A 2 8118 18568
/ 0
vdd 2 8118 18289
/ 0
vss 2 8118 18783
_I0/chip/game_controller/move_pm/U112 na210 0
Y 2 8198 18010
/ 0
B 2 8158 18010
/ 0
A 2 8118 18010
/ 0
vdd 2 8118 18289
/ 0
vss 2 8118 17795
_I0/chip/game_controller/move_pm/U91 na210 0
Y 2 8198 18998
/ 0
B 2 8158 18998
/ 0
A 2 8118 18998
/ 0
vdd 2 8118 19277
/ 0
vss 2 8118 18783
_I0/chip/game_controller/move_pm/U97 na210 0
Y 2 8318 19556
/ 0
B 2 8278 19556
/ 0
A 2 8238 19556
/ 0
vdd 2 8238 19277
/ 0
vss 2 8238 19771
_I0/chip/game_controller/move_pm/U109 na210 0
Y 2 7118 18568
/ 0
B 2 7078 18568
/ 0
A 2 7038 18568
/ 0
vdd 2 7038 18289
/ 0
vss 2 7038 18783
_I0/chip/game_controller/move_pm/U117 na210 0
Y 2 7118 18010
/ 0
B 2 7078 18010
/ 0
A 2 7038 18010
/ 0
vdd 2 7038 18289
/ 0
vss 2 7038 17795
_I0/chip/game_controller/move_pm/U81 na210 0
Y 2 7118 19556
/ 0
B 2 7078 19556
/ 0
A 2 7038 19556
/ 0
vdd 2 7038 19277
/ 0
vss 2 7038 19771
_I0/chip/game_controller/move_pm/U115 na210 0
Y 2 6918 18568
/ 0
B 2 6878 18568
/ 0
A 2 6838 18568
/ 0
vdd 2 6838 18289
/ 0
vss 2 6838 18783
_I0/chip/game_controller/move_pm/U120 na210 0
Y 2 6918 18010
/ 0
B 2 6878 18010
/ 0
A 2 6838 18010
/ 0
vdd 2 6838 18289
/ 0
vss 2 6838 17795
_I0/chip/game_controller/move_pm/U96 na210 0
Y 2 6758 19556
/ 0
B 2 6718 19556
/ 0
A 2 6678 19556
/ 0
vdd 2 6678 19277
/ 0
vss 2 6678 19771
_I0/chip/game_controller/move_pm/U75 na210 0
Y 2 6838 18998
/ 0
B 2 6798 18998
/ 0
A 2 6758 18998
/ 0
vdd 2 6758 19277
/ 0
vss 2 6758 18783
_I0/chip/game_controller/move_pm/U78 na210 0
Y 2 6878 19556
/ 0
B 2 6838 19556
/ 0
A 2 6798 19556
/ 0
vdd 2 6798 19277
/ 0
vss 2 6798 19771
_I0/chip/game_controller/move_pm/U99 na210 0
Y 2 6398 17022
/ 0
B 2 6358 17022
/ 0
A 2 6318 17022
/ 0
vdd 2 6318 17301
/ 0
vss 2 6318 16807
_I0/chip/game_controller/move_pm/U100 na210 0
Y 2 6558 18568
/ 0
B 2 6518 18568
/ 0
A 2 6478 18568
/ 0
vdd 2 6478 18289
/ 0
vss 2 6478 18783
_I0/chip/game_controller/move_pm/U125 na210 0
Y 2 6158 17580
/ 0
B 2 6118 17580
/ 0
A 2 6078 17580
/ 0
vdd 2 6078 17301
/ 0
vss 2 6078 17795
_I0/chip/game_controller/move_pm/U92 na210 0
Y 2 6238 18568
/ 0
B 2 6198 18568
/ 0
A 2 6158 18568
/ 0
vdd 2 6158 18289
/ 0
vss 2 6158 18783
_I0/chip/game_controller/move_pm/U110 na210 0
Y 2 5918 17022
/ 0
B 2 5878 17022
/ 0
A 2 5838 17022
/ 0
vdd 2 5838 17301
/ 0
vss 2 5838 16807
_I0/chip/game_controller/move_pm/U111 na210 0
Y 2 5918 18568
/ 0
B 2 5878 18568
/ 0
A 2 5838 18568
/ 0
vdd 2 5838 18289
/ 0
vss 2 5838 18783
_I0/chip/game_controller/move_pm/U119 na210 0
Y 2 5878 18010
/ 0
B 2 5838 18010
/ 0
A 2 5798 18010
/ 0
vdd 2 5798 18289
/ 0
vss 2 5798 17795
_I0/chip/game_controller/calc_pm/U69 na210 0
Y 2 1998 19556
/ 0
B 2 1958 19556
/ 0
A 2 1918 19556
/ 0
vdd 2 1918 19277
/ 0
vss 2 1918 19771
_I0/chip/game_controller/calc_pm/U65 na210 0
Y 2 2318 18998
/ 0
B 2 2278 18998
/ 0
A 2 2238 18998
/ 0
vdd 2 2238 19277
/ 0
vss 2 2238 18783
_I0/chip/game_controller/calc_pm/U101 na210 0
Y 2 2318 19556
/ 0
B 2 2278 19556
/ 0
A 2 2238 19556
/ 0
vdd 2 2238 19277
/ 0
vss 2 2238 19771
_I0/chip/game_controller/calc_pm/U102 na210 0
Y 2 2198 18998
/ 0
B 2 2158 18998
/ 0
A 2 2118 18998
/ 0
vdd 2 2118 19277
/ 0
vss 2 2118 18783
_I0/chip/game_controller/calc_pm/U90 na210 0
Y 2 2198 19556
/ 0
B 2 2158 19556
/ 0
A 2 2118 19556
/ 0
vdd 2 2118 19277
/ 0
vss 2 2118 19771
_I0/chip/game_controller/calc_pm/U68 na210 0
Y 2 2438 18010
/ 0
B 2 2398 18010
/ 0
A 2 2358 18010
/ 0
vdd 2 2358 18289
/ 0
vss 2 2358 17795
_I0/chip/game_controller/calc_pm/U66 na210 0
Y 2 2318 18010
/ 0
B 2 2278 18010
/ 0
A 2 2238 18010
/ 0
vdd 2 2238 18289
/ 0
vss 2 2238 17795
_I0/chip/game_controller/calc_pm/U91 na210 0
Y 2 2598 18998
/ 0
B 2 2558 18998
/ 0
A 2 2518 18998
/ 0
vdd 2 2518 19277
/ 0
vss 2 2518 18783
_I0/chip/game_controller/calc_pm/U100 na210 0
Y 2 2478 18998
/ 0
B 2 2438 18998
/ 0
A 2 2398 18998
/ 0
vdd 2 2398 19277
/ 0
vss 2 2398 18783
_I0/chip/game_controller/calc_pm/U96 na210 0
Y 2 2758 18998
/ 0
B 2 2718 18998
/ 0
A 2 2678 18998
/ 0
vdd 2 2678 19277
/ 0
vss 2 2678 18783
_I0/chip/game_controller/calc_pm/U92 na210 0
Y 2 2878 18010
/ 0
B 2 2838 18010
/ 0
A 2 2798 18010
/ 0
vdd 2 2798 18289
/ 0
vss 2 2798 17795
_I0/chip/game_controller/calc_pm/U97 na210 0
Y 2 3118 19556
/ 0
B 2 3078 19556
/ 0
A 2 3038 19556
/ 0
vdd 2 3038 19277
/ 0
vss 2 3038 19771
_I0/chip/game_controller/calc_pm/U76 na210 0
Y 2 3158 18010
/ 0
B 2 3118 18010
/ 0
A 2 3078 18010
/ 0
vdd 2 3078 18289
/ 0
vss 2 3078 17795
_I0/chip/game_controller/calc_pm/U99 na210 0
Y 2 3038 18010
/ 0
B 2 2998 18010
/ 0
A 2 2958 18010
/ 0
vdd 2 2958 18289
/ 0
vss 2 2958 17795
_I0/chip/game_controller/calc_pm/U94 na210 0
Y 2 3398 19556
/ 0
B 2 3358 19556
/ 0
A 2 3318 19556
/ 0
vdd 2 3318 19277
/ 0
vss 2 3318 19771
_I0/chip/game_controller/calc_pm/U74 na210 0
Y 2 3438 18010
/ 0
B 2 3398 18010
/ 0
A 2 3358 18010
/ 0
vdd 2 3358 18289
/ 0
vss 2 3358 17795
_I0/chip/game_controller/calc_pm/U77 na210 0
Y 2 3318 18010
/ 0
B 2 3278 18010
/ 0
A 2 3238 18010
/ 0
vdd 2 3238 18289
/ 0
vss 2 3238 17795
_I0/chip/game_controller/calc_pm/U85 na210 0
Y 2 3598 18998
/ 0
B 2 3558 18998
/ 0
A 2 3518 18998
/ 0
vdd 2 3518 19277
/ 0
vss 2 3518 18783
_I0/chip/game_controller/calc_pm/U75 na210 0
Y 2 3598 18010
/ 0
B 2 3558 18010
/ 0
A 2 3518 18010
/ 0
vdd 2 3518 18289
/ 0
vss 2 3518 17795
_I0/chip/lookup_table/U128 na210 0
Y 2 17678 2760
/ 0
B 2 17638 2760
/ 0
A 2 17598 2760
/ 0
vdd 2 17598 2481
/ 0
vss 2 17598 2975
_I0/chip/lookup_table/U101 na210 0
Y 2 17838 2760
/ 0
B 2 17798 2760
/ 0
A 2 17758 2760
/ 0
vdd 2 17758 2481
/ 0
vss 2 17758 2975
_I0/chip/lookup_table/U114 na210 0
Y 2 16438 2760
/ 0
B 2 16398 2760
/ 0
A 2 16358 2760
/ 0
vdd 2 16358 2481
/ 0
vss 2 16358 2975
_I0/chip/lookup_table/U127 na210 0
Y 2 16598 2760
/ 0
B 2 16558 2760
/ 0
A 2 16518 2760
/ 0
vdd 2 16518 2481
/ 0
vss 2 16518 2975
_I0/chip/lookup_table/U126 na210 0
Y 2 17678 1772
/ 0
B 2 17638 1772
/ 0
A 2 17598 1772
/ 0
vdd 2 17598 1493
/ 0
vss 2 17598 1987
_I0/chip/lookup_table/U98 na210 0
Y 2 17798 226
/ 0
B 2 17758 226
/ 0
A 2 17718 226
/ 0
vdd 2 17718 505
/ 0
vss 2 17718 11
_I0/chip/lookup_table/U99 na210 0
Y 2 17798 784
/ 0
B 2 17758 784
/ 0
A 2 17718 784
/ 0
vdd 2 17718 505
/ 0
vss 2 17718 999
_I0/chip/lookup_table/U123 na210 0
Y 2 16758 3748
/ 0
B 2 16718 3748
/ 0
A 2 16678 3748
/ 0
vdd 2 16678 3469
/ 0
vss 2 16678 3963
_I0/chip/lookup_table/U124 na210 0
Y 2 16878 3748
/ 0
B 2 16838 3748
/ 0
A 2 16798 3748
/ 0
vdd 2 16798 3469
/ 0
vss 2 16798 3963
_I0/chip/lookup_table/U113 na210 0
Y 2 17558 2202
/ 0
B 2 17518 2202
/ 0
A 2 17478 2202
/ 0
vdd 2 17478 2481
/ 0
vss 2 17478 1987
_I0/chip/lookup_table/U103 na210 0
Y 2 16238 2760
/ 0
B 2 16198 2760
/ 0
A 2 16158 2760
/ 0
vdd 2 16158 2481
/ 0
vss 2 16158 2975
_I0/chip/lookup_table/U116 na210 0
Y 2 17078 2202
/ 0
B 2 17038 2202
/ 0
A 2 16998 2202
/ 0
vdd 2 16998 2481
/ 0
vss 2 16998 1987
_I0/chip/lookup_table/U112 na210 0
Y 2 16238 1214
/ 0
B 2 16198 1214
/ 0
A 2 16158 1214
/ 0
vdd 2 16158 1493
/ 0
vss 2 16158 999
_I0/chip/lookup_table/U111 na210 0
Y 2 16438 1214
/ 0
B 2 16398 1214
/ 0
A 2 16358 1214
/ 0
vdd 2 16358 1493
/ 0
vss 2 16358 999
_I0/chip/lookup_table/U110 na210 0
Y 2 16598 1214
/ 0
B 2 16558 1214
/ 0
A 2 16518 1214
/ 0
vdd 2 16518 1493
/ 0
vss 2 16518 999
_I0/chip/lookup_table/U133 na210 0
Y 2 15918 3748
/ 0
B 2 15878 3748
/ 0
A 2 15838 3748
/ 0
vdd 2 15838 3469
/ 0
vss 2 15838 3963
_I0/chip/lookup_table/U132 na210 0
Y 2 16038 3748
/ 0
B 2 15998 3748
/ 0
A 2 15958 3748
/ 0
vdd 2 15958 3469
/ 0
vss 2 15958 3963
_I0/chip/lookup_table/U102 na210 0
Y 2 15958 1214
/ 0
B 2 15918 1214
/ 0
A 2 15878 1214
/ 0
vdd 2 15878 1493
/ 0
vss 2 15878 999
_I0/chip/lookup_table/U100 na210 0
Y 2 16038 226
/ 0
B 2 15998 226
/ 0
A 2 15958 226
/ 0
vdd 2 15958 505
/ 0
vss 2 15958 11
_I0/chip/lookup_table/U85 na210 0
Y 2 15878 784
/ 0
B 2 15838 784
/ 0
A 2 15798 784
/ 0
vdd 2 15798 505
/ 0
vss 2 15798 999
_I0/chip/lookup_table/U125 na210 0
Y 2 14998 3190
/ 0
B 2 14958 3190
/ 0
A 2 14918 3190
/ 0
vdd 2 14918 3469
/ 0
vss 2 14918 2975
_I0/chip/lookup_table/U131 na210 0
Y 2 15598 3190
/ 0
B 2 15558 3190
/ 0
A 2 15518 3190
/ 0
vdd 2 15518 3469
/ 0
vss 2 15518 2975
_I0/chip/lookup_table/U146 na210 0
Y 2 15118 3190
/ 0
B 2 15078 3190
/ 0
A 2 15038 3190
/ 0
vdd 2 15038 3469
/ 0
vss 2 15038 2975
_I0/chip/lookup_table/U148 na210 0
Y 2 15878 2760
/ 0
B 2 15838 2760
/ 0
A 2 15798 2760
/ 0
vdd 2 15798 2481
/ 0
vss 2 15798 2975
_I0/chip/lookup_table/U115 na210 0
Y 2 15798 2202
/ 0
B 2 15758 2202
/ 0
A 2 15718 2202
/ 0
vdd 2 15718 2481
/ 0
vss 2 15718 1987
_I0/chip/lookup_table/U139 na210 0
Y 2 15318 3190
/ 0
B 2 15278 3190
/ 0
A 2 15238 3190
/ 0
vdd 2 15238 3469
/ 0
vss 2 15238 2975
_I0/chip/lookup_table/U140 na210 0
Y 2 14078 1214
/ 0
B 2 14038 1214
/ 0
A 2 13998 1214
/ 0
vdd 2 13998 1493
/ 0
vss 2 13998 999
_I0/chip/lookup_table/U106 na210 0
Y 2 14238 784
/ 0
B 2 14198 784
/ 0
A 2 14158 784
/ 0
vdd 2 14158 505
/ 0
vss 2 14158 999
_I0/chip/lookup_table/U81 na210 0
Y 2 14638 226
/ 0
B 2 14598 226
/ 0
A 2 14558 226
/ 0
vdd 2 14558 505
/ 0
vss 2 14558 11
_I0/chip/lookup_table/U138 na210 0
Y 2 13158 3190
/ 0
B 2 13118 3190
/ 0
A 2 13078 3190
/ 0
vdd 2 13078 3469
/ 0
vss 2 13078 2975
_I0/chip/lookup_table/U119 na210 0
Y 2 13518 3190
/ 0
B 2 13478 3190
/ 0
A 2 13438 3190
/ 0
vdd 2 13438 3469
/ 0
vss 2 13438 2975
_I0/chip/lookup_table/U137 na210 0
Y 2 13278 3190
/ 0
B 2 13238 3190
/ 0
A 2 13198 3190
/ 0
vdd 2 13198 3469
/ 0
vss 2 13198 2975
_I0/chip/lookup_table/U134 na210 0
Y 2 13718 3190
/ 0
B 2 13678 3190
/ 0
A 2 13638 3190
/ 0
vdd 2 13638 3469
/ 0
vss 2 13638 2975
_I0/chip/lookup_table/U130 na210 0
Y 2 13518 2760
/ 0
B 2 13478 2760
/ 0
A 2 13438 2760
/ 0
vdd 2 13438 2481
/ 0
vss 2 13438 2975
_I0/chip/lookup_table/U129 na210 0
Y 2 13918 2760
/ 0
B 2 13878 2760
/ 0
A 2 13838 2760
/ 0
vdd 2 13838 2481
/ 0
vss 2 13838 2975
_I0/chip/lookup_table/U122 na210 0
Y 2 13318 1772
/ 0
B 2 13278 1772
/ 0
A 2 13238 1772
/ 0
vdd 2 13238 1493
/ 0
vss 2 13238 1987
_I0/chip/lookup_table/U109 na210 0
Y 2 13678 1772
/ 0
B 2 13638 1772
/ 0
A 2 13598 1772
/ 0
vdd 2 13598 1493
/ 0
vss 2 13598 1987
_I0/chip/lookup_table/U97 na210 0
Y 2 13958 1772
/ 0
B 2 13918 1772
/ 0
A 2 13878 1772
/ 0
vdd 2 13878 1493
/ 0
vss 2 13878 1987
_I0/chip/lookup_table/U105 na210 0
Y 2 13998 226
/ 0
B 2 13958 226
/ 0
A 2 13918 226
/ 0
vdd 2 13918 505
/ 0
vss 2 13918 11
_I0/chip/lookup_table/U104 na210 0
Y 2 13998 784
/ 0
B 2 13958 784
/ 0
A 2 13918 784
/ 0
vdd 2 13918 505
/ 0
vss 2 13918 999
_I0/chip/lookup_table/U117 na210 0
Y 2 11718 3190
/ 0
B 2 11678 3190
/ 0
A 2 11638 3190
/ 0
vdd 2 11638 3469
/ 0
vss 2 11638 2975
_I0/chip/lookup_table/U108 na210 0
Y 2 12238 784
/ 0
B 2 12198 784
/ 0
A 2 12158 784
/ 0
vdd 2 12158 505
/ 0
vss 2 12158 999
_I0/chip/lookup_table/U107 na210 0
Y 2 12358 784
/ 0
B 2 12318 784
/ 0
A 2 12278 784
/ 0
vdd 2 12278 505
/ 0
vss 2 12278 999
_I0/chip/lookup_table/U136 na210 0
Y 2 11478 2760
/ 0
B 2 11438 2760
/ 0
A 2 11398 2760
/ 0
vdd 2 11398 2481
/ 0
vss 2 11398 2975
_I0/chip/lookup_table/U135 na210 0
Y 2 11758 2760
/ 0
B 2 11718 2760
/ 0
A 2 11678 2760
/ 0
vdd 2 11678 2481
/ 0
vss 2 11678 2975
_I0/chip/lookup_table/U95 na210 0
Y 2 11798 1214
/ 0
B 2 11758 1214
/ 0
A 2 11718 1214
/ 0
vdd 2 11718 1493
/ 0
vss 2 11718 999
_I0/chip/lookup_table/U96 na210 0
Y 2 11678 1772
/ 0
B 2 11638 1772
/ 0
A 2 11598 1772
/ 0
vdd 2 11598 1493
/ 0
vss 2 11598 1987
_I0/chip/lookup_table/U121 na210 0
Y 2 11998 1214
/ 0
B 2 11958 1214
/ 0
A 2 11918 1214
/ 0
vdd 2 11918 1493
/ 0
vss 2 11918 999
_I0/chip/lookup_table/U118 na210 0
Y 2 11918 1772
/ 0
B 2 11878 1772
/ 0
A 2 11838 1772
/ 0
vdd 2 11838 1493
/ 0
vss 2 11838 1987
_I0/chip/lookup_table/U120 na210 0
Y 2 11398 1772
/ 0
B 2 11358 1772
/ 0
A 2 11318 1772
/ 0
vdd 2 11318 1493
/ 0
vss 2 11318 1987
_I0/chip/lookup_table/lbl_adder_x/U29 na210 0
Y 2 12238 1772
/ 0
B 2 12198 1772
/ 0
A 2 12158 1772
/ 0
vdd 2 12158 1493
/ 0
vss 2 12158 1987
_I0/chip/lookup_table/lbl_adder_x/U21 na210 0
Y 2 12518 2202
/ 0
B 2 12478 2202
/ 0
A 2 12438 2202
/ 0
vdd 2 12438 2481
/ 0
vss 2 12438 1987
_I0/chip/lookup_table/lbl_adder_x/U19 na210 0
Y 2 12558 1772
/ 0
B 2 12518 1772
/ 0
A 2 12478 1772
/ 0
vdd 2 12478 1493
/ 0
vss 2 12478 1987
_I0/chip/lookup_table/lbl_adder_x/U20 na210 0
Y 2 12798 1772
/ 0
B 2 12758 1772
/ 0
A 2 12718 1772
/ 0
vdd 2 12718 1493
/ 0
vss 2 12718 1987
_I0/chip/lookup_table/lbl_adder_x/U33 na210 0
Y 2 13198 1772
/ 0
B 2 13158 1772
/ 0
A 2 13118 1772
/ 0
vdd 2 13118 1493
/ 0
vss 2 13118 1987
_I0/chip/lookup_table/lbl_adder_x/U27 na210 0
Y 2 13078 1772
/ 0
B 2 13038 1772
/ 0
A 2 12998 1772
/ 0
vdd 2 12998 1493
/ 0
vss 2 12998 1987
_I0/chip/lookup_table/lbl_adder_y/U41 na210 0
Y 2 14158 2760
/ 0
B 2 14118 2760
/ 0
A 2 14078 2760
/ 0
vdd 2 14078 2481
/ 0
vss 2 14078 2975
_I0/chip/lookup_table/lbl_adder_y/U35 na210 0
Y 2 14518 2202
/ 0
B 2 14478 2202
/ 0
A 2 14438 2202
/ 0
vdd 2 14438 2481
/ 0
vss 2 14438 1987
_I0/chip/lookup_table/lbl_adder_y/U37 na210 0
Y 2 14798 1772
/ 0
B 2 14758 1772
/ 0
A 2 14718 1772
/ 0
vdd 2 14718 1493
/ 0
vss 2 14718 1987
_I0/chip/lookup_table/lbl_adder_y/U25 na210 0
Y 2 14638 2202
/ 0
B 2 14598 2202
/ 0
A 2 14558 2202
/ 0
vdd 2 14558 2481
/ 0
vss 2 14558 1987
_I0/chip/lookup_table/lbl_adder_y/U43 na210 0
Y 2 14478 1772
/ 0
B 2 14438 1772
/ 0
A 2 14398 1772
/ 0
vdd 2 14398 1493
/ 0
vss 2 14398 1987
_I0/chip/lookup_table/lbl_adder_y/U42 na210 0
Y 2 14358 1772
/ 0
B 2 14318 1772
/ 0
A 2 14278 1772
/ 0
vdd 2 14278 1493
/ 0
vss 2 14278 1987
_I0/chip/lookup_table/lbl_adder_y/U28 na210 0
Y 2 15078 2760
/ 0
B 2 15038 2760
/ 0
A 2 14998 2760
/ 0
vdd 2 14998 2481
/ 0
vss 2 14998 2975
_I0/chip/lookup_table/lbl_adder_y/U29 na210 0
Y 2 15278 1772
/ 0
B 2 15238 1772
/ 0
A 2 15198 1772
/ 0
vdd 2 15198 1493
/ 0
vss 2 15198 1987
_I0/chip/lookup_table/lbl_adder_y/U32 na210 0
Y 2 15158 1772
/ 0
B 2 15118 1772
/ 0
A 2 15078 1772
/ 0
vdd 2 15078 1493
/ 0
vss 2 15078 1987
_I0/chip/lookup_table/lbl_adder_y/U27 na210 0
Y 2 15598 2760
/ 0
B 2 15558 2760
/ 0
A 2 15518 2760
/ 0
vdd 2 15518 2481
/ 0
vss 2 15518 2975
_I0/chip/draw_erase_piece/U54 na210 0
Y 2 11318 5166
/ 0
B 2 11278 5166
/ 0
A 2 11238 5166
/ 0
vdd 2 11238 5445
/ 0
vss 2 11238 4951
_I0/chip/draw_erase_piece/U86 na210 0
Y 2 11438 4736
/ 0
B 2 11398 4736
/ 0
A 2 11358 4736
/ 0
vdd 2 11358 4457
/ 0
vss 2 11358 4951
_I0/chip/draw_erase_piece/U87 na210 0
Y 2 11758 4736
/ 0
B 2 11718 4736
/ 0
A 2 11678 4736
/ 0
vdd 2 11678 4457
/ 0
vss 2 11678 4951
_I0/chip/draw_erase_piece/U83 na210 0
Y 2 12598 4178
/ 0
B 2 12558 4178
/ 0
A 2 12518 4178
/ 0
vdd 2 12518 4457
/ 0
vss 2 12518 3963
_I0/chip/draw_erase_piece/U70 na210 0
Y 2 12558 4736
/ 0
B 2 12518 4736
/ 0
A 2 12478 4736
/ 0
vdd 2 12478 4457
/ 0
vss 2 12478 4951
_I0/chip/draw_erase_piece/U75 na210 0
Y 2 12518 5724
/ 0
B 2 12478 5724
/ 0
A 2 12438 5724
/ 0
vdd 2 12438 5445
/ 0
vss 2 12438 5939
_I0/chip/draw_erase_piece/U65 na210 0
Y 2 12398 5724
/ 0
B 2 12358 5724
/ 0
A 2 12318 5724
/ 0
vdd 2 12318 5445
/ 0
vss 2 12318 5939
_I0/chip/draw_erase_piece/U74 na210 0
Y 2 12518 6712
/ 0
B 2 12478 6712
/ 0
A 2 12438 6712
/ 0
vdd 2 12438 6433
/ 0
vss 2 12438 6927
_I0/chip/draw_erase_piece/U72 na210 0
Y 2 12518 6154
/ 0
B 2 12478 6154
/ 0
A 2 12438 6154
/ 0
vdd 2 12438 6433
/ 0
vss 2 12438 5939
_I0/chip/draw_erase_piece/U61 na210 0
Y 2 12398 6712
/ 0
B 2 12358 6712
/ 0
A 2 12318 6712
/ 0
vdd 2 12318 6433
/ 0
vss 2 12318 6927
_I0/chip/draw_erase_piece/U62 na210 0
Y 2 12398 6154
/ 0
B 2 12358 6154
/ 0
A 2 12318 6154
/ 0
vdd 2 12318 6433
/ 0
vss 2 12318 5939
_I0/chip/draw_erase_piece/U71 na210 0
Y 2 12838 4736
/ 0
B 2 12798 4736
/ 0
A 2 12758 4736
/ 0
vdd 2 12758 4457
/ 0
vss 2 12758 4951
_I0/chip/draw_erase_piece/U69 na210 0
Y 2 12718 4736
/ 0
B 2 12678 4736
/ 0
A 2 12638 4736
/ 0
vdd 2 12638 4457
/ 0
vss 2 12638 4951
_I0/chip/draw_erase_piece/U102 na210 0
Y 2 12718 5724
/ 0
B 2 12678 5724
/ 0
A 2 12638 5724
/ 0
vdd 2 12638 5445
/ 0
vss 2 12638 5939
_I0/chip/draw_erase_piece/U63 na210 0
Y 2 12838 6712
/ 0
B 2 12798 6712
/ 0
A 2 12758 6712
/ 0
vdd 2 12758 6433
/ 0
vss 2 12758 6927
_I0/chip/draw_erase_piece/U60 na210 0
Y 2 12838 6154
/ 0
B 2 12798 6154
/ 0
A 2 12758 6154
/ 0
vdd 2 12758 6433
/ 0
vss 2 12758 5939
_I0/chip/draw_erase_piece/U67 na210 0
Y 2 12718 6154
/ 0
B 2 12678 6154
/ 0
A 2 12638 6154
/ 0
vdd 2 12638 6433
/ 0
vss 2 12638 5939
_I0/chip/draw_erase_piece/U58 na210 0
Y 2 13038 5166
/ 0
B 2 12998 5166
/ 0
A 2 12958 5166
/ 0
vdd 2 12958 5445
/ 0
vss 2 12958 4951
_I0/chip/draw_erase_piece/U68 na210 0
Y 2 13038 6154
/ 0
B 2 12998 6154
/ 0
A 2 12958 6154
/ 0
vdd 2 12958 6433
/ 0
vss 2 12958 5939
_I0/chip/clear_shift/shift/counter_7_bit/U55 na210 0
Y 2 2238 1214
/ 0
B 2 2198 1214
/ 0
A 2 2158 1214
/ 0
vdd 2 2158 1493
/ 0
vss 2 2158 999
_I0/chip/clear_shift/shift/counter_7_bit/U56 na210 0
Y 2 1478 3190
/ 0
B 2 1438 3190
/ 0
A 2 1398 3190
/ 0
vdd 2 1398 3469
/ 0
vss 2 1398 2975
_I0/chip/clear_shift/shift/counter_7_bit/U49 na210 0
Y 2 2558 2760
/ 0
B 2 2518 2760
/ 0
A 2 2478 2760
/ 0
vdd 2 2478 2481
/ 0
vss 2 2478 2975
_I0/chip/clear_shift/shift/counter_7_bit/U50 na210 0
Y 2 2118 2760
/ 0
B 2 2078 2760
/ 0
A 2 2038 2760
/ 0
vdd 2 2038 2481
/ 0
vss 2 2038 2975
_I0/chip/clear_shift/shift/counter_7_bit/U42 na210 0
Y 2 1478 2760
/ 0
B 2 1438 2760
/ 0
A 2 1398 2760
/ 0
vdd 2 1398 2481
/ 0
vss 2 1398 2975
_I0/chip/clear_shift/shift/counter_7_bit/U52 na210 0
Y 2 1958 2202
/ 0
B 2 1918 2202
/ 0
A 2 1878 2202
/ 0
vdd 2 1878 2481
/ 0
vss 2 1878 1987
_I0/chip/clear_shift/shift/counter_7_bit/U57 na210 0
Y 2 1638 2760
/ 0
B 2 1598 2760
/ 0
A 2 1558 2760
/ 0
vdd 2 1558 2481
/ 0
vss 2 1558 2975
_I0/chip/clear_shift/shift/counter_7_bit/U48 na210 0
Y 2 1758 2202
/ 0
B 2 1718 2202
/ 0
A 2 1678 2202
/ 0
vdd 2 1678 2481
/ 0
vss 2 1678 1987
_I0/chip/clear_shift/shift/counter_7_bit/U65 na210 0
Y 2 2318 3190
/ 0
B 2 2278 3190
/ 0
A 2 2238 3190
/ 0
vdd 2 2238 3469
/ 0
vss 2 2238 2975
_I0/chip/clear_shift/shift/counter_7_bit/U54 na210 0
Y 2 2318 2760
/ 0
B 2 2278 2760
/ 0
A 2 2238 2760
/ 0
vdd 2 2238 2481
/ 0
vss 2 2238 2975
_I0/chip/clear_shift/shift/counter_7_bit/U64 na210 0
Y 2 2118 3190
/ 0
B 2 2078 3190
/ 0
A 2 2038 3190
/ 0
vdd 2 2038 3469
/ 0
vss 2 2038 2975
_I0/chip/clear_shift/shift/counter_7_bit/U38 na210 0
Y 2 2518 1772
/ 0
B 2 2478 1772
/ 0
A 2 2438 1772
/ 0
vdd 2 2438 1493
/ 0
vss 2 2438 1987
_I0/chip/clear_shift/shift/counter_7_bit/U37 na210 0
Y 2 2158 2202
/ 0
B 2 2118 2202
/ 0
A 2 2078 2202
/ 0
vdd 2 2078 2481
/ 0
vss 2 2078 1987
_I0/chip/clear_shift/shift/counter_7_bit/U63 na210 0
Y 2 2998 2760
/ 0
B 2 2958 2760
/ 0
A 2 2918 2760
/ 0
vdd 2 2918 2481
/ 0
vss 2 2918 2975
_I0/chip/clear_shift/shift/counter_7_bit/U34 na210 0
Y 2 2958 2202
/ 0
B 2 2918 2202
/ 0
A 2 2878 2202
/ 0
vdd 2 2878 2481
/ 0
vss 2 2878 1987
_I0/chip/clear_shift/shift/counter_7_bit/U62 na210 0
Y 2 2798 1214
/ 0
B 2 2758 1214
/ 0
A 2 2718 1214
/ 0
vdd 2 2718 1493
/ 0
vss 2 2718 999
_I0/chip/clear_shift/shift/counter_7_bit/U33 na210 0
Y 2 1518 1772
/ 0
B 2 1478 1772
/ 0
A 2 1438 1772
/ 0
vdd 2 1438 1493
/ 0
vss 2 1438 1987
_I0/chip/clear_shift/shift/counter_7_bit/U40 na210 0
Y 2 3158 3190
/ 0
B 2 3118 3190
/ 0
A 2 3078 3190
/ 0
vdd 2 3078 3469
/ 0
vss 2 3078 2975
_I0/chip/clear_shift/shift/counter_7_bit/U60 na210 0
Y 2 2758 3748
/ 0
B 2 2718 3748
/ 0
A 2 2678 3748
/ 0
vdd 2 2678 3469
/ 0
vss 2 2678 3963
_I0/chip/clear_shift/shift/counter_7_bit/U43 na210 0
Y 2 3158 2760
/ 0
B 2 3118 2760
/ 0
A 2 3078 2760
/ 0
vdd 2 3078 2481
/ 0
vss 2 3078 2975
_I0/chip/clear_shift/shift/counter_7_bit/U44 na210 0
Y 2 3158 1772
/ 0
B 2 3118 1772
/ 0
A 2 3078 1772
/ 0
vdd 2 3078 1493
/ 0
vss 2 3078 1987
_I0/chip/clear_shift/shift/adder_7_bit/U11 na210 0
Y 2 5678 1772
/ 0
B 2 5638 1772
/ 0
A 2 5598 1772
/ 0
vdd 2 5598 1493
/ 0
vss 2 5598 1987
_I0/chip/clear_shift/shift/adder_7_bit/U10 na210 0
Y 2 5878 1772
/ 0
B 2 5838 1772
/ 0
A 2 5798 1772
/ 0
vdd 2 5798 1493
/ 0
vss 2 5798 1987
_I0/chip/clear_shift/shift/comb/U67 na210 0
Y 2 3358 3190
/ 0
B 2 3318 3190
/ 0
A 2 3278 3190
/ 0
vdd 2 3278 3469
/ 0
vss 2 3278 2975
_I0/chip/clear_shift/shift/comb/U68 na210 0
Y 2 3558 3190
/ 0
B 2 3518 3190
/ 0
A 2 3478 3190
/ 0
vdd 2 3478 3469
/ 0
vss 2 3478 2975
_I0/chip/clear_shift/shift/comb/U49 na210 0
Y 2 3558 2760
/ 0
B 2 3518 2760
/ 0
A 2 3478 2760
/ 0
vdd 2 3478 2481
/ 0
vss 2 3478 2975
_I0/chip/clear_shift/shift/comb/U39 na210 0
Y 2 4078 3190
/ 0
B 2 4038 3190
/ 0
A 2 3998 3190
/ 0
vdd 2 3998 3469
/ 0
vss 2 3998 2975
_I0/chip/clear_shift/shift/comb/U64 na210 0
Y 2 3958 2202
/ 0
B 2 3918 2202
/ 0
A 2 3878 2202
/ 0
vdd 2 3878 2481
/ 0
vss 2 3878 1987
_I0/chip/clear_shift/shift/comb/U51 na210 0
Y 2 4438 3190
/ 0
B 2 4398 3190
/ 0
A 2 4358 3190
/ 0
vdd 2 4358 3469
/ 0
vss 2 4358 2975
_I0/chip/clear_shift/shift/comb/U55 na210 0
Y 2 4838 3190
/ 0
B 2 4798 3190
/ 0
A 2 4758 3190
/ 0
vdd 2 4758 3469
/ 0
vss 2 4758 2975
_I0/chip/clear_shift/shift/comb/U54 na210 0
Y 2 4838 3748
/ 0
B 2 4798 3748
/ 0
A 2 4758 3748
/ 0
vdd 2 4758 3469
/ 0
vss 2 4758 3963
_I0/chip/clear_shift/comb/U81 na210 0
Y 2 7758 3190
/ 0
B 2 7718 3190
/ 0
A 2 7678 3190
/ 0
vdd 2 7678 3469
/ 0
vss 2 7678 2975
_I0/chip/clear_shift/comb/U110 na210 0
Y 2 8358 3748
/ 0
B 2 8318 3748
/ 0
A 2 8278 3748
/ 0
vdd 2 8278 3469
/ 0
vss 2 8278 3963
_I0/chip/clear_shift/comb/U104 na210 0
Y 2 8598 2760
/ 0
B 2 8558 2760
/ 0
A 2 8518 2760
/ 0
vdd 2 8518 2481
/ 0
vss 2 8518 2975
_I0/chip/clear_shift/comb/U86 na210 0
Y 2 8598 3748
/ 0
B 2 8558 3748
/ 0
A 2 8518 3748
/ 0
vdd 2 8518 3469
/ 0
vss 2 8518 3963
_I0/chip/clear_shift/comb/U85 na210 0
Y 2 8838 3748
/ 0
B 2 8798 3748
/ 0
A 2 8758 3748
/ 0
vdd 2 8758 3469
/ 0
vss 2 8758 3963
_I0/chip/clear_shift/comb/U87 na210 0
Y 2 8838 3190
/ 0
B 2 8798 3190
/ 0
A 2 8758 3190
/ 0
vdd 2 8758 3469
/ 0
vss 2 8758 2975
_I0/chip/clear_shift/comb/U84 na210 0
Y 2 9078 3190
/ 0
B 2 9038 3190
/ 0
A 2 8998 3190
/ 0
vdd 2 8998 3469
/ 0
vss 2 8998 2975
_I0/chip/clear_shift/comb/U61 na210 0
Y 2 9518 2760
/ 0
B 2 9478 2760
/ 0
A 2 9438 2760
/ 0
vdd 2 9438 2481
/ 0
vss 2 9438 2975
_I0/chip/clear_shift/counter_7_bit/U34 na210 0
Y 2 7918 1772
/ 0
B 2 7878 1772
/ 0
A 2 7838 1772
/ 0
vdd 2 7838 1493
/ 0
vss 2 7838 1987
_I0/chip/clear_shift/counter_7_bit/U29 na210 0
Y 2 8478 1214
/ 0
B 2 8438 1214
/ 0
A 2 8398 1214
/ 0
vdd 2 8398 1493
/ 0
vss 2 8398 999
_I0/chip/switch_debounce/U65 na210 0
Y 2 1678 6712
/ 0
B 2 1638 6712
/ 0
A 2 1598 6712
/ 0
vdd 2 1598 6433
/ 0
vss 2 1598 6927
_I0/chip/switch_debounce/U75 na210 0
Y 2 3718 5724
/ 0
B 2 3678 5724
/ 0
A 2 3638 5724
/ 0
vdd 2 3638 5445
/ 0
vss 2 3638 5939
_I0/chip/switch_debounce/U85 na210 0
Y 2 3158 6712
/ 0
B 2 3118 6712
/ 0
A 2 3078 6712
/ 0
vdd 2 3078 6433
/ 0
vss 2 3078 6927
_I0/chip/switch_debounce/U78 na210 0
Y 2 4158 5724
/ 0
B 2 4118 5724
/ 0
A 2 4078 5724
/ 0
vdd 2 4078 5445
/ 0
vss 2 4078 5939
_I0/chip/keep_score/L2/U24 na210 0
Y 2 14678 12082
/ 0
B 2 14638 12082
/ 0
A 2 14598 12082
/ 0
vdd 2 14598 12361
/ 0
vss 2 14598 11867
_I0/chip/keep_score/L2/U27 na210 0
Y 2 15078 12082
/ 0
B 2 15038 12082
/ 0
A 2 14998 12082
/ 0
vdd 2 14998 12361
/ 0
vss 2 14998 11867
_I0/chip/keep_score/L1/U31 na210 0
Y 2 15078 10664
/ 0
B 2 15038 10664
/ 0
A 2 14998 10664
/ 0
vdd 2 14998 10385
/ 0
vss 2 14998 10879
_I0/chip/keep_score/L1/U46 na210 0
Y 2 14678 11652
/ 0
B 2 14638 11652
/ 0
A 2 14598 11652
/ 0
vdd 2 14598 11373
/ 0
vss 2 14598 11867
_I0/chip/keep_score/L1/U38 na210 0
Y 2 14798 11652
/ 0
B 2 14758 11652
/ 0
A 2 14718 11652
/ 0
vdd 2 14718 11373
/ 0
vss 2 14718 11867
_I0/chip/fall_timer/U55 na210 0
Y 2 14358 18568
/ 0
B 2 14318 18568
/ 0
A 2 14278 18568
/ 0
vdd 2 14278 18289
/ 0
vss 2 14278 18783
_I0/chip/fall_timer/U47 na210 0
Y 2 13918 18010
/ 0
B 2 13878 18010
/ 0
A 2 13838 18010
/ 0
vdd 2 13838 18289
/ 0
vss 2 13838 17795
_I0/chip/fall_timer/U61 na210 0
Y 2 14558 18568
/ 0
B 2 14518 18568
/ 0
A 2 14478 18568
/ 0
vdd 2 14478 18289
/ 0
vss 2 14478 18783
_I0/chip/fall_timer/U58 na210 0
Y 2 15598 18010
/ 0
B 2 15558 18010
/ 0
A 2 15518 18010
/ 0
vdd 2 15518 18289
/ 0
vss 2 15518 17795
_I0/chip/fall_timer/U37 na210 0
Y 2 15758 18568
/ 0
B 2 15718 18568
/ 0
A 2 15678 18568
/ 0
vdd 2 15678 18289
/ 0
vss 2 15678 18783
_I0/chip/fall_timer/U36 na210 0
Y 2 16238 18568
/ 0
B 2 16198 18568
/ 0
A 2 16158 18568
/ 0
vdd 2 16158 18289
/ 0
vss 2 16158 18783
_I0/chip/fall_timer/U59 na210 0
Y 2 15998 18568
/ 0
B 2 15958 18568
/ 0
A 2 15918 18568
/ 0
vdd 2 15918 18289
/ 0
vss 2 15918 18783
_I0/chip/fall_timer/U45 na210 0
Y 2 16438 18568
/ 0
B 2 16398 18568
/ 0
A 2 16358 18568
/ 0
vdd 2 16358 18289
/ 0
vss 2 16358 18783
_I0/chip/fall_timer/U42 na210 0
Y 2 15758 18010
/ 0
B 2 15718 18010
/ 0
A 2 15678 18010
/ 0
vdd 2 15678 18289
/ 0
vss 2 15678 17795
_I0/chip/fall_timer/U35 na210 0
Y 2 15958 18010
/ 0
B 2 15918 18010
/ 0
A 2 15878 18010
/ 0
vdd 2 15878 18289
/ 0
vss 2 15878 17795
_I0/chip/fall_timer/U56 na210 0
Y 2 16318 17580
/ 0
B 2 16278 17580
/ 0
A 2 16238 17580
/ 0
vdd 2 16238 17301
/ 0
vss 2 16238 17795
_I0/chip/fall_timer/U40 na210 0
Y 2 16358 17022
/ 0
B 2 16318 17022
/ 0
A 2 16278 17022
/ 0
vdd 2 16278 17301
/ 0
vss 2 16278 16807
_I0/chip/fall_timer/counter/U33 na210 0
Y 2 13998 17580
/ 0
B 2 13958 17580
/ 0
A 2 13918 17580
/ 0
vdd 2 13918 17301
/ 0
vss 2 13918 17795
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U25 na210 0
Y 2 29998 8130
/ 0
B 2 29958 8130
/ 0
A 2 29918 8130
/ 0
vdd 2 29918 8409
/ 0
vss 2 29918 7915
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U25 na210 0
Y 2 33918 8130
/ 0
B 2 33878 8130
/ 0
A 2 33838 8130
/ 0
vdd 2 33838 8409
/ 0
vss 2 33838 7915
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U25 na210 0
Y 2 37838 8130
/ 0
B 2 37798 8130
/ 0
A 2 37758 8130
/ 0
vdd 2 37758 8409
/ 0
vss 2 37758 7915
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U25 na210 0
Y 2 26078 8130
/ 0
B 2 26038 8130
/ 0
A 2 25998 8130
/ 0
vdd 2 25998 8409
/ 0
vss 2 25998 7915
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U25 na210 0
Y 2 22158 8130
/ 0
B 2 22118 8130
/ 0
A 2 22078 8130
/ 0
vdd 2 22078 8409
/ 0
vss 2 22078 7915
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U25 na210 0
Y 2 29998 9118
/ 0
B 2 29958 9118
/ 0
A 2 29918 9118
/ 0
vdd 2 29918 9397
/ 0
vss 2 29918 8903
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U25 na210 0
Y 2 33918 9118
/ 0
B 2 33878 9118
/ 0
A 2 33838 9118
/ 0
vdd 2 33838 9397
/ 0
vss 2 33838 8903
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U25 na210 0
Y 2 37838 9118
/ 0
B 2 37798 9118
/ 0
A 2 37758 9118
/ 0
vdd 2 37758 9397
/ 0
vss 2 37758 8903
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U25 na210 0
Y 2 26078 9118
/ 0
B 2 26038 9118
/ 0
A 2 25998 9118
/ 0
vdd 2 25998 9397
/ 0
vss 2 25998 8903
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U25 na210 0
Y 2 22158 9118
/ 0
B 2 22118 9118
/ 0
A 2 22078 9118
/ 0
vdd 2 22078 9397
/ 0
vss 2 22078 8903
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U26 na210 0
Y 2 29878 8130
/ 0
B 2 29838 8130
/ 0
A 2 29798 8130
/ 0
vdd 2 29798 8409
/ 0
vss 2 29798 7915
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U26 na210 0
Y 2 33798 8130
/ 0
B 2 33758 8130
/ 0
A 2 33718 8130
/ 0
vdd 2 33718 8409
/ 0
vss 2 33718 7915
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U26 na210 0
Y 2 37718 8130
/ 0
B 2 37678 8130
/ 0
A 2 37638 8130
/ 0
vdd 2 37638 8409
/ 0
vss 2 37638 7915
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U26 na210 0
Y 2 25958 8130
/ 0
B 2 25918 8130
/ 0
A 2 25878 8130
/ 0
vdd 2 25878 8409
/ 0
vss 2 25878 7915
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U26 na210 0
Y 2 22038 8130
/ 0
B 2 21998 8130
/ 0
A 2 21958 8130
/ 0
vdd 2 21958 8409
/ 0
vss 2 21958 7915
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U26 na210 0
Y 2 29878 9118
/ 0
B 2 29838 9118
/ 0
A 2 29798 9118
/ 0
vdd 2 29798 9397
/ 0
vss 2 29798 8903
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U26 na210 0
Y 2 33798 9118
/ 0
B 2 33758 9118
/ 0
A 2 33718 9118
/ 0
vdd 2 33718 9397
/ 0
vss 2 33718 8903
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U26 na210 0
Y 2 37718 9118
/ 0
B 2 37678 9118
/ 0
A 2 37638 9118
/ 0
vdd 2 37638 9397
/ 0
vss 2 37638 8903
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U26 na210 0
Y 2 25958 9118
/ 0
B 2 25918 9118
/ 0
A 2 25878 9118
/ 0
vdd 2 25878 9397
/ 0
vss 2 25878 8903
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U26 na210 0
Y 2 22038 9118
/ 0
B 2 21998 9118
/ 0
A 2 21958 9118
/ 0
vdd 2 21958 9397
/ 0
vss 2 21958 8903
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U32 na210 0
Y 2 30118 8130
/ 0
B 2 30078 8130
/ 0
A 2 30038 8130
/ 0
vdd 2 30038 8409
/ 0
vss 2 30038 7915
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U32 na210 0
Y 2 34038 8130
/ 0
B 2 33998 8130
/ 0
A 2 33958 8130
/ 0
vdd 2 33958 8409
/ 0
vss 2 33958 7915
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U32 na210 0
Y 2 37958 8130
/ 0
B 2 37918 8130
/ 0
A 2 37878 8130
/ 0
vdd 2 37878 8409
/ 0
vss 2 37878 7915
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U32 na210 0
Y 2 26198 8130
/ 0
B 2 26158 8130
/ 0
A 2 26118 8130
/ 0
vdd 2 26118 8409
/ 0
vss 2 26118 7915
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U32 na210 0
Y 2 22278 8130
/ 0
B 2 22238 8130
/ 0
A 2 22198 8130
/ 0
vdd 2 22198 8409
/ 0
vss 2 22198 7915
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U32 na210 0
Y 2 30118 9118
/ 0
B 2 30078 9118
/ 0
A 2 30038 9118
/ 0
vdd 2 30038 9397
/ 0
vss 2 30038 8903
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U32 na210 0
Y 2 34038 9118
/ 0
B 2 33998 9118
/ 0
A 2 33958 9118
/ 0
vdd 2 33958 9397
/ 0
vss 2 33958 8903
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U32 na210 0
Y 2 37958 9118
/ 0
B 2 37918 9118
/ 0
A 2 37878 9118
/ 0
vdd 2 37878 9397
/ 0
vss 2 37878 8903
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U32 na210 0
Y 2 26198 9118
/ 0
B 2 26158 9118
/ 0
A 2 26118 9118
/ 0
vdd 2 26118 9397
/ 0
vss 2 26118 8903
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U32 na210 0
Y 2 22278 9118
/ 0
B 2 22238 9118
/ 0
A 2 22198 9118
/ 0
vdd 2 22198 9397
/ 0
vss 2 22198 8903
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U29 na210 0
Y 2 27438 8688
/ 0
B 2 27398 8688
/ 0
A 2 27358 8688
/ 0
vdd 2 27358 8409
/ 0
vss 2 27358 8903
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U29 na210 0
Y 2 31358 8688
/ 0
B 2 31318 8688
/ 0
A 2 31278 8688
/ 0
vdd 2 31278 8409
/ 0
vss 2 31278 8903
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U29 na210 0
Y 2 35278 8688
/ 0
B 2 35238 8688
/ 0
A 2 35198 8688
/ 0
vdd 2 35198 8409
/ 0
vss 2 35198 8903
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U29 na210 0
Y 2 23518 8688
/ 0
B 2 23478 8688
/ 0
A 2 23438 8688
/ 0
vdd 2 23438 8409
/ 0
vss 2 23438 8903
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U29 na210 0
Y 2 19598 8688
/ 0
B 2 19558 8688
/ 0
A 2 19518 8688
/ 0
vdd 2 19518 8409
/ 0
vss 2 19518 8903
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U30 na210 0
Y 2 27598 8688
/ 0
B 2 27558 8688
/ 0
A 2 27518 8688
/ 0
vdd 2 27518 8409
/ 0
vss 2 27518 8903
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U30 na210 0
Y 2 31518 8688
/ 0
B 2 31478 8688
/ 0
A 2 31438 8688
/ 0
vdd 2 31438 8409
/ 0
vss 2 31438 8903
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U30 na210 0
Y 2 35438 8688
/ 0
B 2 35398 8688
/ 0
A 2 35358 8688
/ 0
vdd 2 35358 8409
/ 0
vss 2 35358 8903
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U30 na210 0
Y 2 23678 8688
/ 0
B 2 23638 8688
/ 0
A 2 23598 8688
/ 0
vdd 2 23598 8409
/ 0
vss 2 23598 8903
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U30 na210 0
Y 2 19758 8688
/ 0
B 2 19718 8688
/ 0
A 2 19678 8688
/ 0
vdd 2 19678 8409
/ 0
vss 2 19678 8903
_I0/chip/video_ram/demux5_we/U20 na210 0
Y 2 30798 10106
/ 0
B 2 30758 10106
/ 0
A 2 30718 10106
/ 0
vdd 2 30718 10385
/ 0
vss 2 30718 9891
_I0/chip/output_score/U63 na210 0
Y 2 13718 13628
/ 0
B 2 13678 13628
/ 0
A 2 13638 13628
/ 0
vdd 2 13638 13349
/ 0
vss 2 13638 13843
_I0/chip/output_score/U57 na210 0
Y 2 13838 14058
/ 0
B 2 13798 14058
/ 0
A 2 13758 14058
/ 0
vdd 2 13758 14337
/ 0
vss 2 13758 13843
_I0/chip/output_score/U59 na210 0
Y 2 13718 14058
/ 0
B 2 13678 14058
/ 0
A 2 13638 14058
/ 0
vdd 2 13638 14337
/ 0
vss 2 13638 13843
_I0/chip/output_score/U91 na210 0
Y 2 14438 15046
/ 0
B 2 14398 15046
/ 0
A 2 14358 15046
/ 0
vdd 2 14358 15325
/ 0
vss 2 14358 14831
_I0/chip/output_score/U70 na210 0
Y 2 15078 13628
/ 0
B 2 15038 13628
/ 0
A 2 14998 13628
/ 0
vdd 2 14998 13349
/ 0
vss 2 14998 13843
_I0/chip/output_score/U81 na210 0
Y 2 15038 15604
/ 0
B 2 14998 15604
/ 0
A 2 14958 15604
/ 0
vdd 2 14958 15325
/ 0
vss 2 14958 15819
_I0/chip/output_score/U58 na210 0
Y 2 15678 13628
/ 0
B 2 15638 13628
/ 0
A 2 15598 13628
/ 0
vdd 2 15598 13349
/ 0
vss 2 15598 13843
_I0/chip/output_score/U68 na210 0
Y 2 15958 14058
/ 0
B 2 15918 14058
/ 0
A 2 15878 14058
/ 0
vdd 2 15878 14337
/ 0
vss 2 15878 13843
_I0/chip/output_score/U60 na210 0
Y 2 15838 14616
/ 0
B 2 15798 14616
/ 0
A 2 15758 14616
/ 0
vdd 2 15758 14337
/ 0
vss 2 15758 14831
_I0/chip/output_score/U90 na210 0
Y 2 15758 15046
/ 0
B 2 15718 15046
/ 0
A 2 15678 15046
/ 0
vdd 2 15678 15325
/ 0
vss 2 15678 14831
_I0/chip/output_score/U77 na210 0
Y 2 15998 15046
/ 0
B 2 15958 15046
/ 0
A 2 15918 15046
/ 0
vdd 2 15918 15325
/ 0
vss 2 15918 14831
_I0/chip/output_score/U76 na210 0
Y 2 16238 14058
/ 0
B 2 16198 14058
/ 0
A 2 16158 14058
/ 0
vdd 2 16158 14337
/ 0
vss 2 16158 13843
_I0/chip/check_piece_mask/U95 na210 0
Y 2 15838 4736
/ 0
B 2 15798 4736
/ 0
A 2 15758 4736
/ 0
vdd 2 15758 4457
/ 0
vss 2 15758 4951
_I0/chip/check_piece_mask/U73 na210 0
Y 2 15838 6154
/ 0
B 2 15798 6154
/ 0
A 2 15758 6154
/ 0
vdd 2 15758 6433
/ 0
vss 2 15758 5939
_I0/chip/check_piece_mask/U82 na210 0
Y 2 15718 6712
/ 0
B 2 15678 6712
/ 0
A 2 15638 6712
/ 0
vdd 2 15638 6433
/ 0
vss 2 15638 6927
_I0/chip/check_piece_mask/U66 na210 0
Y 2 15718 6154
/ 0
B 2 15678 6154
/ 0
A 2 15638 6154
/ 0
vdd 2 15638 6433
/ 0
vss 2 15638 5939
_I0/chip/check_piece_mask/U90 na210 0
Y 2 16118 5724
/ 0
B 2 16078 5724
/ 0
A 2 16038 5724
/ 0
vdd 2 16038 5445
/ 0
vss 2 16038 5939
_I0/chip/check_piece_mask/U83 na210 0
Y 2 16118 6712
/ 0
B 2 16078 6712
/ 0
A 2 16038 6712
/ 0
vdd 2 16038 6433
/ 0
vss 2 16038 6927
_I0/chip/check_piece_mask/U97 na210 0
Y 2 16518 5724
/ 0
B 2 16478 5724
/ 0
A 2 16438 5724
/ 0
vdd 2 16438 5445
/ 0
vss 2 16438 5939
_I0/chip/check_piece_mask/U121 na210 0
Y 2 16518 5166
/ 0
B 2 16478 5166
/ 0
A 2 16438 5166
/ 0
vdd 2 16438 5445
/ 0
vss 2 16438 4951
_I0/chip/check_piece_mask/U119 na210 0
Y 2 16638 6712
/ 0
B 2 16598 6712
/ 0
A 2 16558 6712
/ 0
vdd 2 16558 6433
/ 0
vss 2 16558 6927
_I0/chip/check_piece_mask/U86 na210 0
Y 2 17038 5166
/ 0
B 2 16998 5166
/ 0
A 2 16958 5166
/ 0
vdd 2 16958 5445
/ 0
vss 2 16958 4951
_I0/chip/check_piece_mask/U96 na210 0
Y 2 16918 5166
/ 0
B 2 16878 5166
/ 0
A 2 16838 5166
/ 0
vdd 2 16838 5445
/ 0
vss 2 16838 4951
_I0/chip/check_piece_mask/U67 na210 0
Y 2 16918 6712
/ 0
B 2 16878 6712
/ 0
A 2 16838 6712
/ 0
vdd 2 16838 6433
/ 0
vss 2 16838 6927
_I0/chip/check_piece_mask/U78 na210 0
Y 2 17838 6712
/ 0
B 2 17798 6712
/ 0
A 2 17758 6712
/ 0
vdd 2 17758 6433
/ 0
vss 2 17758 6927
_I0/chip/check_piece_mask/U79 na210 0
Y 2 17718 6712
/ 0
B 2 17678 6712
/ 0
A 2 17638 6712
/ 0
vdd 2 17638 6433
/ 0
vss 2 17638 6927
_I0/chip/check_piece_mask/U122 na210 0
Y 2 18238 5166
/ 0
B 2 18198 5166
/ 0
A 2 18158 5166
/ 0
vdd 2 18158 5445
/ 0
vss 2 18158 4951
_I0/chip/vga_controller/field_translation_reset/U57 na210 0
Y 2 34838 18568
/ 0
B 2 34798 18568
/ 0
A 2 34758 18568
/ 0
vdd 2 34758 18289
/ 0
vss 2 34758 18783
_I0/chip/vga_controller/field_translation_reset/U58 na210 0
Y 2 34638 18010
/ 0
B 2 34598 18010
/ 0
A 2 34558 18010
/ 0
vdd 2 34558 18289
/ 0
vss 2 34558 17795
_I0/chip/vga_controller/field_translation_reset/U43 na210 0
Y 2 34558 18568
/ 0
B 2 34518 18568
/ 0
A 2 34478 18568
/ 0
vdd 2 34478 18289
/ 0
vss 2 34478 18783
_I0/chip/vga_controller/field_translation_reset/U38 na210 0
Y 2 34198 18998
/ 0
B 2 34158 18998
/ 0
A 2 34118 18998
/ 0
vdd 2 34118 19277
/ 0
vss 2 34118 18783
_I0/chip/vga_controller/field_translation_reset/U41 na210 0
Y 2 34598 18998
/ 0
B 2 34558 18998
/ 0
A 2 34518 18998
/ 0
vdd 2 34518 19277
/ 0
vss 2 34518 18783
_I0/chip/vga_controller/field_translation_reset/U53 na210 0
Y 2 34038 18010
/ 0
B 2 33998 18010
/ 0
A 2 33958 18010
/ 0
vdd 2 33958 18289
/ 0
vss 2 33958 17795
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U15 na210 0
Y 2 33278 18998
/ 0
B 2 33238 18998
/ 0
A 2 33198 18998
/ 0
vdd 2 33198 19277
/ 0
vss 2 33198 18783
_I0/chip/vga_controller/field_translation/U33 na210 0
Y 2 33158 14058
/ 0
B 2 33118 14058
/ 0
A 2 33078 14058
/ 0
vdd 2 33078 14337
/ 0
vss 2 33078 13843
_I0/chip/vga_controller/field_translation/U7 na210 0
Y 2 32478 14058
/ 0
B 2 32438 14058
/ 0
A 2 32398 14058
/ 0
vdd 2 32398 14337
/ 0
vss 2 32398 13843
_I0/chip/vga_controller/field_translation/U5 na210 0
Y 2 31478 14616
/ 0
B 2 31438 14616
/ 0
A 2 31398 14616
/ 0
vdd 2 31398 14337
/ 0
vss 2 31398 14831
_I0/chip/vga_controller/field_translation/U3 na210 0
Y 2 31678 14616
/ 0
B 2 31638 14616
/ 0
A 2 31598 14616
/ 0
vdd 2 31598 14337
/ 0
vss 2 31598 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U83 na210 0
Y 2 34318 15604
/ 0
B 2 34278 15604
/ 0
A 2 34238 15604
/ 0
vdd 2 34238 15325
/ 0
vss 2 34238 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U83 na210 0
Y 2 38358 15604
/ 0
B 2 38318 15604
/ 0
A 2 38278 15604
/ 0
vdd 2 38278 15325
/ 0
vss 2 38278 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U44 na210 0
Y 2 34718 17580
/ 0
B 2 34678 17580
/ 0
A 2 34638 17580
/ 0
vdd 2 34638 17301
/ 0
vss 2 34638 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/U44 na210 0
Y 2 38758 17580
/ 0
B 2 38718 17580
/ 0
A 2 38678 17580
/ 0
vdd 2 38678 17301
/ 0
vss 2 38678 17795
_I0/chip/vga_controller/field_translation/mem_addr_counter/U45 na210 0
Y 2 34718 15604
/ 0
B 2 34678 15604
/ 0
A 2 34638 15604
/ 0
vdd 2 34638 15325
/ 0
vss 2 34638 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U45 na210 0
Y 2 38758 15604
/ 0
B 2 38718 15604
/ 0
A 2 38678 15604
/ 0
vdd 2 38678 15325
/ 0
vss 2 38678 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U74 na210 0
Y 2 34478 16034
/ 0
B 2 34438 16034
/ 0
A 2 34398 16034
/ 0
vdd 2 34398 16313
/ 0
vss 2 34398 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U74 na210 0
Y 2 38518 16034
/ 0
B 2 38478 16034
/ 0
A 2 38438 16034
/ 0
vdd 2 38438 16313
/ 0
vss 2 38438 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U47 na210 0
Y 2 34478 17022
/ 0
B 2 34438 17022
/ 0
A 2 34398 17022
/ 0
vdd 2 34398 17301
/ 0
vss 2 34398 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U47 na210 0
Y 2 38518 17022
/ 0
B 2 38478 17022
/ 0
A 2 38438 17022
/ 0
vdd 2 38438 17301
/ 0
vss 2 38438 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U89 na210 0
Y 2 33878 15046
/ 0
B 2 33838 15046
/ 0
A 2 33798 15046
/ 0
vdd 2 33798 15325
/ 0
vss 2 33798 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U89 na210 0
Y 2 37918 15046
/ 0
B 2 37878 15046
/ 0
A 2 37838 15046
/ 0
vdd 2 37838 15325
/ 0
vss 2 37838 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U80 na210 0
Y 2 34078 17022
/ 0
B 2 34038 17022
/ 0
A 2 33998 17022
/ 0
vdd 2 33998 17301
/ 0
vss 2 33998 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U80 na210 0
Y 2 38118 17022
/ 0
B 2 38078 17022
/ 0
A 2 38038 17022
/ 0
vdd 2 38038 17301
/ 0
vss 2 38038 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U79 na210 0
Y 2 34278 17022
/ 0
B 2 34238 17022
/ 0
A 2 34198 17022
/ 0
vdd 2 34198 17301
/ 0
vss 2 34198 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U79 na210 0
Y 2 38318 17022
/ 0
B 2 38278 17022
/ 0
A 2 38238 17022
/ 0
vdd 2 38238 17301
/ 0
vss 2 38238 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U42 na210 0
Y 2 33278 15604
/ 0
B 2 33238 15604
/ 0
A 2 33198 15604
/ 0
vdd 2 33198 15325
/ 0
vss 2 33198 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U42 na210 0
Y 2 37318 15604
/ 0
B 2 37278 15604
/ 0
A 2 37238 15604
/ 0
vdd 2 37238 15325
/ 0
vss 2 37238 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U84 na210 0
Y 2 33598 15046
/ 0
B 2 33558 15046
/ 0
A 2 33518 15046
/ 0
vdd 2 33518 15325
/ 0
vss 2 33518 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U84 na210 0
Y 2 37638 15046
/ 0
B 2 37598 15046
/ 0
A 2 37558 15046
/ 0
vdd 2 37558 15325
/ 0
vss 2 37558 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U41 na210 0
Y 2 33038 15604
/ 0
B 2 32998 15604
/ 0
A 2 32958 15604
/ 0
vdd 2 32958 15325
/ 0
vss 2 32958 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U41 na210 0
Y 2 37078 15604
/ 0
B 2 37038 15604
/ 0
A 2 36998 15604
/ 0
vdd 2 36998 15325
/ 0
vss 2 36998 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U48 na210 0
Y 2 32918 15046
/ 0
B 2 32878 15046
/ 0
A 2 32838 15046
/ 0
vdd 2 32838 15325
/ 0
vss 2 32838 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U48 na210 0
Y 2 36958 15046
/ 0
B 2 36918 15046
/ 0
A 2 36878 15046
/ 0
vdd 2 36878 15325
/ 0
vss 2 36878 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U75 na210 0
Y 2 32438 15604
/ 0
B 2 32398 15604
/ 0
A 2 32358 15604
/ 0
vdd 2 32358 15325
/ 0
vss 2 32358 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U75 na210 0
Y 2 36478 15604
/ 0
B 2 36438 15604
/ 0
A 2 36398 15604
/ 0
vdd 2 36398 15325
/ 0
vss 2 36398 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U76 na210 0
Y 2 32558 15046
/ 0
B 2 32518 15046
/ 0
A 2 32478 15046
/ 0
vdd 2 32478 15325
/ 0
vss 2 32478 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U76 na210 0
Y 2 36598 15046
/ 0
B 2 36558 15046
/ 0
A 2 36518 15046
/ 0
vdd 2 36518 15325
/ 0
vss 2 36518 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U49 na210 0
Y 2 32198 15046
/ 0
B 2 32158 15046
/ 0
A 2 32118 15046
/ 0
vdd 2 32118 15325
/ 0
vss 2 32118 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U49 na210 0
Y 2 36238 15046
/ 0
B 2 36198 15046
/ 0
A 2 36158 15046
/ 0
vdd 2 36158 15325
/ 0
vss 2 36158 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U66 na210 0
Y 2 32718 16034
/ 0
B 2 32678 16034
/ 0
A 2 32638 16034
/ 0
vdd 2 32638 16313
/ 0
vss 2 32638 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U66 na210 0
Y 2 36758 16034
/ 0
B 2 36718 16034
/ 0
A 2 36678 16034
/ 0
vdd 2 36678 16313
/ 0
vss 2 36678 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U72 na210 0
Y 2 31998 15604
/ 0
B 2 31958 15604
/ 0
A 2 31918 15604
/ 0
vdd 2 31918 15325
/ 0
vss 2 31918 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U72 na210 0
Y 2 36038 15604
/ 0
B 2 35998 15604
/ 0
A 2 35958 15604
/ 0
vdd 2 35958 15325
/ 0
vss 2 35958 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U57 na210 0
Y 2 31838 15046
/ 0
B 2 31798 15046
/ 0
A 2 31758 15046
/ 0
vdd 2 31758 15325
/ 0
vss 2 31758 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U57 na210 0
Y 2 35878 15046
/ 0
B 2 35838 15046
/ 0
A 2 35798 15046
/ 0
vdd 2 35798 15325
/ 0
vss 2 35798 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U71 na210 0
Y 2 31718 15604
/ 0
B 2 31678 15604
/ 0
A 2 31638 15604
/ 0
vdd 2 31638 15325
/ 0
vss 2 31638 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U71 na210 0
Y 2 35758 15604
/ 0
B 2 35718 15604
/ 0
A 2 35678 15604
/ 0
vdd 2 35678 15325
/ 0
vss 2 35678 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U67 na210 0
Y 2 32278 17022
/ 0
B 2 32238 17022
/ 0
A 2 32198 17022
/ 0
vdd 2 32198 17301
/ 0
vss 2 32198 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U67 na210 0
Y 2 36318 17022
/ 0
B 2 36278 17022
/ 0
A 2 36238 17022
/ 0
vdd 2 36238 17301
/ 0
vss 2 36238 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U61 na210 0
Y 2 32398 17022
/ 0
B 2 32358 17022
/ 0
A 2 32318 17022
/ 0
vdd 2 32318 17301
/ 0
vss 2 32318 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/U61 na210 0
Y 2 36438 17022
/ 0
B 2 36398 17022
/ 0
A 2 36358 17022
/ 0
vdd 2 36358 17301
/ 0
vss 2 36358 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/U58 na210 0
Y 2 31478 15604
/ 0
B 2 31438 15604
/ 0
A 2 31398 15604
/ 0
vdd 2 31398 15325
/ 0
vss 2 31398 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/U58 na210 0
Y 2 35518 15604
/ 0
B 2 35478 15604
/ 0
A 2 35438 15604
/ 0
vdd 2 35438 15325
/ 0
vss 2 35438 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/U63 na210 0
Y 2 31478 15046
/ 0
B 2 31438 15046
/ 0
A 2 31398 15046
/ 0
vdd 2 31398 15325
/ 0
vss 2 31398 14831
_I0/chip/vga_controller/np_translation/mem_addr_counter/U63 na210 0
Y 2 35518 15046
/ 0
B 2 35478 15046
/ 0
A 2 35438 15046
/ 0
vdd 2 35438 15325
/ 0
vss 2 35438 14831
_I0/chip/vga_controller/field_translation/mem_addr_counter/U62 na210 0
Y 2 31438 17580
/ 0
B 2 31398 17580
/ 0
A 2 31358 17580
/ 0
vdd 2 31358 17301
/ 0
vss 2 31358 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/U62 na210 0
Y 2 35478 17580
/ 0
B 2 35438 17580
/ 0
A 2 35398 17580
/ 0
vdd 2 35398 17301
/ 0
vss 2 35398 17795
_I0/chip/vga_controller/counter/pos_y_counter/U52 na210 0
Y 2 26838 18998
/ 0
B 2 26798 18998
/ 0
A 2 26758 18998
/ 0
vdd 2 26758 19277
/ 0
vss 2 26758 18783
_I0/chip/vga_controller/counter/pos_y_counter/U58 na210 0
Y 2 27238 18998
/ 0
B 2 27198 18998
/ 0
A 2 27158 18998
/ 0
vdd 2 27158 19277
/ 0
vss 2 27158 18783
_I0/chip/vga_controller/counter/pos_y_counter/U46 na210 0
Y 2 24718 17022
/ 0
B 2 24678 17022
/ 0
A 2 24638 17022
/ 0
vdd 2 24638 17301
/ 0
vss 2 24638 16807
_I0/chip/vga_controller/counter/pos_y_counter/U42 na210 0
Y 2 25478 18010
/ 0
B 2 25438 18010
/ 0
A 2 25398 18010
/ 0
vdd 2 25398 18289
/ 0
vss 2 25398 17795
_I0/chip/vga_controller/counter/pos_y_counter/U60 na210 0
Y 2 25278 18998
/ 0
B 2 25238 18998
/ 0
A 2 25198 18998
/ 0
vdd 2 25198 19277
/ 0
vss 2 25198 18783
_I0/chip/vga_controller/counter/resets/U34 na210 0
Y 2 28478 16592
/ 0
B 2 28438 16592
/ 0
A 2 28398 16592
/ 0
vdd 2 28398 16313
/ 0
vss 2 28398 16807
_I0/chip/vga_controller/counter/resets/U25 na210 0
Y 2 28958 16592
/ 0
B 2 28918 16592
/ 0
A 2 28878 16592
/ 0
vdd 2 28878 16313
/ 0
vss 2 28878 16807
_I0/chip/vga_controller/counter/resets/U33 na210 0
Y 2 30118 16592
/ 0
B 2 30078 16592
/ 0
A 2 30038 16592
/ 0
vdd 2 30038 16313
/ 0
vss 2 30038 16807
_I0/chip/vga_controller/counter/pos_x_counter/U46 na210 0
Y 2 27558 18998
/ 0
B 2 27518 18998
/ 0
A 2 27478 18998
/ 0
vdd 2 27478 19277
/ 0
vss 2 27478 18783
_I0/chip/vga_controller/counter/pos_x_counter/U36 na210 0
Y 2 28758 19556
/ 0
B 2 28718 19556
/ 0
A 2 28678 19556
/ 0
vdd 2 28678 19277
/ 0
vss 2 28678 19771
_I0/chip/vga_controller/counter/pos_x_counter/U41 na210 0
Y 2 29118 18998
/ 0
B 2 29078 18998
/ 0
A 2 29038 18998
/ 0
vdd 2 29038 19277
/ 0
vss 2 29038 18783
_I0/chip/vga_controller/field_check/U39 na210 0
Y 2 29198 15046
/ 0
B 2 29158 15046
/ 0
A 2 29118 15046
/ 0
vdd 2 29118 15325
/ 0
vss 2 29118 14831
_I0/chip/vga_controller/field_check/U33 na210 0
Y 2 29078 15046
/ 0
B 2 29038 15046
/ 0
A 2 28998 15046
/ 0
vdd 2 28998 15325
/ 0
vss 2 28998 14831
_I0/chip/vga_controller/field_check/U28 na210 0
Y 2 31078 15046
/ 0
B 2 31038 15046
/ 0
A 2 30998 15046
/ 0
vdd 2 30998 15325
/ 0
vss 2 30998 14831
_I0/chip/vga_controller/score_translation/U38 na210 0
Y 2 27918 12640
/ 0
B 2 27878 12640
/ 0
A 2 27838 12640
/ 0
vdd 2 27838 12361
/ 0
vss 2 27838 12855
_I0/chip/vga_controller/score_translation/U36 na210 0
Y 2 27718 12640
/ 0
B 2 27678 12640
/ 0
A 2 27638 12640
/ 0
vdd 2 27638 12361
/ 0
vss 2 27638 12855
_I0/chip/vga_controller/score_translation/U42 na210 0
Y 2 27278 13628
/ 0
B 2 27238 13628
/ 0
A 2 27198 13628
/ 0
vdd 2 27198 13349
/ 0
vss 2 27198 13843
_I0/chip/vga_controller/score_translation/U56 na210 0
Y 2 28078 13070
/ 0
B 2 28038 13070
/ 0
A 2 27998 13070
/ 0
vdd 2 27998 13349
/ 0
vss 2 27998 12855
_I0/chip/vga_controller/score_translation/U52 na210 0
Y 2 27918 13070
/ 0
B 2 27878 13070
/ 0
A 2 27838 13070
/ 0
vdd 2 27838 13349
/ 0
vss 2 27838 12855
_I0/chip/vga_controller/score_translation/mem_addr_counter/U17 na210 0
Y 2 26438 12640
/ 0
B 2 26398 12640
/ 0
A 2 26358 12640
/ 0
vdd 2 26358 12361
/ 0
vss 2 26358 12855
_I0/chip/vga_controller/triggers/U40 na210 0
Y 2 30198 12640
/ 0
B 2 30158 12640
/ 0
A 2 30118 12640
/ 0
vdd 2 30118 12361
/ 0
vss 2 30118 12855
_I0/chip/vga_controller/triggers/U43 na210 0
Y 2 30958 12082
/ 0
B 2 30918 12082
/ 0
A 2 30878 12082
/ 0
vdd 2 30878 12361
/ 0
vss 2 30878 11867
_I0/chip/vga_controller/triggers/U30 na210 0
Y 2 30918 12640
/ 0
B 2 30878 12640
/ 0
A 2 30838 12640
/ 0
vdd 2 30838 12361
/ 0
vss 2 30838 12855
_I0/chip/vga_controller/triggers/U28 na210 0
Y 2 31318 12082
/ 0
B 2 31278 12082
/ 0
A 2 31238 12082
/ 0
vdd 2 31238 12361
/ 0
vss 2 31238 11867
_I0/chip/vga_controller/np_check/U30 na210 0
Y 2 29798 14616
/ 0
B 2 29758 14616
/ 0
A 2 29718 14616
/ 0
vdd 2 29718 14337
/ 0
vss 2 29718 14831
_I0/chip/vga_controller/np_check/U42 na210 0
Y 2 29598 14058
/ 0
B 2 29558 14058
/ 0
A 2 29518 14058
/ 0
vdd 2 29518 14337
/ 0
vss 2 29518 13843
_I0/chip/vga_controller/np_check/U31 na210 0
Y 2 29638 14616
/ 0
B 2 29598 14616
/ 0
A 2 29558 14616
/ 0
vdd 2 29558 14337
/ 0
vss 2 29558 14831
_I0/chip/vga_controller/np_check/U23 na210 0
Y 2 29198 14058
/ 0
B 2 29158 14058
/ 0
A 2 29118 14058
/ 0
vdd 2 29118 14337
/ 0
vss 2 29118 13843
_I0/chip/vga_controller/np_check/U22 na210 0
Y 2 28998 14058
/ 0
B 2 28958 14058
/ 0
A 2 28918 14058
/ 0
vdd 2 28918 14337
/ 0
vss 2 28918 13843
_I0/chip/vga_controller/score_check/U29 na210 0
Y 2 25878 15046
/ 0
B 2 25838 15046
/ 0
A 2 25798 15046
/ 0
vdd 2 25798 15325
/ 0
vss 2 25798 14831
_I0/chip/vga_controller/score_check/U30 na210 0
Y 2 25998 15046
/ 0
B 2 25958 15046
/ 0
A 2 25918 15046
/ 0
vdd 2 25918 15325
/ 0
vss 2 25918 14831
_I0/chip/vga_controller/score_check/U26 na210 0
Y 2 26038 15604
/ 0
B 2 25998 15604
/ 0
A 2 25958 15604
/ 0
vdd 2 25958 15325
/ 0
vss 2 25958 15819
_I0/chip/vga_controller/score_check/U32 na210 0
Y 2 25638 15046
/ 0
B 2 25598 15046
/ 0
A 2 25558 15046
/ 0
vdd 2 25558 15325
/ 0
vss 2 25558 14831
_I0/chip/vga_controller/sync/U16 na210 0
Y 2 28158 15604
/ 0
B 2 28118 15604
/ 0
A 2 28078 15604
/ 0
vdd 2 28078 15325
/ 0
vss 2 28078 15819
_I0/chip/vga_controller/sync/U15 na210 0
Y 2 28118 15046
/ 0
B 2 28078 15046
/ 0
A 2 28038 15046
/ 0
vdd 2 28038 15325
/ 0
vss 2 28038 14831
_I0/chip/vga_controller/np_translation_reset/U57 na210 0
Y 2 38638 18568
/ 0
B 2 38598 18568
/ 0
A 2 38558 18568
/ 0
vdd 2 38558 18289
/ 0
vss 2 38558 18783
_I0/chip/vga_controller/np_translation_reset/U58 na210 0
Y 2 37998 18010
/ 0
B 2 37958 18010
/ 0
A 2 37918 18010
/ 0
vdd 2 37918 18289
/ 0
vss 2 37918 17795
_I0/chip/vga_controller/np_translation_reset/U53 na210 0
Y 2 38878 18010
/ 0
B 2 38838 18010
/ 0
A 2 38798 18010
/ 0
vdd 2 38798 18289
/ 0
vss 2 38798 17795
_I0/chip/vga_controller/np_translation_reset/U43 na210 0
Y 2 38078 18568
/ 0
B 2 38038 18568
/ 0
A 2 37998 18568
/ 0
vdd 2 37998 18289
/ 0
vss 2 37998 18783
_I0/chip/vga_controller/np_translation_reset/U41 na210 0
Y 2 35878 18010
/ 0
B 2 35838 18010
/ 0
A 2 35798 18010
/ 0
vdd 2 35798 18289
/ 0
vss 2 35798 17795
_I0/chip/vga_controller/np_translation_reset/U38 na210 0
Y 2 36158 18010
/ 0
B 2 36118 18010
/ 0
A 2 36078 18010
/ 0
vdd 2 36078 18289
/ 0
vss 2 36078 17795
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U13 na210 0
Y 2 36478 19556
/ 0
B 2 36438 19556
/ 0
A 2 36398 19556
/ 0
vdd 2 36398 19277
/ 0
vss 2 36398 19771
_I0/chip/vga_controller/np_translation/U3 na210 0
Y 2 38678 14058
/ 0
B 2 38638 14058
/ 0
A 2 38598 14058
/ 0
vdd 2 38598 14337
/ 0
vss 2 38598 13843
_I0/chip/vga_controller/np_translation/U7 na210 0
Y 2 38118 14058
/ 0
B 2 38078 14058
/ 0
A 2 38038 14058
/ 0
vdd 2 38038 14337
/ 0
vss 2 38038 13843
_I0/chip/vga_controller/np_translation/U33 na210 0
Y 2 38238 14616
/ 0
B 2 38198 14616
/ 0
A 2 38158 14616
/ 0
vdd 2 38158 14337
/ 0
vss 2 38158 14831
_I0/chip/vga_controller/np_translation/U5 na210 0
Y 2 38358 14058
/ 0
B 2 38318 14058
/ 0
A 2 38278 14058
/ 0
vdd 2 38278 14337
/ 0
vss 2 38278 13843
_I0/chip/vga_controller/mem_addr_demux/U47 na210 0
Y 2 34238 12082
/ 0
B 2 34198 12082
/ 0
A 2 34158 12082
/ 0
vdd 2 34158 12361
/ 0
vss 2 34158 11867
_I0/chip/vga_controller/mem_addr_demux/U45 na210 0
Y 2 34358 12082
/ 0
B 2 34318 12082
/ 0
A 2 34278 12082
/ 0
vdd 2 34278 12361
/ 0
vss 2 34278 11867
_I0/chip/vga_controller/mem_addr_demux/U63 na210 0
Y 2 33998 12082
/ 0
B 2 33958 12082
/ 0
A 2 33918 12082
/ 0
vdd 2 33918 12361
/ 0
vss 2 33918 11867
_I0/chip/vga_controller/mem_addr_demux/U61 na210 0
Y 2 34118 12082
/ 0
B 2 34078 12082
/ 0
A 2 34038 12082
/ 0
vdd 2 34038 12361
/ 0
vss 2 34038 11867
_I0/chip/vga_controller/mem_addr_demux/U65 na210 0
Y 2 33758 12082
/ 0
B 2 33718 12082
/ 0
A 2 33678 12082
/ 0
vdd 2 33678 12361
/ 0
vss 2 33678 11867
_I0/chip/vga_controller/mem_addr_demux/U68 na210 0
Y 2 33878 12082
/ 0
B 2 33838 12082
/ 0
A 2 33798 12082
/ 0
vdd 2 33798 12361
/ 0
vss 2 33798 11867
_I0/chip/vga_controller/mem_addr_demux/U53 na210 0
Y 2 33518 12082
/ 0
B 2 33478 12082
/ 0
A 2 33438 12082
/ 0
vdd 2 33438 12361
/ 0
vss 2 33438 11867
_I0/chip/vga_controller/mem_addr_demux/U55 na210 0
Y 2 33638 12082
/ 0
B 2 33598 12082
/ 0
A 2 33558 12082
/ 0
vdd 2 33558 12361
/ 0
vss 2 33558 11867
_I0/chip/vga_controller/mem_addr_demux/U66 na210 0
Y 2 33278 12640
/ 0
B 2 33238 12640
/ 0
A 2 33198 12640
/ 0
vdd 2 33198 12361
/ 0
vss 2 33198 12855
_I0/chip/vga_controller/mem_addr_demux/U54 na210 0
Y 2 33278 12082
/ 0
B 2 33238 12082
/ 0
A 2 33198 12082
/ 0
vdd 2 33198 12361
/ 0
vss 2 33198 11867
_I0/chip/vga_controller/mem_addr_demux/U46 na210 0
Y 2 33398 12640
/ 0
B 2 33358 12640
/ 0
A 2 33318 12640
/ 0
vdd 2 33318 12361
/ 0
vss 2 33318 12855
_I0/chip/vga_controller/mem_addr_demux/U62 na210 0
Y 2 33398 12082
/ 0
B 2 33358 12082
/ 0
A 2 33318 12082
/ 0
vdd 2 33318 12361
/ 0
vss 2 33318 11867
_I0/chip/vga_controller/mem_addr_demux/U38 na210 0
Y 2 32998 12082
/ 0
B 2 32958 12082
/ 0
A 2 32918 12082
/ 0
vdd 2 32918 12361
/ 0
vss 2 32918 11867
_I0/chip/vga_controller/mem_addr_demux/U37 na210 0
Y 2 33118 12082
/ 0
B 2 33078 12082
/ 0
A 2 33038 12082
/ 0
vdd 2 33038 12361
/ 0
vss 2 33038 11867
_I0/chip/vga_controller/mem_addr_demux/U39 na210 0
Y 2 33158 12640
/ 0
B 2 33118 12640
/ 0
A 2 33078 12640
/ 0
vdd 2 33078 12361
/ 0
vss 2 33078 12855
_I0/chip/vga_controller/mem_addr_demux/U50 na210 0
Y 2 32558 12082
/ 0
B 2 32518 12082
/ 0
A 2 32478 12082
/ 0
vdd 2 32478 12361
/ 0
vss 2 32478 11867
_I0/chip/vga_controller/mem_addr_demux/U49 na210 0
Y 2 32678 12082
/ 0
B 2 32638 12082
/ 0
A 2 32598 12082
/ 0
vdd 2 32598 12361
/ 0
vss 2 32598 11867
_I0/chip/vga_controller/mem_addr_demux/U51 na210 0
Y 2 32318 12640
/ 0
B 2 32278 12640
/ 0
A 2 32238 12640
/ 0
vdd 2 32238 12361
/ 0
vss 2 32238 12855
_I0/chip/vga_controller/mem_addr_demux/U58 na210 0
Y 2 32318 12082
/ 0
B 2 32278 12082
/ 0
A 2 32238 12082
/ 0
vdd 2 32238 12361
/ 0
vss 2 32238 11867
_I0/chip/vga_controller/mem_addr_demux/U42 na210 0
Y 2 32438 12640
/ 0
B 2 32398 12640
/ 0
A 2 32358 12640
/ 0
vdd 2 32358 12361
/ 0
vss 2 32358 12855
_I0/chip/vga_controller/mem_addr_demux/U43 na210 0
Y 2 32078 12082
/ 0
B 2 32038 12082
/ 0
A 2 31998 12082
/ 0
vdd 2 31998 12361
/ 0
vss 2 31998 11867
_I0/chip/vga_controller/mem_addr_demux/U41 na210 0
Y 2 32198 12082
/ 0
B 2 32158 12082
/ 0
A 2 32118 12082
/ 0
vdd 2 32118 12361
/ 0
vss 2 32118 11867
_I0/chip/vga_controller/mem_addr_demux/U57 na210 0
Y 2 31838 12082
/ 0
B 2 31798 12082
/ 0
A 2 31758 12082
/ 0
vdd 2 31758 12361
/ 0
vss 2 31758 11867
_I0/chip/vga_controller/mem_addr_demux/U59 na210 0
Y 2 31958 12082
/ 0
B 2 31918 12082
/ 0
A 2 31878 12082
/ 0
vdd 2 31878 12361
/ 0
vss 2 31878 11867
_I0/chip/game_controller/U348 ex210 0
vss 2 758 14831
/ 0
vdd 2 758 14337
/ 0
B 2 918 14616
/ 0
Y 2 878 14656
/ 0
A 2 758 14616
_I0/chip/game_controller/U347 ex210 0
vss 2 1118 15819
/ 0
vdd 2 1118 15325
/ 0
B 2 1278 15604
/ 0
Y 2 1238 15644
/ 0
A 2 1118 15604
_I0/chip/game_controller/U345 ex210 0
vss 2 1118 16807
/ 0
vdd 2 1118 16313
/ 0
B 2 1278 16592
/ 0
Y 2 1238 16632
/ 0
A 2 1118 16592
_I0/chip/game_controller/U346 ex210 0
vss 2 1398 12855
/ 0
vdd 2 1398 13349
/ 0
B 2 1558 13070
/ 0
Y 2 1518 13030
/ 0
A 2 1398 13070
_I0/chip/game_controller/calc_pm/U62 ex210 0
vss 2 1558 18783
/ 0
vdd 2 1558 19277
/ 0
B 2 1718 18998
/ 0
Y 2 1678 18958
/ 0
A 2 1558 18998
_I0/chip/game_controller/calc_pm/U64 ex210 0
vss 2 1558 19771
/ 0
vdd 2 1558 19277
/ 0
B 2 1718 19556
/ 0
Y 2 1678 19596
/ 0
A 2 1558 19556
_I0/chip/game_controller/calc_pm/U71 ex210 0
vss 2 1558 18783
/ 0
vdd 2 1558 18289
/ 0
B 2 1718 18568
/ 0
Y 2 1678 18608
/ 0
A 2 1558 18568
_I0/chip/game_controller/calc_pm/U78 ex210 0
vss 2 1838 18783
/ 0
vdd 2 1838 19277
/ 0
B 2 1998 18998
/ 0
Y 2 1958 18958
/ 0
A 2 1838 18998
_I0/chip/game_controller/calc_pm/U73 ex210 0
vss 2 1838 18783
/ 0
vdd 2 1838 18289
/ 0
B 2 1998 18568
/ 0
Y 2 1958 18608
/ 0
A 2 1838 18568
_I0/chip/game_controller/calc_pm/U80 ex210 0
vss 2 2118 18783
/ 0
vdd 2 2118 18289
/ 0
B 2 2278 18568
/ 0
Y 2 2238 18608
/ 0
A 2 2118 18568
_I0/chip/game_controller/calc_pm/U107 ex210 0
vss 2 2398 19771
/ 0
vdd 2 2398 19277
/ 0
B 2 2558 19556
/ 0
Y 2 2518 19596
/ 0
A 2 2398 19556
_I0/chip/game_controller/calc_pm/U104 ex210 0
vss 2 2678 19771
/ 0
vdd 2 2678 19277
/ 0
B 2 2838 19556
/ 0
Y 2 2798 19596
/ 0
A 2 2678 19556
_I0/chip/game_controller/calc_pm/U109 ex210 0
vss 2 2678 18783
/ 0
vdd 2 2678 18289
/ 0
B 2 2838 18568
/ 0
Y 2 2798 18608
/ 0
A 2 2678 18568
_I0/chip/game_controller/calc_pm/U86 ex210 0
vss 2 3238 18783
/ 0
vdd 2 3238 19277
/ 0
B 2 3398 18998
/ 0
Y 2 3358 18958
/ 0
A 2 3238 18998
_I0/chip/game_controller/calc_pm/U81 ex210 0
vss 2 3238 18783
/ 0
vdd 2 3238 18289
/ 0
B 2 3398 18568
/ 0
Y 2 3358 18608
/ 0
A 2 3238 18568
_I0/chip/game_controller/calc_pm/U111 ex210 0
vss 2 3798 18783
/ 0
vdd 2 3798 18289
/ 0
B 2 3958 18568
/ 0
Y 2 3918 18608
/ 0
A 2 3798 18568
_I0/chip/lookup_table/lbl_adder_x/U32 ex210 0
vss 2 12158 1987
/ 0
vdd 2 12158 2481
/ 0
B 2 12318 2202
/ 0
Y 2 12278 2162
/ 0
A 2 12158 2202
_I0/chip/lookup_table/lbl_adder_x/U31 ex210 0
vss 2 12158 2975
/ 0
vdd 2 12158 2481
/ 0
B 2 12318 2760
/ 0
Y 2 12278 2800
/ 0
A 2 12158 2760
_I0/chip/lookup_table/lbl_adder_x/U26 ex210 0
vss 2 12438 2975
/ 0
vdd 2 12438 2481
/ 0
B 2 12598 2760
/ 0
Y 2 12558 2800
/ 0
A 2 12438 2760
_I0/chip/lookup_table/lbl_adder_x/U22 ex210 0
vss 2 12718 2975
/ 0
vdd 2 12718 2481
/ 0
B 2 12878 2760
/ 0
Y 2 12838 2800
/ 0
A 2 12718 2760
_I0/chip/lookup_table/lbl_adder_x/U34 ex210 0
vss 2 12998 2975
/ 0
vdd 2 12998 2481
/ 0
B 2 13158 2760
/ 0
Y 2 13118 2800
/ 0
A 2 12998 2760
_I0/chip/lookup_table/lbl_adder_y/U46 ex210 0
vss 2 13998 1987
/ 0
vdd 2 13998 2481
/ 0
B 2 14158 2202
/ 0
Y 2 14118 2162
/ 0
A 2 13998 2202
_I0/chip/lookup_table/lbl_adder_y/U39 ex210 0
vss 2 14278 2975
/ 0
vdd 2 14278 2481
/ 0
B 2 14438 2760
/ 0
Y 2 14398 2800
/ 0
A 2 14278 2760
_I0/chip/lookup_table/lbl_adder_y/U40 ex210 0
vss 2 13998 1987
/ 0
vdd 2 13998 1493
/ 0
B 2 14158 1772
/ 0
Y 2 14118 1812
/ 0
A 2 13998 1772
_I0/chip/lookup_table/lbl_adder_y/U34 ex210 0
vss 2 14558 2975
/ 0
vdd 2 14558 2481
/ 0
B 2 14718 2760
/ 0
Y 2 14678 2800
/ 0
A 2 14558 2760
_I0/chip/lookup_table/lbl_adder_y/U38 ex210 0
vss 2 15398 1987
/ 0
vdd 2 15398 1493
/ 0
B 2 15558 1772
/ 0
Y 2 15518 1812
/ 0
A 2 15398 1772
_I0/chip/lookup_table/lbl_adder_y/U23 ex210 0
vss 2 15118 1987
/ 0
vdd 2 15118 2481
/ 0
B 2 15278 2202
/ 0
Y 2 15238 2162
/ 0
A 2 15118 2202
_I0/chip/lookup_table/lbl_adder_y/U24 ex210 0
vss 2 15118 2975
/ 0
vdd 2 15118 2481
/ 0
B 2 15278 2760
/ 0
Y 2 15238 2800
/ 0
A 2 15118 2760
_I0/chip/clear_shift/shift/adder_7_bit/U9 ex210 0
vss 2 5918 999
/ 0
vdd 2 5918 1493
/ 0
B 2 6078 1214
/ 0
Y 2 6038 1174
/ 0
A 2 5918 1214
_I0/chip/clear_shift/shift/adder_7_bit/U7 ex210 0
vss 2 5918 1987
/ 0
vdd 2 5918 1493
/ 0
B 2 6078 1772
/ 0
Y 2 6038 1812
/ 0
A 2 5918 1772
_I0/chip/clear_shift/counter_7_bit/U33 ex210 0
vss 2 7318 1987
/ 0
vdd 2 7318 1493
/ 0
B 2 7478 1772
/ 0
Y 2 7438 1812
/ 0
A 2 7318 1772
_I0/chip/clear_shift/counter_7_bit/U25 ex210 0
vss 2 8478 999
/ 0
vdd 2 8478 505
/ 0
B 2 8638 784
/ 0
Y 2 8598 824
/ 0
A 2 8478 784
_I0/chip/clear_shift/counter_7_bit/U36 ex210 0
vss 2 8118 1987
/ 0
vdd 2 8118 1493
/ 0
B 2 8278 1772
/ 0
Y 2 8238 1812
/ 0
A 2 8118 1772
_I0/chip/clear_shift/counter_7_bit/U26 ex210 0
vss 2 8158 999
/ 0
vdd 2 8158 505
/ 0
B 2 8318 784
/ 0
Y 2 8278 824
/ 0
A 2 8158 784
_I0/chip/clear_shift/counter_7_bit/U31 ex210 0
vss 2 9118 1987
/ 0
vdd 2 9118 1493
/ 0
B 2 9278 1772
/ 0
Y 2 9238 1812
/ 0
A 2 9118 1772
_I0/chip/clear_shift/counter_7_bit/U27 ex210 0
vss 2 8798 1987
/ 0
vdd 2 8798 1493
/ 0
B 2 8958 1772
/ 0
Y 2 8918 1812
/ 0
A 2 8798 1772
_I0/chip/clear_shift/counter_7_bit/U35 ex210 0
vss 2 9438 1987
/ 0
vdd 2 9438 1493
/ 0
B 2 9598 1772
/ 0
Y 2 9558 1812
/ 0
A 2 9438 1772
_I0/chip/switch_debounce/U74 ex210 0
vss 2 3078 5939
/ 0
vdd 2 3078 5445
/ 0
B 2 3238 5724
/ 0
Y 2 3198 5764
/ 0
A 2 3078 5724
_I0/chip/switch_debounce/U77 ex210 0
vss 2 3918 4951
/ 0
vdd 2 3918 5445
/ 0
B 2 4078 5166
/ 0
Y 2 4038 5126
/ 0
A 2 3918 5166
_I0/chip/switch_debounce/U79 ex210 0
vss 2 3398 6927
/ 0
vdd 2 3398 6433
/ 0
B 2 3558 6712
/ 0
Y 2 3518 6752
/ 0
A 2 3398 6712
_I0/chip/switch_debounce/U82 ex210 0
vss 2 3678 6927
/ 0
vdd 2 3678 7421
/ 0
B 2 3838 7142
/ 0
Y 2 3798 7102
/ 0
A 2 3678 7142
_I0/chip/switch_debounce/U84 ex210 0
vss 2 3678 7915
/ 0
vdd 2 3678 7421
/ 0
B 2 3838 7700
/ 0
Y 2 3798 7740
/ 0
A 2 3678 7700
_I0/chip/keep_score/L1/U48 ex210 0
vss 2 15518 11867
/ 0
vdd 2 15518 11373
/ 0
B 2 15678 11652
/ 0
Y 2 15638 11692
/ 0
A 2 15518 11652
_I0/chip/keep_score/L1/U28 ex210 0
vss 2 15038 11867
/ 0
vdd 2 15038 11373
/ 0
B 2 15198 11652
/ 0
Y 2 15158 11692
/ 0
A 2 15038 11652
_I0/chip/keep_score/L1/U33 ex210 0
vss 2 14438 10879
/ 0
vdd 2 14438 10385
/ 0
B 2 14598 10664
/ 0
Y 2 14558 10704
/ 0
A 2 14438 10664
_I0/chip/keep_score/L1/U30 ex210 0
vss 2 14718 10879
/ 0
vdd 2 14718 10385
/ 0
B 2 14878 10664
/ 0
Y 2 14838 10704
/ 0
A 2 14718 10664
_I0/chip/keep_score/L1/U37 ex210 0
vss 2 15318 10879
/ 0
vdd 2 15318 11373
/ 0
B 2 15478 11094
/ 0
Y 2 15438 11054
/ 0
A 2 15318 11094
_I0/chip/keep_score/L1/U39 ex210 0
vss 2 14078 10879
/ 0
vdd 2 14078 10385
/ 0
B 2 14238 10664
/ 0
Y 2 14198 10704
/ 0
A 2 14078 10664
_I0/chip/keep_score/L1/U45 ex210 0
vss 2 13638 11867
/ 0
vdd 2 13638 11373
/ 0
B 2 13798 11652
/ 0
Y 2 13758 11692
/ 0
A 2 13638 11652
_I0/chip/keep_score/L1/U43 ex210 0
vss 2 13638 10879
/ 0
vdd 2 13638 10385
/ 0
B 2 13798 10664
/ 0
Y 2 13758 10704
/ 0
A 2 13638 10664
_I0/chip/fall_timer/counter/U29 ex210 0
vss 2 14678 16807
/ 0
vdd 2 14678 16313
/ 0
B 2 14838 16592
/ 0
Y 2 14798 16632
/ 0
A 2 14678 16592
_I0/chip/fall_timer/counter/U25 ex210 0
vss 2 14398 16807
/ 0
vdd 2 14398 16313
/ 0
B 2 14558 16592
/ 0
Y 2 14518 16632
/ 0
A 2 14398 16592
_I0/chip/fall_timer/counter/U23 ex210 0
vss 2 13638 16807
/ 0
vdd 2 13638 17301
/ 0
B 2 13798 17022
/ 0
Y 2 13758 16982
/ 0
A 2 13638 17022
_I0/chip/fall_timer/counter/U28 ex210 0
vss 2 13638 16807
/ 0
vdd 2 13638 16313
/ 0
B 2 13798 16592
/ 0
Y 2 13758 16632
/ 0
A 2 13638 16592
_I0/chip/fall_timer/counter/U24 ex210 0
vss 2 13918 16807
/ 0
vdd 2 13918 16313
/ 0
B 2 14078 16592
/ 0
Y 2 14038 16632
/ 0
A 2 13918 16592
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U37 ex210 0
vss 2 27838 7915
/ 0
vdd 2 27838 8409
/ 0
B 2 27998 8130
/ 0
Y 2 27958 8090
/ 0
A 2 27838 8130
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U37 ex210 0
vss 2 31758 7915
/ 0
vdd 2 31758 8409
/ 0
B 2 31918 8130
/ 0
Y 2 31878 8090
/ 0
A 2 31758 8130
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U37 ex210 0
vss 2 35678 7915
/ 0
vdd 2 35678 8409
/ 0
B 2 35838 8130
/ 0
Y 2 35798 8090
/ 0
A 2 35678 8130
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U37 ex210 0
vss 2 23918 7915
/ 0
vdd 2 23918 8409
/ 0
B 2 24078 8130
/ 0
Y 2 24038 8090
/ 0
A 2 23918 8130
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U37 ex210 0
vss 2 19998 7915
/ 0
vdd 2 19998 8409
/ 0
B 2 20158 8130
/ 0
Y 2 20118 8090
/ 0
A 2 19998 8130
_I0/chip/next_piece_generator/U10 ex210 0
vss 2 8638 5939
/ 0
vdd 2 8638 6433
/ 0
B 2 8798 6154
/ 0
Y 2 8758 6114
/ 0
A 2 8638 6154
_I0/chip/next_piece_generator/U6 ex210 0
vss 2 7838 5939
/ 0
vdd 2 7838 6433
/ 0
B 2 7998 6154
/ 0
Y 2 7958 6114
/ 0
A 2 7838 6154
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U18 ex210 0
vss 2 30758 18783
/ 0
vdd 2 30758 19277
/ 0
B 2 30918 18998
/ 0
Y 2 30878 18958
/ 0
A 2 30758 18998
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U14 ex210 0
vss 2 31598 19771
/ 0
vdd 2 31598 19277
/ 0
B 2 31758 19556
/ 0
Y 2 31718 19596
/ 0
A 2 31598 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U17 ex210 0
vss 2 31958 19771
/ 0
vdd 2 31958 19277
/ 0
B 2 32118 19556
/ 0
Y 2 32078 19596
/ 0
A 2 31958 19556
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U24 ex210 0
vss 2 32758 18783
/ 0
vdd 2 32758 19277
/ 0
B 2 32918 18998
/ 0
Y 2 32878 18958
/ 0
A 2 32758 18998
_I0/chip/vga_controller/field_translation/U34 ex210 0
vss 2 32678 13843
/ 0
vdd 2 32678 14337
/ 0
B 2 32838 14058
/ 0
Y 2 32798 14018
/ 0
A 2 32678 14058
_I0/chip/vga_controller/counter/pos_y_counter/U40 ex210 0
vss 2 26958 17795
/ 0
vdd 2 26958 17301
/ 0
B 2 27118 17580
/ 0
Y 2 27078 17620
/ 0
A 2 26958 17580
_I0/chip/vga_controller/counter/pos_y_counter/U39 ex210 0
vss 2 26438 16807
/ 0
vdd 2 26438 17301
/ 0
B 2 26598 17022
/ 0
Y 2 26558 16982
/ 0
A 2 26438 17022
_I0/chip/vga_controller/counter/pos_y_counter/U45 ex210 0
vss 2 25358 16807
/ 0
vdd 2 25358 17301
/ 0
B 2 25518 17022
/ 0
Y 2 25478 16982
/ 0
A 2 25358 17022
_I0/chip/vga_controller/counter/pos_y_counter/U44 ex210 0
vss 2 24358 16807
/ 0
vdd 2 24358 17301
/ 0
B 2 24518 17022
/ 0
Y 2 24478 16982
/ 0
A 2 24358 17022
_I0/chip/vga_controller/counter/pos_y_counter/U55 ex210 0
vss 2 24638 17795
/ 0
vdd 2 24638 18289
/ 0
B 2 24798 18010
/ 0
Y 2 24758 17970
/ 0
A 2 24638 18010
_I0/chip/vga_controller/counter/pos_y_counter/U38 ex210 0
vss 2 25038 17795
/ 0
vdd 2 25038 18289
/ 0
B 2 25198 18010
/ 0
Y 2 25158 17970
/ 0
A 2 25038 18010
_I0/chip/vga_controller/counter/pos_y_counter/U54 ex210 0
vss 2 26038 19771
/ 0
vdd 2 26038 19277
/ 0
B 2 26198 19556
/ 0
Y 2 26158 19596
/ 0
A 2 26038 19556
_I0/chip/vga_controller/counter/pos_y_counter/U49 ex210 0
vss 2 24878 18783
/ 0
vdd 2 24878 19277
/ 0
B 2 25038 18998
/ 0
Y 2 24998 18958
/ 0
A 2 24878 18998
_I0/chip/vga_controller/counter/pos_y_counter/U56 ex210 0
vss 2 24358 18783
/ 0
vdd 2 24358 18289
/ 0
B 2 24518 18568
/ 0
Y 2 24478 18608
/ 0
A 2 24358 18568
_I0/chip/vga_controller/counter/pos_y_counter/U51 ex210 0
vss 2 24358 18783
/ 0
vdd 2 24358 19277
/ 0
B 2 24518 18998
/ 0
Y 2 24478 18958
/ 0
A 2 24358 18998
_I0/chip/vga_controller/counter/pos_x_counter/U42 ex210 0
vss 2 27478 19771
/ 0
vdd 2 27478 19277
/ 0
B 2 27638 19556
/ 0
Y 2 27598 19596
/ 0
A 2 27478 19556
_I0/chip/vga_controller/counter/pos_x_counter/U43 ex210 0
vss 2 27478 17795
/ 0
vdd 2 27478 18289
/ 0
B 2 27638 18010
/ 0
Y 2 27598 17970
/ 0
A 2 27478 18010
_I0/chip/vga_controller/counter/pos_x_counter/U34 ex210 0
vss 2 27998 19771
/ 0
vdd 2 27998 19277
/ 0
B 2 28158 19556
/ 0
Y 2 28118 19596
/ 0
A 2 27998 19556
_I0/chip/vga_controller/counter/pos_x_counter/U33 ex210 0
vss 2 28918 17795
/ 0
vdd 2 28918 18289
/ 0
B 2 29078 18010
/ 0
Y 2 29038 17970
/ 0
A 2 28918 18010
_I0/chip/vga_controller/counter/pos_x_counter/U32 ex210 0
vss 2 28838 19771
/ 0
vdd 2 28838 19277
/ 0
B 2 28998 19556
/ 0
Y 2 28958 19596
/ 0
A 2 28838 19556
_I0/chip/vga_controller/counter/pos_x_counter/U38 ex210 0
vss 2 28678 18783
/ 0
vdd 2 28678 19277
/ 0
B 2 28838 18998
/ 0
Y 2 28798 18958
/ 0
A 2 28678 18998
_I0/chip/vga_controller/counter/pos_x_counter/U40 ex210 0
vss 2 30238 19771
/ 0
vdd 2 30238 19277
/ 0
B 2 30398 19556
/ 0
Y 2 30358 19596
/ 0
A 2 30238 19556
_I0/chip/vga_controller/counter/pos_x_counter/U44 ex210 0
vss 2 30238 18783
/ 0
vdd 2 30238 19277
/ 0
B 2 30398 18998
/ 0
Y 2 30358 18958
/ 0
A 2 30238 18998
_I0/chip/vga_controller/score_translation/mem_addr_counter/U14 ex210 0
vss 2 25638 11867
/ 0
vdd 2 25638 12361
/ 0
B 2 25798 12082
/ 0
Y 2 25758 12042
/ 0
A 2 25638 12082
_I0/chip/vga_controller/score_translation/mem_addr_counter/U13 ex210 0
vss 2 25918 11867
/ 0
vdd 2 25918 12361
/ 0
B 2 26078 12082
/ 0
Y 2 26038 12042
/ 0
A 2 25918 12082
_I0/chip/vga_controller/score_translation/mem_addr_counter/U15 ex210 0
vss 2 25358 11867
/ 0
vdd 2 25358 12361
/ 0
B 2 25518 12082
/ 0
Y 2 25478 12042
/ 0
A 2 25358 12082
_I0/chip/vga_controller/score_check/U28 ex210 0
vss 2 25678 15819
/ 0
vdd 2 25678 15325
/ 0
B 2 25838 15604
/ 0
Y 2 25798 15644
/ 0
A 2 25678 15604
_I0/chip/vga_controller/sync/U22 ex210 0
vss 2 28198 15819
/ 0
vdd 2 28198 15325
/ 0
B 2 28358 15604
/ 0
Y 2 28318 15644
/ 0
A 2 28198 15604
_I0/chip/vga_controller/sync/U23 ex210 0
vss 2 28238 14831
/ 0
vdd 2 28238 15325
/ 0
B 2 28398 15046
/ 0
Y 2 28358 15006
/ 0
A 2 28238 15046
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U12 ex210 0
vss 2 36118 18783
/ 0
vdd 2 36118 19277
/ 0
B 2 36278 18998
/ 0
Y 2 36238 18958
/ 0
A 2 36118 18998
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/U11 ex210 0
vss 2 36118 19771
/ 0
vdd 2 36118 19277
/ 0
B 2 36278 19556
/ 0
Y 2 36238 19596
/ 0
A 2 36118 19556
_I0/chip/vga_controller/np_translation/U34 ex210 0
vss 2 36198 14831
/ 0
vdd 2 36198 14337
/ 0
B 2 36358 14616
/ 0
Y 2 36318 14656
/ 0
A 2 36198 14616
_I0/chip/game_controller/U360 no310 0
C 2 878 9644
/ 0
B 2 838 9676
/ 0
A 2 798 9644
/ 0
vss 2 798 9891
/ 0
vdd 2 798 9397
/ 0
Y 2 918 9644
_I0/chip/game_controller/U342 no310 0
C 2 2398 11126
/ 0
B 2 2358 11094
/ 0
A 2 2318 11126
/ 0
vss 2 2318 10879
/ 0
vdd 2 2318 11373
/ 0
Y 2 2438 11126
_I0/chip/game_controller/U355 no310 0
C 2 1958 15572
/ 0
B 2 1918 15604
/ 0
A 2 1878 15572
/ 0
vss 2 1878 15819
/ 0
vdd 2 1878 15325
/ 0
Y 2 1998 15572
_I0/chip/game_controller/U523 no310 0
C 2 3638 16066
/ 0
B 2 3598 16034
/ 0
A 2 3558 16066
/ 0
vss 2 3558 15819
/ 0
vdd 2 3558 16313
/ 0
Y 2 3678 16066
_I0/chip/game_controller/U479 no310 0
C 2 4038 16560
/ 0
B 2 3998 16592
/ 0
A 2 3958 16560
/ 0
vss 2 3958 16807
/ 0
vdd 2 3958 16313
/ 0
Y 2 4078 16560
_I0/chip/game_controller/U497 no310 0
C 2 3278 14584
/ 0
B 2 3238 14616
/ 0
A 2 3198 14584
/ 0
vss 2 3198 14831
/ 0
vdd 2 3198 14337
/ 0
Y 2 3318 14584
_I0/chip/game_controller/U537 no310 0
C 2 4758 18042
/ 0
B 2 4718 18010
/ 0
A 2 4678 18042
/ 0
vss 2 4678 17795
/ 0
vdd 2 4678 18289
/ 0
Y 2 4798 18042
_I0/chip/game_controller/U391 no310 0
C 2 5158 15572
/ 0
B 2 5118 15604
/ 0
A 2 5078 15572
/ 0
vss 2 5078 15819
/ 0
vdd 2 5078 15325
/ 0
Y 2 5198 15572
_I0/chip/game_controller/U433 no310 0
C 2 5198 12114
/ 0
B 2 5158 12082
/ 0
A 2 5118 12114
/ 0
vss 2 5118 11867
/ 0
vdd 2 5118 12361
/ 0
Y 2 5238 12114
_I0/chip/game_controller/U367 no310 0
C 2 5038 9644
/ 0
B 2 4998 9676
/ 0
A 2 4958 9644
/ 0
vss 2 4958 9891
/ 0
vdd 2 4958 9397
/ 0
Y 2 5078 9644
_I0/chip/game_controller/U390 no310 0
C 2 5958 13596
/ 0
B 2 5918 13628
/ 0
A 2 5878 13596
/ 0
vss 2 5878 13843
/ 0
vdd 2 5878 13349
/ 0
Y 2 5998 13596
_I0/chip/game_controller/U371 no310 0
C 2 6238 9150
/ 0
B 2 6198 9118
/ 0
A 2 6158 9150
/ 0
vss 2 6158 8903
/ 0
vdd 2 6158 9397
/ 0
Y 2 6278 9150
_I0/chip/game_controller/U331 no310 0
C 2 7558 11126
/ 0
B 2 7518 11094
/ 0
A 2 7478 11126
/ 0
vss 2 7478 10879
/ 0
vdd 2 7478 11373
/ 0
Y 2 7598 11126
_I0/chip/game_controller/U459 no310 0
C 2 7998 12608
/ 0
B 2 7958 12640
/ 0
A 2 7918 12608
/ 0
vss 2 7918 12855
/ 0
vdd 2 7918 12361
/ 0
Y 2 8038 12608
_I0/chip/game_controller/U502 no310 0
C 2 8758 16560
/ 0
B 2 8718 16592
/ 0
A 2 8678 16560
/ 0
vss 2 8678 16807
/ 0
vdd 2 8678 16313
/ 0
Y 2 8798 16560
_I0/chip/game_controller/U443 no310 0
C 2 8278 13596
/ 0
B 2 8238 13628
/ 0
A 2 8198 13596
/ 0
vss 2 8198 13843
/ 0
vdd 2 8198 13349
/ 0
Y 2 8318 13596
_I0/chip/game_controller/U332 no310 0
C 2 8998 17548
/ 0
B 2 8958 17580
/ 0
A 2 8918 17548
/ 0
vss 2 8918 17795
/ 0
vdd 2 8918 17301
/ 0
Y 2 9038 17548
_I0/chip/game_controller/U597 no310 0
C 2 9238 16560
/ 0
B 2 9198 16592
/ 0
A 2 9158 16560
/ 0
vss 2 9158 16807
/ 0
vdd 2 9158 16313
/ 0
Y 2 9278 16560
_I0/chip/game_controller/U562 no310 0
C 2 9878 17548
/ 0
B 2 9838 17580
/ 0
A 2 9798 17548
/ 0
vss 2 9798 17795
/ 0
vdd 2 9798 17301
/ 0
Y 2 9918 17548
_I0/chip/game_controller/U560 no310 0
C 2 9838 16066
/ 0
B 2 9798 16034
/ 0
A 2 9758 16066
/ 0
vss 2 9758 15819
/ 0
vdd 2 9758 16313
/ 0
Y 2 9878 16066
_I0/chip/game_controller/U511 no310 0
C 2 9838 16560
/ 0
B 2 9798 16592
/ 0
A 2 9758 16560
/ 0
vss 2 9758 16807
/ 0
vdd 2 9758 16313
/ 0
Y 2 9878 16560
_I0/chip/game_controller/U374 no310 0
C 2 9598 10632
/ 0
B 2 9558 10664
/ 0
A 2 9518 10632
/ 0
vss 2 9518 10879
/ 0
vdd 2 9518 10385
/ 0
Y 2 9638 10632
_I0/chip/game_controller/U582 no310 0
C 2 10558 16560
/ 0
B 2 10518 16592
/ 0
A 2 10478 16560
/ 0
vss 2 10478 16807
/ 0
vdd 2 10478 16313
/ 0
Y 2 10598 16560
_I0/chip/game_controller/U340 no310 0
C 2 10278 12608
/ 0
B 2 10238 12640
/ 0
A 2 10198 12608
/ 0
vss 2 10198 12855
/ 0
vdd 2 10198 12361
/ 0
Y 2 10318 12608
_I0/chip/game_controller/U321 no310 0
C 2 10558 10138
/ 0
B 2 10518 10106
/ 0
A 2 10478 10138
/ 0
vss 2 10478 9891
/ 0
vdd 2 10478 10385
/ 0
Y 2 10598 10138
_I0/chip/game_controller/U328 no310 0
C 2 11038 16560
/ 0
B 2 10998 16592
/ 0
A 2 10958 16560
/ 0
vss 2 10958 16807
/ 0
vdd 2 10958 16313
/ 0
Y 2 11078 16560
_I0/chip/game_controller/U337 no310 0
C 2 11118 11620
/ 0
B 2 11078 11652
/ 0
A 2 11038 11620
/ 0
vss 2 11038 11867
/ 0
vdd 2 11038 11373
/ 0
Y 2 11158 11620
_I0/chip/game_controller/U516 no310 0
C 2 11118 9644
/ 0
B 2 11078 9676
/ 0
A 2 11038 9644
/ 0
vss 2 11038 9891
/ 0
vdd 2 11038 9397
/ 0
Y 2 11158 9644
_I0/chip/game_controller/U396 no310 0
C 2 12278 11620
/ 0
B 2 12238 11652
/ 0
A 2 12198 11620
/ 0
vss 2 12198 11867
/ 0
vdd 2 12198 11373
/ 0
Y 2 12318 11620
_I0/chip/game_controller/move_pm/U118 no310 0
C 2 7238 19524
/ 0
B 2 7198 19556
/ 0
A 2 7158 19524
/ 0
vss 2 7158 19771
/ 0
vdd 2 7158 19277
/ 0
Y 2 7278 19524
_I0/chip/game_controller/move_pm/U83 no310 0
C 2 6758 18042
/ 0
B 2 6718 18010
/ 0
A 2 6678 18042
/ 0
vss 2 6678 17795
/ 0
vdd 2 6678 18289
/ 0
Y 2 6798 18042
_I0/chip/game_controller/move_pm/U121 no310 0
C 2 6998 19030
/ 0
B 2 6958 18998
/ 0
A 2 6918 19030
/ 0
vss 2 6918 18783
/ 0
vdd 2 6918 19277
/ 0
Y 2 7038 19030
_I0/chip/game_controller/move_pm/U132 no310 0
C 2 6398 19524
/ 0
B 2 6358 19556
/ 0
A 2 6318 19524
/ 0
vss 2 6318 19771
/ 0
vdd 2 6318 19277
/ 0
Y 2 6438 19524
_I0/chip/game_controller/move_pm/U127 no310 0
C 2 6558 19524
/ 0
B 2 6518 19556
/ 0
A 2 6478 19524
/ 0
vss 2 6478 19771
/ 0
vdd 2 6478 19277
/ 0
Y 2 6598 19524
_I0/chip/game_controller/move_pm/U124 no310 0
C 2 6118 19030
/ 0
B 2 6078 18998
/ 0
A 2 6038 19030
/ 0
vss 2 6038 18783
/ 0
vdd 2 6038 19277
/ 0
Y 2 6158 19030
_I0/chip/game_controller/move_pm/U106 no310 0
C 2 5678 18536
/ 0
B 2 5638 18568
/ 0
A 2 5598 18536
/ 0
vss 2 5598 18783
/ 0
vdd 2 5598 18289
/ 0
Y 2 5718 18536
_I0/chip/lookup_table/U78 no310 0
C 2 15518 258
/ 0
B 2 15478 226
/ 0
A 2 15438 258
/ 0
vss 2 15438 11
/ 0
vdd 2 15438 505
/ 0
Y 2 15558 258
_I0/chip/lookup_table/U142 no310 0
C 2 15518 752
/ 0
B 2 15478 784
/ 0
A 2 15438 752
/ 0
vss 2 15438 999
/ 0
vdd 2 15438 505
/ 0
Y 2 15558 752
_I0/chip/lookup_table/U86 no310 0
C 2 14238 258
/ 0
B 2 14198 226
/ 0
A 2 14158 258
/ 0
vss 2 14158 11
/ 0
vdd 2 14158 505
/ 0
Y 2 14278 258
_I0/chip/lookup_table/U83 no310 0
C 2 13518 2234
/ 0
B 2 13478 2202
/ 0
A 2 13438 2234
/ 0
vss 2 13438 1987
/ 0
vdd 2 13438 2481
/ 0
Y 2 13558 2234
_I0/chip/lookup_table/lbl_adder_x/U23 no310 0
C 2 12798 2234
/ 0
B 2 12758 2202
/ 0
A 2 12718 2234
/ 0
vss 2 12718 1987
/ 0
vdd 2 12718 2481
/ 0
Y 2 12838 2234
_I0/chip/lookup_table/lbl_adder_y/U31 no310 0
C 2 14918 2234
/ 0
B 2 14878 2202
/ 0
A 2 14838 2234
/ 0
vss 2 14838 1987
/ 0
vdd 2 14838 2481
/ 0
Y 2 14958 2234
_I0/chip/lookup_table/lbl_adder_y/U22 no310 0
C 2 14918 2728
/ 0
B 2 14878 2760
/ 0
A 2 14838 2728
/ 0
vss 2 14838 2975
/ 0
vdd 2 14838 2481
/ 0
Y 2 14958 2728
_I0/chip/draw_erase_piece/U53 no310 0
C 2 13038 4704
/ 0
B 2 12998 4736
/ 0
A 2 12958 4704
/ 0
vss 2 12958 4951
/ 0
vdd 2 12958 4457
/ 0
Y 2 13078 4704
_I0/chip/clear_shift/shift/counter_7_bit/U76 no310 0
C 2 2718 1740
/ 0
B 2 2678 1772
/ 0
A 2 2638 1740
/ 0
vss 2 2638 1987
/ 0
vdd 2 2638 1493
/ 0
Y 2 2758 1740
_I0/chip/clear_shift/shift/counter_7_bit/U78 no310 0
C 2 1518 2234
/ 0
B 2 1478 2202
/ 0
A 2 1438 2234
/ 0
vss 2 1438 1987
/ 0
vdd 2 1438 2481
/ 0
Y 2 1558 2234
_I0/chip/clear_shift/shift/comb/U66 no310 0
C 2 3558 3716
/ 0
B 2 3518 3748
/ 0
A 2 3478 3716
/ 0
vss 2 3478 3963
/ 0
vdd 2 3478 3469
/ 0
Y 2 3598 3716
_I0/chip/clear_shift/shift/comb/U43 no310 0
C 2 4198 3222
/ 0
B 2 4158 3190
/ 0
A 2 4118 3222
/ 0
vss 2 4118 2975
/ 0
vdd 2 4118 3469
/ 0
Y 2 4238 3222
_I0/chip/clear_shift/shift/comb/U58 no310 0
C 2 4198 3716
/ 0
B 2 4158 3748
/ 0
A 2 4118 3716
/ 0
vss 2 4118 3963
/ 0
vdd 2 4118 3469
/ 0
Y 2 4238 3716
_I0/chip/clear_shift/shift/comb/U41 no310 0
C 2 4438 3716
/ 0
B 2 4398 3748
/ 0
A 2 4358 3716
/ 0
vss 2 4358 3963
/ 0
vdd 2 4358 3469
/ 0
Y 2 4478 3716
_I0/chip/clear_shift/comb/U79 no310 0
C 2 7758 2234
/ 0
B 2 7718 2202
/ 0
A 2 7678 2234
/ 0
vss 2 7678 1987
/ 0
vdd 2 7678 2481
/ 0
Y 2 7798 2234
_I0/chip/clear_shift/comb/U78 no310 0
C 2 8158 2234
/ 0
B 2 8118 2202
/ 0
A 2 8078 2234
/ 0
vss 2 8078 1987
/ 0
vdd 2 8078 2481
/ 0
Y 2 8198 2234
_I0/chip/clear_shift/comb/U99 no310 0
C 2 8838 2728
/ 0
B 2 8798 2760
/ 0
A 2 8758 2728
/ 0
vss 2 8758 2975
/ 0
vdd 2 8758 2481
/ 0
Y 2 8878 2728
_I0/chip/clear_shift/comb/U101 no310 0
C 2 8838 2234
/ 0
B 2 8798 2202
/ 0
A 2 8758 2234
/ 0
vss 2 8758 1987
/ 0
vdd 2 8758 2481
/ 0
Y 2 8878 2234
_I0/chip/clear_shift/comb/U90 no310 0
C 2 9078 2728
/ 0
B 2 9038 2760
/ 0
A 2 8998 2728
/ 0
vss 2 8998 2975
/ 0
vdd 2 8998 2481
/ 0
Y 2 9118 2728
_I0/chip/clear_shift/comb/U103 no310 0
C 2 9518 2234
/ 0
B 2 9478 2202
/ 0
A 2 9438 2234
/ 0
vss 2 9438 1987
/ 0
vdd 2 9438 2481
/ 0
Y 2 9558 2234
_I0/chip/clear_shift/comb/U96 no310 0
C 2 9518 3222
/ 0
B 2 9478 3190
/ 0
A 2 9438 3222
/ 0
vss 2 9438 2975
/ 0
vdd 2 9438 3469
/ 0
Y 2 9558 3222
_I0/chip/switch_debounce/U52 no310 0
C 2 998 7174
/ 0
B 2 958 7142
/ 0
A 2 918 7174
/ 0
vss 2 918 6927
/ 0
vdd 2 918 7421
/ 0
Y 2 1038 7174
_I0/chip/switch_debounce/U55 no310 0
C 2 2998 7668
/ 0
B 2 2958 7700
/ 0
A 2 2918 7668
/ 0
vss 2 2918 7915
/ 0
vdd 2 2918 7421
/ 0
Y 2 3038 7668
_I0/chip/switch_debounce/U58 no310 0
C 2 2998 7174
/ 0
B 2 2958 7142
/ 0
A 2 2918 7174
/ 0
vss 2 2918 6927
/ 0
vdd 2 2918 7421
/ 0
Y 2 3038 7174
_I0/chip/switch_debounce/U87 no310 0
C 2 3998 5692
/ 0
B 2 3958 5724
/ 0
A 2 3918 5692
/ 0
vss 2 3918 5939
/ 0
vdd 2 3918 5445
/ 0
Y 2 4038 5692
_I0/chip/video_ram_fix/U6 no310 0
C 2 18398 9644
/ 0
B 2 18358 9676
/ 0
A 2 18318 9644
/ 0
vss 2 18318 9891
/ 0
vdd 2 18318 9397
/ 0
Y 2 18438 9644
_I0/chip/fall_timer/U60 no310 0
C 2 14518 18042
/ 0
B 2 14478 18010
/ 0
A 2 14438 18042
/ 0
vss 2 14438 17795
/ 0
vdd 2 14438 18289
/ 0
Y 2 14558 18042
_I0/chip/fall_timer/U62 no310 0
C 2 14158 18536
/ 0
B 2 14118 18568
/ 0
A 2 14078 18536
/ 0
vss 2 14078 18783
/ 0
vdd 2 14078 18289
/ 0
Y 2 14198 18536
_I0/chip/fall_timer/U65 no310 0
C 2 14078 18042
/ 0
B 2 14038 18010
/ 0
A 2 13998 18042
/ 0
vss 2 13998 17795
/ 0
vdd 2 13998 18289
/ 0
Y 2 14118 18042
_I0/chip/fall_timer/U52 no310 0
C 2 14198 19030
/ 0
B 2 14158 18998
/ 0
A 2 14118 19030
/ 0
vss 2 14118 18783
/ 0
vdd 2 14118 19277
/ 0
Y 2 14238 19030
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U23 no310 0
C 2 29078 8162
/ 0
B 2 29038 8130
/ 0
A 2 28998 8162
/ 0
vss 2 28998 7915
/ 0
vdd 2 28998 8409
/ 0
Y 2 29118 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U23 no310 0
C 2 32998 8162
/ 0
B 2 32958 8130
/ 0
A 2 32918 8162
/ 0
vss 2 32918 7915
/ 0
vdd 2 32918 8409
/ 0
Y 2 33038 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U23 no310 0
C 2 36918 8162
/ 0
B 2 36878 8130
/ 0
A 2 36838 8162
/ 0
vss 2 36838 7915
/ 0
vdd 2 36838 8409
/ 0
Y 2 36958 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U23 no310 0
C 2 25158 8162
/ 0
B 2 25118 8130
/ 0
A 2 25078 8162
/ 0
vss 2 25078 7915
/ 0
vdd 2 25078 8409
/ 0
Y 2 25198 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U23 no310 0
C 2 21238 8162
/ 0
B 2 21198 8130
/ 0
A 2 21158 8162
/ 0
vss 2 21158 7915
/ 0
vdd 2 21158 8409
/ 0
Y 2 21278 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U23 no310 0
C 2 29078 9150
/ 0
B 2 29038 9118
/ 0
A 2 28998 9150
/ 0
vss 2 28998 8903
/ 0
vdd 2 28998 9397
/ 0
Y 2 29118 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U23 no310 0
C 2 32998 9150
/ 0
B 2 32958 9118
/ 0
A 2 32918 9150
/ 0
vss 2 32918 8903
/ 0
vdd 2 32918 9397
/ 0
Y 2 33038 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U23 no310 0
C 2 36918 9150
/ 0
B 2 36878 9118
/ 0
A 2 36838 9150
/ 0
vss 2 36838 8903
/ 0
vdd 2 36838 9397
/ 0
Y 2 36958 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U23 no310 0
C 2 25158 9150
/ 0
B 2 25118 9118
/ 0
A 2 25078 9150
/ 0
vss 2 25078 8903
/ 0
vdd 2 25078 9397
/ 0
Y 2 25198 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U23 no310 0
C 2 21238 9150
/ 0
B 2 21198 9118
/ 0
A 2 21158 9150
/ 0
vss 2 21158 8903
/ 0
vdd 2 21158 9397
/ 0
Y 2 21278 9150
_I0/chip/video_ram/tower_mod_3/dec8_re_1/U22 no310 0
C 2 28918 8162
/ 0
B 2 28878 8130
/ 0
A 2 28838 8162
/ 0
vss 2 28838 7915
/ 0
vdd 2 28838 8409
/ 0
Y 2 28958 8162
_I0/chip/video_ram/tower_mod_4/dec8_re_1/U22 no310 0
C 2 32838 8162
/ 0
B 2 32798 8130
/ 0
A 2 32758 8162
/ 0
vss 2 32758 7915
/ 0
vdd 2 32758 8409
/ 0
Y 2 32878 8162
_I0/chip/video_ram/tower_mod_1/dec8_re_1/U22 no310 0
C 2 36758 8162
/ 0
B 2 36718 8130
/ 0
A 2 36678 8162
/ 0
vss 2 36678 7915
/ 0
vdd 2 36678 8409
/ 0
Y 2 36798 8162
_I0/chip/video_ram/tower_mod_2/dec8_re_1/U22 no310 0
C 2 24998 8162
/ 0
B 2 24958 8130
/ 0
A 2 24918 8162
/ 0
vss 2 24918 7915
/ 0
vdd 2 24918 8409
/ 0
Y 2 25038 8162
_I0/chip/video_ram/tower_mod_0/dec8_re_1/U22 no310 0
C 2 21078 8162
/ 0
B 2 21038 8130
/ 0
A 2 20998 8162
/ 0
vss 2 20998 7915
/ 0
vdd 2 20998 8409
/ 0
Y 2 21118 8162
_I0/chip/video_ram/tower_mod_3/dec8_re_2/U22 no310 0
C 2 28918 9150
/ 0
B 2 28878 9118
/ 0
A 2 28838 9150
/ 0
vss 2 28838 8903
/ 0
vdd 2 28838 9397
/ 0
Y 2 28958 9150
_I0/chip/video_ram/tower_mod_4/dec8_re_2/U22 no310 0
C 2 32838 9150
/ 0
B 2 32798 9118
/ 0
A 2 32758 9150
/ 0
vss 2 32758 8903
/ 0
vdd 2 32758 9397
/ 0
Y 2 32878 9150
_I0/chip/video_ram/tower_mod_1/dec8_re_2/U22 no310 0
C 2 36758 9150
/ 0
B 2 36718 9118
/ 0
A 2 36678 9150
/ 0
vss 2 36678 8903
/ 0
vdd 2 36678 9397
/ 0
Y 2 36798 9150
_I0/chip/video_ram/tower_mod_2/dec8_re_2/U22 no310 0
C 2 24998 9150
/ 0
B 2 24958 9118
/ 0
A 2 24918 9150
/ 0
vss 2 24918 8903
/ 0
vdd 2 24918 9397
/ 0
Y 2 25038 9150
_I0/chip/video_ram/tower_mod_0/dec8_re_2/U22 no310 0
C 2 21078 9150
/ 0
B 2 21038 9118
/ 0
A 2 20998 9150
/ 0
vss 2 20998 8903
/ 0
vdd 2 20998 9397
/ 0
Y 2 21118 9150
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U31 no310 0
C 2 27598 8162
/ 0
B 2 27558 8130
/ 0
A 2 27518 8162
/ 0
vss 2 27518 7915
/ 0
vdd 2 27518 8409
/ 0
Y 2 27638 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U31 no310 0
C 2 31518 8162
/ 0
B 2 31478 8130
/ 0
A 2 31438 8162
/ 0
vss 2 31438 7915
/ 0
vdd 2 31438 8409
/ 0
Y 2 31558 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U31 no310 0
C 2 35438 8162
/ 0
B 2 35398 8130
/ 0
A 2 35358 8162
/ 0
vss 2 35358 7915
/ 0
vdd 2 35358 8409
/ 0
Y 2 35478 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U31 no310 0
C 2 23678 8162
/ 0
B 2 23638 8130
/ 0
A 2 23598 8162
/ 0
vss 2 23598 7915
/ 0
vdd 2 23598 8409
/ 0
Y 2 23718 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U31 no310 0
C 2 19758 8162
/ 0
B 2 19718 8130
/ 0
A 2 19678 8162
/ 0
vss 2 19678 7915
/ 0
vdd 2 19678 8409
/ 0
Y 2 19798 8162
_I0/chip/video_ram/demux5_we/U15 no310 0
C 2 31358 10138
/ 0
B 2 31318 10106
/ 0
A 2 31278 10138
/ 0
vss 2 31278 9891
/ 0
vdd 2 31278 10385
/ 0
Y 2 31398 10138
_I0/chip/video_ram/demux5_we/U19 no310 0
C 2 30998 10138
/ 0
B 2 30958 10106
/ 0
A 2 30918 10138
/ 0
vss 2 30918 9891
/ 0
vdd 2 30918 10385
/ 0
Y 2 31038 10138
_I0/chip/video_ram/demux5_we/U17 no310 0
C 2 31758 10138
/ 0
B 2 31718 10106
/ 0
A 2 31678 10138
/ 0
vss 2 31678 9891
/ 0
vdd 2 31678 10385
/ 0
Y 2 31798 10138
_I0/chip/video_ram/demux5_we/U14 no310 0
C 2 31598 10138
/ 0
B 2 31558 10106
/ 0
A 2 31518 10138
/ 0
vss 2 31518 9891
/ 0
vdd 2 31518 10385
/ 0
Y 2 31638 10138
_I0/chip/output_score/U82 no310 0
C 2 16158 13596
/ 0
B 2 16118 13628
/ 0
A 2 16078 13596
/ 0
vss 2 16078 13843
/ 0
vdd 2 16078 13349
/ 0
Y 2 16198 13596
_I0/chip/check_piece_mask/U88 no310 0
C 2 16518 4704
/ 0
B 2 16478 4736
/ 0
A 2 16438 4704
/ 0
vss 2 16438 4951
/ 0
vdd 2 16438 4457
/ 0
Y 2 16558 4704
_I0/chip/check_piece_mask/U113 no310 0
C 2 17318 5198
/ 0
B 2 17278 5166
/ 0
A 2 17238 5198
/ 0
vss 2 17238 4951
/ 0
vdd 2 17238 5445
/ 0
Y 2 17358 5198
_I0/chip/check_piece_mask/U69 no310 0
C 2 18118 6186
/ 0
B 2 18078 6154
/ 0
A 2 18038 6186
/ 0
vss 2 18038 5939
/ 0
vdd 2 18038 6433
/ 0
Y 2 18158 6186
_I0/chip/vga_controller/field_translation_reset/U36 no310 0
C 2 33798 19030
/ 0
B 2 33758 18998
/ 0
A 2 33718 19030
/ 0
vss 2 33718 18783
/ 0
vdd 2 33718 19277
/ 0
Y 2 33838 19030
_I0/chip/vga_controller/field_translation_reset/U48 no310 0
C 2 33598 18042
/ 0
B 2 33558 18010
/ 0
A 2 33518 18042
/ 0
vss 2 33518 17795
/ 0
vdd 2 33518 18289
/ 0
Y 2 33638 18042
_I0/chip/vga_controller/field_translation/U26 no310 0
C 2 32398 14584
/ 0
B 2 32358 14616
/ 0
A 2 32318 14584
/ 0
vss 2 32318 14831
/ 0
vdd 2 32318 14337
/ 0
Y 2 32438 14584
_I0/chip/vga_controller/field_translation/mem_addr_counter/U90 no310 0
C 2 34358 16560
/ 0
B 2 34318 16592
/ 0
A 2 34278 16560
/ 0
vss 2 34278 16807
/ 0
vdd 2 34278 16313
/ 0
Y 2 34398 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U90 no310 0
C 2 38398 16560
/ 0
B 2 38358 16592
/ 0
A 2 38318 16560
/ 0
vss 2 38318 16807
/ 0
vdd 2 38318 16313
/ 0
Y 2 38438 16560
_I0/chip/vga_controller/counter/pos_y_counter/U59 no310 0
C 2 26518 19030
/ 0
B 2 26478 18998
/ 0
A 2 26438 19030
/ 0
vss 2 26438 18783
/ 0
vdd 2 26438 19277
/ 0
Y 2 26558 19030
_I0/chip/vga_controller/counter/resets/U28 no310 0
C 2 29838 16560
/ 0
B 2 29798 16592
/ 0
A 2 29758 16560
/ 0
vss 2 29758 16807
/ 0
vdd 2 29758 16313
/ 0
Y 2 29878 16560
_I0/chip/vga_controller/field_check/U31 no310 0
C 2 30518 15078
/ 0
B 2 30478 15046
/ 0
A 2 30438 15078
/ 0
vss 2 30438 14831
/ 0
vdd 2 30438 15325
/ 0
Y 2 30558 15078
_I0/chip/vga_controller/field_check/U27 no310 0
C 2 30918 15078
/ 0
B 2 30878 15046
/ 0
A 2 30838 15078
/ 0
vss 2 30838 14831
/ 0
vdd 2 30838 15325
/ 0
Y 2 30958 15078
_I0/chip/vga_controller/field_check/U22 no310 0
C 2 31038 15572
/ 0
B 2 30998 15604
/ 0
A 2 30958 15572
/ 0
vss 2 30958 15819
/ 0
vdd 2 30958 15325
/ 0
Y 2 31078 15572
_I0/chip/vga_controller/score_translation/U47 no310 0
C 2 28198 12608
/ 0
B 2 28158 12640
/ 0
A 2 28118 12608
/ 0
vss 2 28118 12855
/ 0
vdd 2 28118 12361
/ 0
Y 2 28238 12608
_I0/chip/vga_controller/read_and_output/U8 no310 0
C 2 38518 12114
/ 0
B 2 38478 12082
/ 0
A 2 38438 12114
/ 0
vss 2 38438 11867
/ 0
vdd 2 38438 12361
/ 0
Y 2 38558 12114
_I0/chip/vga_controller/triggers/U42 no310 0
C 2 30118 12114
/ 0
B 2 30078 12082
/ 0
A 2 30038 12114
/ 0
vss 2 30038 11867
/ 0
vdd 2 30038 12361
/ 0
Y 2 30158 12114
_I0/chip/vga_controller/triggers/U41 no310 0
C 2 30038 12608
/ 0
B 2 29998 12640
/ 0
A 2 29958 12608
/ 0
vss 2 29958 12855
/ 0
vdd 2 29958 12361
/ 0
Y 2 30078 12608
_I0/chip/vga_controller/triggers/U27 no310 0
C 2 30318 12608
/ 0
B 2 30278 12640
/ 0
A 2 30238 12608
/ 0
vss 2 30238 12855
/ 0
vdd 2 30238 12361
/ 0
Y 2 30358 12608
_I0/chip/vga_controller/triggers/U34 no310 0
C 2 30798 12114
/ 0
B 2 30758 12082
/ 0
A 2 30718 12114
/ 0
vss 2 30718 11867
/ 0
vdd 2 30718 12361
/ 0
Y 2 30838 12114
_I0/chip/vga_controller/triggers/U44 no310 0
C 2 30758 12608
/ 0
B 2 30718 12640
/ 0
A 2 30678 12608
/ 0
vss 2 30678 12855
/ 0
vdd 2 30678 12361
/ 0
Y 2 30798 12608
_I0/chip/vga_controller/triggers/U31 no310 0
C 2 31118 12608
/ 0
B 2 31078 12640
/ 0
A 2 31038 12608
/ 0
vss 2 31038 12855
/ 0
vdd 2 31038 12361
/ 0
Y 2 31158 12608
_I0/chip/vga_controller/triggers/U29 no310 0
C 2 31478 12608
/ 0
B 2 31438 12640
/ 0
A 2 31398 12608
/ 0
vss 2 31398 12855
/ 0
vdd 2 31398 12361
/ 0
Y 2 31518 12608
_I0/chip/vga_controller/np_check/U18 no310 0
C 2 29918 14090
/ 0
B 2 29878 14058
/ 0
A 2 29838 14090
/ 0
vss 2 29838 13843
/ 0
vdd 2 29838 14337
/ 0
Y 2 29958 14090
_I0/chip/vga_controller/np_check/U40 no310 0
C 2 29438 14090
/ 0
B 2 29398 14058
/ 0
A 2 29358 14090
/ 0
vss 2 29358 13843
/ 0
vdd 2 29358 14337
/ 0
Y 2 29478 14090
_I0/chip/vga_controller/np_check/U33 no310 0
C 2 29478 14584
/ 0
B 2 29438 14616
/ 0
A 2 29398 14584
/ 0
vss 2 29398 14831
/ 0
vdd 2 29398 14337
/ 0
Y 2 29518 14584
_I0/chip/vga_controller/score_check/U23 no310 0
C 2 26118 15078
/ 0
B 2 26078 15046
/ 0
A 2 26038 15078
/ 0
vss 2 26038 14831
/ 0
vdd 2 26038 15325
/ 0
Y 2 26158 15078
_I0/chip/vga_controller/score_check/U22 no310 0
C 2 26278 15078
/ 0
B 2 26238 15046
/ 0
A 2 26198 15078
/ 0
vss 2 26198 14831
/ 0
vdd 2 26198 15325
/ 0
Y 2 26318 15078
_I0/chip/vga_controller/score_check/U20 no310 0
C 2 25318 15572
/ 0
B 2 25278 15604
/ 0
A 2 25238 15572
/ 0
vss 2 25238 15819
/ 0
vdd 2 25238 15325
/ 0
Y 2 25358 15572
_I0/chip/vga_controller/sync/U14 no310 0
C 2 27038 15078
/ 0
B 2 26998 15046
/ 0
A 2 26958 15078
/ 0
vss 2 26958 14831
/ 0
vdd 2 26958 15325
/ 0
Y 2 27078 15078
_I0/chip/vga_controller/sync/U18 no310 0
C 2 26878 15572
/ 0
B 2 26838 15604
/ 0
A 2 26798 15572
/ 0
vss 2 26798 15819
/ 0
vdd 2 26798 15325
/ 0
Y 2 26918 15572
_I0/chip/vga_controller/np_translation_reset/U48 no310 0
C 2 38198 19524
/ 0
B 2 38158 19556
/ 0
A 2 38118 19524
/ 0
vss 2 38118 19771
/ 0
vdd 2 38118 19277
/ 0
Y 2 38238 19524
_I0/chip/vga_controller/np_translation_reset/U36 no310 0
C 2 38278 19030
/ 0
B 2 38238 18998
/ 0
A 2 38198 19030
/ 0
vss 2 38198 18783
/ 0
vdd 2 38198 19277
/ 0
Y 2 38318 19030
_I0/chip/vga_controller/np_translation/U26 no310 0
C 2 37558 14090
/ 0
B 2 37518 14058
/ 0
A 2 37478 14090
/ 0
vss 2 37478 13843
/ 0
vdd 2 37478 14337
/ 0
Y 2 37598 14090
_I0/chip/game_controller/U449 na310 0
vss 2 998 14831
/ 0
vdd 2 998 15325
/ 0
A 2 998 15046
/ 0
B 2 1038 15046
/ 0
C 2 1078 15046
/ 0
Y 2 1118 15078
_I0/chip/game_controller/U445 na310 0
vss 2 1078 13843
/ 0
vdd 2 1078 13349
/ 0
A 2 1078 13628
/ 0
B 2 1118 13628
/ 0
C 2 1158 13628
/ 0
Y 2 1198 13596
_I0/chip/game_controller/U482 na310 0
vss 2 1878 9891
/ 0
vdd 2 1878 9397
/ 0
A 2 1878 9676
/ 0
B 2 1918 9676
/ 0
C 2 1958 9676
/ 0
Y 2 1998 9644
_I0/chip/game_controller/U478 na310 0
vss 2 3438 14831
/ 0
vdd 2 3438 14337
/ 0
A 2 3438 14616
/ 0
B 2 3478 14616
/ 0
C 2 3518 14616
/ 0
Y 2 3558 14584
_I0/chip/game_controller/U548 na310 0
vss 2 3198 13843
/ 0
vdd 2 3198 14337
/ 0
A 2 3198 14058
/ 0
B 2 3238 14058
/ 0
C 2 3278 14058
/ 0
Y 2 3318 14090
_I0/chip/game_controller/U452 na310 0
vss 2 3438 12855
/ 0
vdd 2 3438 12361
/ 0
A 2 3438 12640
/ 0
B 2 3478 12640
/ 0
C 2 3518 12640
/ 0
Y 2 3558 12608
_I0/chip/game_controller/U538 na310 0
vss 2 4238 17795
/ 0
vdd 2 4238 17301
/ 0
A 2 4238 17580
/ 0
B 2 4278 17580
/ 0
C 2 4318 17580
/ 0
Y 2 4358 17548
_I0/chip/game_controller/U460 na310 0
vss 2 3758 10879
/ 0
vdd 2 3758 10385
/ 0
A 2 3758 10664
/ 0
B 2 3798 10664
/ 0
C 2 3838 10664
/ 0
Y 2 3878 10632
_I0/chip/game_controller/U490 na310 0
vss 2 4198 9891
/ 0
vdd 2 4198 9397
/ 0
A 2 4198 9676
/ 0
B 2 4238 9676
/ 0
C 2 4278 9676
/ 0
Y 2 4318 9644
_I0/chip/game_controller/U381 na310 0
vss 2 4718 17795
/ 0
vdd 2 4718 17301
/ 0
A 2 4718 17580
/ 0
B 2 4758 17580
/ 0
C 2 4798 17580
/ 0
Y 2 4838 17548
_I0/chip/game_controller/U541 na310 0
vss 2 4638 15819
/ 0
vdd 2 4638 15325
/ 0
A 2 4638 15604
/ 0
B 2 4678 15604
/ 0
C 2 4718 15604
/ 0
Y 2 4758 15572
_I0/chip/game_controller/U330 na310 0
vss 2 4838 11867
/ 0
vdd 2 4838 11373
/ 0
A 2 4838 11652
/ 0
B 2 4878 11652
/ 0
C 2 4918 11652
/ 0
Y 2 4958 11620
_I0/chip/game_controller/U359 na310 0
vss 2 4638 9891
/ 0
vdd 2 4638 9397
/ 0
A 2 4638 9676
/ 0
B 2 4678 9676
/ 0
C 2 4718 9676
/ 0
Y 2 4758 9644
_I0/chip/game_controller/U536 na310 0
vss 2 5238 15819
/ 0
vdd 2 5238 16313
/ 0
A 2 5238 16034
/ 0
B 2 5278 16034
/ 0
C 2 5318 16034
/ 0
Y 2 5358 16066
_I0/chip/game_controller/U357 na310 0
vss 2 5238 13843
/ 0
vdd 2 5238 13349
/ 0
A 2 5238 13628
/ 0
B 2 5278 13628
/ 0
C 2 5318 13628
/ 0
Y 2 5358 13596
_I0/chip/game_controller/U464 na310 0
vss 2 5598 9891
/ 0
vdd 2 5598 9397
/ 0
A 2 5598 9676
/ 0
B 2 5638 9676
/ 0
C 2 5678 9676
/ 0
Y 2 5718 9644
_I0/chip/game_controller/U565 na310 0
vss 2 6638 14831
/ 0
vdd 2 6638 15325
/ 0
A 2 6638 15046
/ 0
B 2 6678 15046
/ 0
C 2 6718 15046
/ 0
Y 2 6758 15078
_I0/chip/game_controller/U575 na310 0
vss 2 6278 13843
/ 0
vdd 2 6278 13349
/ 0
A 2 6278 13628
/ 0
B 2 6318 13628
/ 0
C 2 6358 13628
/ 0
Y 2 6398 13596
_I0/chip/game_controller/U525 na310 0
vss 2 6478 12855
/ 0
vdd 2 6478 13349
/ 0
A 2 6478 13070
/ 0
B 2 6518 13070
/ 0
C 2 6558 13070
/ 0
Y 2 6598 13102
_I0/chip/game_controller/U580 na310 0
vss 2 7278 13843
/ 0
vdd 2 7278 13349
/ 0
A 2 7278 13628
/ 0
B 2 7318 13628
/ 0
C 2 7358 13628
/ 0
Y 2 7398 13596
_I0/chip/game_controller/U594 na310 0
vss 2 7438 13843
/ 0
vdd 2 7438 14337
/ 0
A 2 7438 14058
/ 0
B 2 7478 14058
/ 0
C 2 7518 14058
/ 0
Y 2 7558 14090
_I0/chip/game_controller/U577 na310 0
vss 2 7278 14831
/ 0
vdd 2 7278 14337
/ 0
A 2 7278 14616
/ 0
B 2 7318 14616
/ 0
C 2 7358 14616
/ 0
Y 2 7398 14584
_I0/chip/game_controller/U375 na310 0
vss 2 7478 11867
/ 0
vdd 2 7478 11373
/ 0
A 2 7478 11652
/ 0
B 2 7518 11652
/ 0
C 2 7558 11652
/ 0
Y 2 7598 11620
_I0/chip/game_controller/U566 na310 0
vss 2 7598 14831
/ 0
vdd 2 7598 15325
/ 0
A 2 7598 15046
/ 0
B 2 7638 15046
/ 0
C 2 7678 15046
/ 0
Y 2 7718 15078
_I0/chip/game_controller/U476 na310 0
vss 2 7918 11867
/ 0
vdd 2 7918 12361
/ 0
A 2 7918 12082
/ 0
B 2 7958 12082
/ 0
C 2 7998 12082
/ 0
Y 2 8038 12114
_I0/chip/game_controller/U377 na310 0
vss 2 7878 10879
/ 0
vdd 2 7878 10385
/ 0
A 2 7878 10664
/ 0
B 2 7918 10664
/ 0
C 2 7958 10664
/ 0
Y 2 7998 10632
_I0/chip/game_controller/U598 na310 0
vss 2 8438 19771
/ 0
vdd 2 8438 19277
/ 0
A 2 8438 19556
/ 0
B 2 8478 19556
/ 0
C 2 8518 19556
/ 0
Y 2 8558 19524
_I0/chip/game_controller/U501 na310 0
vss 2 8518 14831
/ 0
vdd 2 8518 14337
/ 0
A 2 8518 14616
/ 0
B 2 8558 14616
/ 0
C 2 8598 14616
/ 0
Y 2 8638 14584
_I0/chip/game_controller/U418 na310 0
vss 2 8158 10879
/ 0
vdd 2 8158 11373
/ 0
A 2 8158 11094
/ 0
B 2 8198 11094
/ 0
C 2 8238 11094
/ 0
Y 2 8278 11126
_I0/chip/game_controller/U545 na310 0
vss 2 9198 15819
/ 0
vdd 2 9198 16313
/ 0
A 2 9198 16034
/ 0
B 2 9238 16034
/ 0
C 2 9278 16034
/ 0
Y 2 9318 16066
_I0/chip/game_controller/U468 na310 0
vss 2 8958 12855
/ 0
vdd 2 8958 12361
/ 0
A 2 8958 12640
/ 0
B 2 8998 12640
/ 0
C 2 9038 12640
/ 0
Y 2 9078 12608
_I0/chip/game_controller/U421 na310 0
vss 2 9078 11867
/ 0
vdd 2 9078 11373
/ 0
A 2 9078 11652
/ 0
B 2 9118 11652
/ 0
C 2 9158 11652
/ 0
Y 2 9198 11620
_I0/chip/game_controller/U373 na310 0
vss 2 9158 7915
/ 0
vdd 2 9158 8409
/ 0
A 2 9158 8130
/ 0
B 2 9198 8130
/ 0
C 2 9238 8130
/ 0
Y 2 9278 8162
_I0/chip/game_controller/U400 na310 0
vss 2 9598 15819
/ 0
vdd 2 9598 15325
/ 0
A 2 9598 15604
/ 0
B 2 9638 15604
/ 0
C 2 9678 15604
/ 0
Y 2 9718 15572
_I0/chip/game_controller/U349 na310 0
vss 2 10478 15819
/ 0
vdd 2 10478 16313
/ 0
A 2 10478 16034
/ 0
B 2 10518 16034
/ 0
C 2 10558 16034
/ 0
Y 2 10598 16066
_I0/chip/game_controller/U486 na310 0
vss 2 10318 15819
/ 0
vdd 2 10318 15325
/ 0
A 2 10318 15604
/ 0
B 2 10358 15604
/ 0
C 2 10398 15604
/ 0
Y 2 10438 15572
_I0/chip/game_controller/U320 na310 0
vss 2 11358 16807
/ 0
vdd 2 11358 17301
/ 0
A 2 11358 17022
/ 0
B 2 11398 17022
/ 0
C 2 11438 17022
/ 0
Y 2 11478 17054
_I0/chip/game_controller/U557 na310 0
vss 2 11838 11867
/ 0
vdd 2 11838 11373
/ 0
A 2 11838 11652
/ 0
B 2 11878 11652
/ 0
C 2 11918 11652
/ 0
Y 2 11958 11620
_I0/chip/game_controller/U336 na310 0
vss 2 12478 14831
/ 0
vdd 2 12478 14337
/ 0
A 2 12478 14616
/ 0
B 2 12518 14616
/ 0
C 2 12558 14616
/ 0
Y 2 12598 14584
_I0/chip/game_controller/U338 na310 0
vss 2 12038 9891
/ 0
vdd 2 12038 9397
/ 0
A 2 12038 9676
/ 0
B 2 12078 9676
/ 0
C 2 12118 9676
/ 0
Y 2 12158 9644
_I0/chip/game_controller/move_pm/U93 na310 0
vss 2 7758 17795
/ 0
vdd 2 7758 17301
/ 0
A 2 7758 17580
/ 0
B 2 7798 17580
/ 0
C 2 7838 17580
/ 0
Y 2 7878 17548
_I0/chip/game_controller/move_pm/U79 na310 0
vss 2 7758 16807
/ 0
vdd 2 7758 17301
/ 0
A 2 7758 17022
/ 0
B 2 7798 17022
/ 0
C 2 7838 17022
/ 0
Y 2 7878 17054
_I0/chip/game_controller/move_pm/U86 na310 0
vss 2 6678 17795
/ 0
vdd 2 6678 17301
/ 0
A 2 6678 17580
/ 0
B 2 6718 17580
/ 0
C 2 6758 17580
/ 0
Y 2 6798 17548
_I0/chip/game_controller/move_pm/U114 na310 0
vss 2 6678 18783
/ 0
vdd 2 6678 18289
/ 0
A 2 6678 18568
/ 0
B 2 6718 18568
/ 0
C 2 6758 18568
/ 0
Y 2 6798 18536
_I0/chip/game_controller/move_pm/U82 na310 0
vss 2 6318 17795
/ 0
vdd 2 6318 17301
/ 0
A 2 6318 17580
/ 0
B 2 6358 17580
/ 0
C 2 6398 17580
/ 0
Y 2 6438 17548
_I0/chip/game_controller/move_pm/U130 na310 0
vss 2 6318 18783
/ 0
vdd 2 6318 18289
/ 0
A 2 6318 18568
/ 0
B 2 6358 18568
/ 0
C 2 6398 18568
/ 0
Y 2 6438 18536
_I0/chip/game_controller/move_pm/U128 na310 0
vss 2 6318 17795
/ 0
vdd 2 6318 18289
/ 0
A 2 6318 18010
/ 0
B 2 6358 18010
/ 0
C 2 6398 18010
/ 0
Y 2 6438 18042
_I0/chip/game_controller/move_pm/U101 na310 0
vss 2 6438 18783
/ 0
vdd 2 6438 19277
/ 0
A 2 6438 18998
/ 0
B 2 6478 18998
/ 0
C 2 6518 18998
/ 0
Y 2 6558 19030
_I0/chip/game_controller/move_pm/U105 na310 0
vss 2 5878 17795
/ 0
vdd 2 5878 17301
/ 0
A 2 5878 17580
/ 0
B 2 5918 17580
/ 0
C 2 5958 17580
/ 0
Y 2 5998 17548
_I0/chip/game_controller/calc_pm/U93 na310 0
vss 2 2958 18783
/ 0
vdd 2 2958 18289
/ 0
A 2 2958 18568
/ 0
B 2 2998 18568
/ 0
C 2 3038 18568
/ 0
Y 2 3078 18536
_I0/chip/game_controller/calc_pm/U82 na310 0
vss 2 3518 18783
/ 0
vdd 2 3518 18289
/ 0
A 2 3518 18568
/ 0
B 2 3558 18568
/ 0
C 2 3598 18568
/ 0
Y 2 3638 18536
_I0/chip/lookup_table/U84 na310 0
vss 2 15558 999
/ 0
vdd 2 15558 1493
/ 0
A 2 15558 1214
/ 0
B 2 15598 1214
/ 0
C 2 15638 1214
/ 0
Y 2 15678 1246
_I0/chip/lookup_table/lbl_adder_x/U28 na310 0
vss 2 12998 1987
/ 0
vdd 2 12998 2481
/ 0
A 2 12998 2202
/ 0
B 2 13038 2202
/ 0
C 2 13078 2202
/ 0
Y 2 13118 2234
_I0/chip/lookup_table/lbl_adder_y/U36 na310 0
vss 2 14278 1987
/ 0
vdd 2 14278 2481
/ 0
A 2 14278 2202
/ 0
B 2 14318 2202
/ 0
C 2 14358 2202
/ 0
Y 2 14398 2234
_I0/chip/lookup_table/lbl_adder_y/U47 na310 0
vss 2 14558 1987
/ 0
vdd 2 14558 1493
/ 0
A 2 14558 1772
/ 0
B 2 14598 1772
/ 0
C 2 14638 1772
/ 0
Y 2 14678 1740
_I0/chip/draw_erase_piece/U64 na310 0
vss 2 12318 4951
/ 0
vdd 2 12318 4457
/ 0
A 2 12318 4736
/ 0
B 2 12358 4736
/ 0
C 2 12398 4736
/ 0
Y 2 12438 4704
_I0/chip/draw_erase_piece/U98 na310 0
vss 2 12638 3963
/ 0
vdd 2 12638 4457
/ 0
A 2 12638 4178
/ 0
B 2 12678 4178
/ 0
C 2 12718 4178
/ 0
Y 2 12758 4210
_I0/chip/draw_erase_piece/U97 na310 0
vss 2 13118 4951
/ 0
vdd 2 13118 4457
/ 0
A 2 13118 4736
/ 0
B 2 13158 4736
/ 0
C 2 13198 4736
/ 0
Y 2 13238 4704
_I0/chip/clear_shift/shift/counter_7_bit/U53 na310 0
vss 2 2158 1987
/ 0
vdd 2 2158 1493
/ 0
A 2 2158 1772
/ 0
B 2 2198 1772
/ 0
C 2 2238 1772
/ 0
Y 2 2278 1740
_I0/chip/clear_shift/shift/counter_7_bit/U41 na310 0
vss 2 1878 999
/ 0
vdd 2 1878 1493
/ 0
A 2 1878 1214
/ 0
B 2 1918 1214
/ 0
C 2 1958 1214
/ 0
Y 2 1998 1246
_I0/chip/clear_shift/shift/counter_7_bit/U75 na310 0
vss 2 2438 2975
/ 0
vdd 2 2438 3469
/ 0
A 2 2438 3190
/ 0
B 2 2478 3190
/ 0
C 2 2518 3190
/ 0
Y 2 2558 3222
_I0/chip/clear_shift/shift/counter_7_bit/U61 na310 0
vss 2 2678 1987
/ 0
vdd 2 2678 2481
/ 0
A 2 2678 2202
/ 0
B 2 2718 2202
/ 0
C 2 2758 2202
/ 0
Y 2 2798 2234
_I0/chip/clear_shift/shift/comb/U48 na310 0
vss 2 3278 3963
/ 0
vdd 2 3278 3469
/ 0
A 2 3278 3748
/ 0
B 2 3318 3748
/ 0
C 2 3358 3748
/ 0
Y 2 3398 3716
_I0/chip/clear_shift/shift/comb/U70 na310 0
vss 2 3678 3963
/ 0
vdd 2 3678 3469
/ 0
A 2 3678 3748
/ 0
B 2 3718 3748
/ 0
C 2 3758 3748
/ 0
Y 2 3798 3716
_I0/chip/clear_shift/shift/comb/U38 na310 0
vss 2 3678 1987
/ 0
vdd 2 3678 2481
/ 0
A 2 3678 2202
/ 0
B 2 3718 2202
/ 0
C 2 3758 2202
/ 0
Y 2 3798 2234
_I0/chip/clear_shift/shift/comb/U45 na310 0
vss 2 3678 2975
/ 0
vdd 2 3678 2481
/ 0
A 2 3678 2760
/ 0
B 2 3718 2760
/ 0
C 2 3758 2760
/ 0
Y 2 3798 2728
_I0/chip/clear_shift/shift/comb/U60 na310 0
vss 2 4118 1987
/ 0
vdd 2 4118 2481
/ 0
A 2 4118 2202
/ 0
B 2 4158 2202
/ 0
C 2 4198 2202
/ 0
Y 2 4238 2234
_I0/chip/clear_shift/shift/comb/U59 na310 0
vss 2 4118 2975
/ 0
vdd 2 4118 2481
/ 0
A 2 4118 2760
/ 0
B 2 4158 2760
/ 0
C 2 4198 2760
/ 0
Y 2 4238 2728
_I0/chip/clear_shift/shift/comb/U52 na310 0
vss 2 4558 2975
/ 0
vdd 2 4558 2481
/ 0
A 2 4558 2760
/ 0
B 2 4598 2760
/ 0
C 2 4638 2760
/ 0
Y 2 4678 2728
_I0/chip/clear_shift/comb/U65 na310 0
vss 2 7838 1987
/ 0
vdd 2 7838 2481
/ 0
A 2 7838 2202
/ 0
B 2 7878 2202
/ 0
C 2 7918 2202
/ 0
Y 2 7958 2234
_I0/chip/clear_shift/comb/U63 na310 0
vss 2 7838 2975
/ 0
vdd 2 7838 3469
/ 0
A 2 7838 3190
/ 0
B 2 7878 3190
/ 0
C 2 7918 3190
/ 0
Y 2 7958 3222
_I0/chip/clear_shift/comb/U77 na310 0
vss 2 8078 2975
/ 0
vdd 2 8078 3469
/ 0
A 2 8078 3190
/ 0
B 2 8118 3190
/ 0
C 2 8158 3190
/ 0
Y 2 8198 3222
_I0/chip/clear_shift/comb/U107 na310 0
vss 2 8278 1987
/ 0
vdd 2 8278 2481
/ 0
A 2 8278 2202
/ 0
B 2 8318 2202
/ 0
C 2 8358 2202
/ 0
Y 2 8398 2234
_I0/chip/clear_shift/comb/U94 na310 0
vss 2 8518 1987
/ 0
vdd 2 8518 2481
/ 0
A 2 8518 2202
/ 0
B 2 8558 2202
/ 0
C 2 8598 2202
/ 0
Y 2 8638 2234
_I0/chip/clear_shift/comb/U74 na310 0
vss 2 8518 2975
/ 0
vdd 2 8518 3469
/ 0
A 2 8518 3190
/ 0
B 2 8558 3190
/ 0
C 2 8598 3190
/ 0
Y 2 8638 3222
_I0/chip/clear_shift/comb/U95 na310 0
vss 2 8998 1987
/ 0
vdd 2 8998 2481
/ 0
A 2 8998 2202
/ 0
B 2 9038 2202
/ 0
C 2 9078 2202
/ 0
Y 2 9118 2234
_I0/chip/clear_shift/comb/U91 na310 0
vss 2 9198 2975
/ 0
vdd 2 9198 2481
/ 0
A 2 9198 2760
/ 0
B 2 9238 2760
/ 0
C 2 9278 2760
/ 0
Y 2 9318 2728
_I0/chip/clear_shift/comb/U111 na310 0
vss 2 9198 1987
/ 0
vdd 2 9198 2481
/ 0
A 2 9198 2202
/ 0
B 2 9238 2202
/ 0
C 2 9278 2202
/ 0
Y 2 9318 2234
_I0/chip/clear_shift/comb/U88 na310 0
vss 2 9198 3963
/ 0
vdd 2 9198 3469
/ 0
A 2 9198 3748
/ 0
B 2 9238 3748
/ 0
C 2 9278 3748
/ 0
Y 2 9318 3716
_I0/chip/clear_shift/comb/U60 na310 0
vss 2 9198 2975
/ 0
vdd 2 9198 3469
/ 0
A 2 9198 3190
/ 0
B 2 9238 3190
/ 0
C 2 9278 3190
/ 0
Y 2 9318 3222
_I0/chip/clear_shift/comb/U97 na310 0
vss 2 9638 3963
/ 0
vdd 2 9638 3469
/ 0
A 2 9638 3748
/ 0
B 2 9678 3748
/ 0
C 2 9718 3748
/ 0
Y 2 9758 3716
_I0/chip/clear_shift/comb/U69 na310 0
vss 2 9638 2975
/ 0
vdd 2 9638 3469
/ 0
A 2 9638 3190
/ 0
B 2 9678 3190
/ 0
C 2 9718 3190
/ 0
Y 2 9758 3222
_I0/chip/clear_shift/counter_7_bit/U38 na310 0
vss 2 7638 1987
/ 0
vdd 2 7638 1493
/ 0
A 2 7638 1772
/ 0
B 2 7678 1772
/ 0
C 2 7718 1772
/ 0
Y 2 7758 1740
_I0/chip/clear_shift/counter_7_bit/U40 na310 0
vss 2 8798 999
/ 0
vdd 2 8798 505
/ 0
A 2 8798 784
/ 0
B 2 8838 784
/ 0
C 2 8878 784
/ 0
Y 2 8918 752
_I0/chip/switch_debounce/U70 na310 0
vss 2 1838 7915
/ 0
vdd 2 1838 7421
/ 0
A 2 1838 7700
/ 0
B 2 1878 7700
/ 0
C 2 1918 7700
/ 0
Y 2 1958 7668
_I0/chip/switch_debounce/U69 na310 0
vss 2 1798 6927
/ 0
vdd 2 1798 6433
/ 0
A 2 1798 6712
/ 0
B 2 1838 6712
/ 0
C 2 1878 6712
/ 0
Y 2 1918 6680
_I0/chip/switch_debounce/U86 na310 0
vss 2 3358 5939
/ 0
vdd 2 3358 5445
/ 0
A 2 3358 5724
/ 0
B 2 3398 5724
/ 0
C 2 3438 5724
/ 0
Y 2 3478 5692
_I0/chip/switch_debounce/U89 na310 0
vss 2 3278 6927
/ 0
vdd 2 3278 7421
/ 0
A 2 3278 7142
/ 0
B 2 3318 7142
/ 0
C 2 3358 7142
/ 0
Y 2 3398 7174
_I0/chip/keep_score/L1/U35 na310 0
vss 2 14438 11867
/ 0
vdd 2 14438 11373
/ 0
A 2 14438 11652
/ 0
B 2 14478 11652
/ 0
C 2 14518 11652
/ 0
Y 2 14558 11620
_I0/chip/keep_score/L1/U41 na310 0
vss 2 14518 9891
/ 0
vdd 2 14518 10385
/ 0
A 2 14518 10106
/ 0
B 2 14558 10106
/ 0
C 2 14598 10106
/ 0
Y 2 14638 10138
_I0/chip/fall_timer/U38 na310 0
vss 2 13878 18783
/ 0
vdd 2 13878 18289
/ 0
A 2 13878 18568
/ 0
B 2 13918 18568
/ 0
C 2 13958 18568
/ 0
Y 2 13998 18536
_I0/chip/fall_timer/U50 na310 0
vss 2 16118 17795
/ 0
vdd 2 16118 18289
/ 0
A 2 16118 18010
/ 0
B 2 16158 18010
/ 0
C 2 16198 18010
/ 0
Y 2 16238 18042
_I0/chip/fall_timer/U43 na310 0
vss 2 16198 16807
/ 0
vdd 2 16198 16313
/ 0
A 2 16198 16592
/ 0
B 2 16238 16592
/ 0
C 2 16278 16592
/ 0
Y 2 16318 16560
_I0/chip/fall_timer/donecheck/U16 na310 0
vss 2 15638 15819
/ 0
vdd 2 15638 16313
/ 0
A 2 15638 16034
/ 0
B 2 15678 16034
/ 0
C 2 15718 16034
/ 0
Y 2 15758 16066
_I0/chip/fall_timer/donecheck/U14 na310 0
vss 2 16038 15819
/ 0
vdd 2 16038 16313
/ 0
A 2 16038 16034
/ 0
B 2 16078 16034
/ 0
C 2 16118 16034
/ 0
Y 2 16158 16066
_I0/chip/fall_timer/counter/U31 na310 0
vss 2 13918 16807
/ 0
vdd 2 13918 17301
/ 0
A 2 13918 17022
/ 0
B 2 13958 17022
/ 0
C 2 13998 17022
/ 0
Y 2 14038 17054
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U9 na310 0
vss 2 27678 8903
/ 0
vdd 2 27678 9397
/ 0
A 2 27678 9118
/ 0
B 2 27718 9118
/ 0
C 2 27758 9118
/ 0
Y 2 27798 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U9 na310 0
vss 2 31598 8903
/ 0
vdd 2 31598 9397
/ 0
A 2 31598 9118
/ 0
B 2 31638 9118
/ 0
C 2 31678 9118
/ 0
Y 2 31718 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U9 na310 0
vss 2 35518 8903
/ 0
vdd 2 35518 9397
/ 0
A 2 35518 9118
/ 0
B 2 35558 9118
/ 0
C 2 35598 9118
/ 0
Y 2 35638 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U9 na310 0
vss 2 23758 8903
/ 0
vdd 2 23758 9397
/ 0
A 2 23758 9118
/ 0
B 2 23798 9118
/ 0
C 2 23838 9118
/ 0
Y 2 23878 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U9 na310 0
vss 2 19838 8903
/ 0
vdd 2 19838 9397
/ 0
A 2 19838 9118
/ 0
B 2 19878 9118
/ 0
C 2 19918 9118
/ 0
Y 2 19958 9150
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U10 na310 0
vss 2 28078 8903
/ 0
vdd 2 28078 9397
/ 0
A 2 28078 9118
/ 0
B 2 28118 9118
/ 0
C 2 28158 9118
/ 0
Y 2 28198 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U10 na310 0
vss 2 31998 8903
/ 0
vdd 2 31998 9397
/ 0
A 2 31998 9118
/ 0
B 2 32038 9118
/ 0
C 2 32078 9118
/ 0
Y 2 32118 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U10 na310 0
vss 2 35918 8903
/ 0
vdd 2 35918 9397
/ 0
A 2 35918 9118
/ 0
B 2 35958 9118
/ 0
C 2 35998 9118
/ 0
Y 2 36038 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U10 na310 0
vss 2 24158 8903
/ 0
vdd 2 24158 9397
/ 0
A 2 24158 9118
/ 0
B 2 24198 9118
/ 0
C 2 24238 9118
/ 0
Y 2 24278 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U10 na310 0
vss 2 20238 8903
/ 0
vdd 2 20238 9397
/ 0
A 2 20238 9118
/ 0
B 2 20278 9118
/ 0
C 2 20318 9118
/ 0
Y 2 20358 9150
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U11 na310 0
vss 2 27918 8903
/ 0
vdd 2 27918 9397
/ 0
A 2 27918 9118
/ 0
B 2 27958 9118
/ 0
C 2 27998 9118
/ 0
Y 2 28038 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U11 na310 0
vss 2 31838 8903
/ 0
vdd 2 31838 9397
/ 0
A 2 31838 9118
/ 0
B 2 31878 9118
/ 0
C 2 31918 9118
/ 0
Y 2 31958 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U11 na310 0
vss 2 35758 8903
/ 0
vdd 2 35758 9397
/ 0
A 2 35758 9118
/ 0
B 2 35798 9118
/ 0
C 2 35838 9118
/ 0
Y 2 35878 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U11 na310 0
vss 2 23998 8903
/ 0
vdd 2 23998 9397
/ 0
A 2 23998 9118
/ 0
B 2 24038 9118
/ 0
C 2 24078 9118
/ 0
Y 2 24118 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U11 na310 0
vss 2 20078 8903
/ 0
vdd 2 20078 9397
/ 0
A 2 20078 9118
/ 0
B 2 20118 9118
/ 0
C 2 20158 9118
/ 0
Y 2 20198 9150
_I0/chip/video_ram/tower_mod_3/demux4_inv_we_i/U8 na310 0
vss 2 28318 8903
/ 0
vdd 2 28318 9397
/ 0
A 2 28318 9118
/ 0
B 2 28358 9118
/ 0
C 2 28398 9118
/ 0
Y 2 28438 9150
_I0/chip/video_ram/tower_mod_4/demux4_inv_we_i/U8 na310 0
vss 2 32238 8903
/ 0
vdd 2 32238 9397
/ 0
A 2 32238 9118
/ 0
B 2 32278 9118
/ 0
C 2 32318 9118
/ 0
Y 2 32358 9150
_I0/chip/video_ram/tower_mod_1/demux4_inv_we_i/U8 na310 0
vss 2 36158 8903
/ 0
vdd 2 36158 9397
/ 0
A 2 36158 9118
/ 0
B 2 36198 9118
/ 0
C 2 36238 9118
/ 0
Y 2 36278 9150
_I0/chip/video_ram/tower_mod_2/demux4_inv_we_i/U8 na310 0
vss 2 24398 8903
/ 0
vdd 2 24398 9397
/ 0
A 2 24398 9118
/ 0
B 2 24438 9118
/ 0
C 2 24478 9118
/ 0
Y 2 24518 9150
_I0/chip/video_ram/tower_mod_0/demux4_inv_we_i/U8 na310 0
vss 2 20478 8903
/ 0
vdd 2 20478 9397
/ 0
A 2 20478 9118
/ 0
B 2 20518 9118
/ 0
C 2 20558 9118
/ 0
Y 2 20598 9150
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U26 na310 0
vss 2 27358 7915
/ 0
vdd 2 27358 8409
/ 0
A 2 27358 8130
/ 0
B 2 27398 8130
/ 0
C 2 27438 8130
/ 0
Y 2 27478 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U26 na310 0
vss 2 31278 7915
/ 0
vdd 2 31278 8409
/ 0
A 2 31278 8130
/ 0
B 2 31318 8130
/ 0
C 2 31358 8130
/ 0
Y 2 31398 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U26 na310 0
vss 2 35198 7915
/ 0
vdd 2 35198 8409
/ 0
A 2 35198 8130
/ 0
B 2 35238 8130
/ 0
C 2 35278 8130
/ 0
Y 2 35318 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U26 na310 0
vss 2 23438 7915
/ 0
vdd 2 23438 8409
/ 0
A 2 23438 8130
/ 0
B 2 23478 8130
/ 0
C 2 23518 8130
/ 0
Y 2 23558 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U26 na310 0
vss 2 19518 7915
/ 0
vdd 2 19518 8409
/ 0
A 2 19518 8130
/ 0
B 2 19558 8130
/ 0
C 2 19598 8130
/ 0
Y 2 19638 8162
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U27 na310 0
vss 2 27198 8903
/ 0
vdd 2 27198 8409
/ 0
A 2 27198 8688
/ 0
B 2 27238 8688
/ 0
C 2 27278 8688
/ 0
Y 2 27318 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U27 na310 0
vss 2 31118 8903
/ 0
vdd 2 31118 8409
/ 0
A 2 31118 8688
/ 0
B 2 31158 8688
/ 0
C 2 31198 8688
/ 0
Y 2 31238 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U27 na310 0
vss 2 35038 8903
/ 0
vdd 2 35038 8409
/ 0
A 2 35038 8688
/ 0
B 2 35078 8688
/ 0
C 2 35118 8688
/ 0
Y 2 35158 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U27 na310 0
vss 2 23278 8903
/ 0
vdd 2 23278 8409
/ 0
A 2 23278 8688
/ 0
B 2 23318 8688
/ 0
C 2 23358 8688
/ 0
Y 2 23398 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U27 na310 0
vss 2 19358 8903
/ 0
vdd 2 19358 8409
/ 0
A 2 19358 8688
/ 0
B 2 19398 8688
/ 0
C 2 19438 8688
/ 0
Y 2 19478 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U25 na310 0
vss 2 27198 7915
/ 0
vdd 2 27198 8409
/ 0
A 2 27198 8130
/ 0
B 2 27238 8130
/ 0
C 2 27278 8130
/ 0
Y 2 27318 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U25 na310 0
vss 2 31118 7915
/ 0
vdd 2 31118 8409
/ 0
A 2 31118 8130
/ 0
B 2 31158 8130
/ 0
C 2 31198 8130
/ 0
Y 2 31238 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U25 na310 0
vss 2 35038 7915
/ 0
vdd 2 35038 8409
/ 0
A 2 35038 8130
/ 0
B 2 35078 8130
/ 0
C 2 35118 8130
/ 0
Y 2 35158 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U25 na310 0
vss 2 23278 7915
/ 0
vdd 2 23278 8409
/ 0
A 2 23278 8130
/ 0
B 2 23318 8130
/ 0
C 2 23358 8130
/ 0
Y 2 23398 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U25 na310 0
vss 2 19358 7915
/ 0
vdd 2 19358 8409
/ 0
A 2 19358 8130
/ 0
B 2 19398 8130
/ 0
C 2 19438 8130
/ 0
Y 2 19478 8162
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U33 na310 0
vss 2 27758 8903
/ 0
vdd 2 27758 8409
/ 0
A 2 27758 8688
/ 0
B 2 27798 8688
/ 0
C 2 27838 8688
/ 0
Y 2 27878 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U33 na310 0
vss 2 31678 8903
/ 0
vdd 2 31678 8409
/ 0
A 2 31678 8688
/ 0
B 2 31718 8688
/ 0
C 2 31758 8688
/ 0
Y 2 31798 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U33 na310 0
vss 2 35598 8903
/ 0
vdd 2 35598 8409
/ 0
A 2 35598 8688
/ 0
B 2 35638 8688
/ 0
C 2 35678 8688
/ 0
Y 2 35718 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U33 na310 0
vss 2 23838 8903
/ 0
vdd 2 23838 8409
/ 0
A 2 23838 8688
/ 0
B 2 23878 8688
/ 0
C 2 23918 8688
/ 0
Y 2 23958 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U33 na310 0
vss 2 19918 8903
/ 0
vdd 2 19918 8409
/ 0
A 2 19918 8688
/ 0
B 2 19958 8688
/ 0
C 2 19998 8688
/ 0
Y 2 20038 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U23 na310 0
vss 2 28038 8903
/ 0
vdd 2 28038 8409
/ 0
A 2 28038 8688
/ 0
B 2 28078 8688
/ 0
C 2 28118 8688
/ 0
Y 2 28158 8656
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U23 na310 0
vss 2 31958 8903
/ 0
vdd 2 31958 8409
/ 0
A 2 31958 8688
/ 0
B 2 31998 8688
/ 0
C 2 32038 8688
/ 0
Y 2 32078 8656
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U23 na310 0
vss 2 35878 8903
/ 0
vdd 2 35878 8409
/ 0
A 2 35878 8688
/ 0
B 2 35918 8688
/ 0
C 2 35958 8688
/ 0
Y 2 35998 8656
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U23 na310 0
vss 2 24118 8903
/ 0
vdd 2 24118 8409
/ 0
A 2 24118 8688
/ 0
B 2 24158 8688
/ 0
C 2 24198 8688
/ 0
Y 2 24238 8656
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U23 na310 0
vss 2 20198 8903
/ 0
vdd 2 20198 8409
/ 0
A 2 20198 8688
/ 0
B 2 20238 8688
/ 0
C 2 20278 8688
/ 0
Y 2 20318 8656
_I0/chip/video_ram/tower_mod_3/demux8_inv_we_com/U35 na310 0
vss 2 28198 7915
/ 0
vdd 2 28198 8409
/ 0
A 2 28198 8130
/ 0
B 2 28238 8130
/ 0
C 2 28278 8130
/ 0
Y 2 28318 8162
_I0/chip/video_ram/tower_mod_4/demux8_inv_we_com/U35 na310 0
vss 2 32118 7915
/ 0
vdd 2 32118 8409
/ 0
A 2 32118 8130
/ 0
B 2 32158 8130
/ 0
C 2 32198 8130
/ 0
Y 2 32238 8162
_I0/chip/video_ram/tower_mod_1/demux8_inv_we_com/U35 na310 0
vss 2 36038 7915
/ 0
vdd 2 36038 8409
/ 0
A 2 36038 8130
/ 0
B 2 36078 8130
/ 0
C 2 36118 8130
/ 0
Y 2 36158 8162
_I0/chip/video_ram/tower_mod_2/demux8_inv_we_com/U35 na310 0
vss 2 24278 7915
/ 0
vdd 2 24278 8409
/ 0
A 2 24278 8130
/ 0
B 2 24318 8130
/ 0
C 2 24358 8130
/ 0
Y 2 24398 8162
_I0/chip/video_ram/tower_mod_0/demux8_inv_we_com/U35 na310 0
vss 2 20358 7915
/ 0
vdd 2 20358 8409
/ 0
A 2 20358 8130
/ 0
B 2 20398 8130
/ 0
C 2 20438 8130
/ 0
Y 2 20478 8162
_I0/chip/output_score/U61 na310 0
vss 2 15598 12855
/ 0
vdd 2 15598 13349
/ 0
A 2 15598 13070
/ 0
B 2 15638 13070
/ 0
C 2 15678 13070
/ 0
Y 2 15718 13102
_I0/chip/output_score/U64 na310 0
vss 2 15598 14831
/ 0
vdd 2 15598 14337
/ 0
A 2 15598 14616
/ 0
B 2 15638 14616
/ 0
C 2 15678 14616
/ 0
Y 2 15718 14584
_I0/chip/check_piece_mask/U101 na310 0
vss 2 15878 4951
/ 0
vdd 2 15878 4457
/ 0
A 2 15878 4736
/ 0
B 2 15918 4736
/ 0
C 2 15958 4736
/ 0
Y 2 15998 4704
_I0/chip/check_piece_mask/U91 na310 0
vss 2 16038 5939
/ 0
vdd 2 16038 6433
/ 0
A 2 16038 6154
/ 0
B 2 16078 6154
/ 0
C 2 16118 6154
/ 0
Y 2 16158 6186
_I0/chip/check_piece_mask/U111 na310 0
vss 2 16438 5939
/ 0
vdd 2 16438 6433
/ 0
A 2 16438 6154
/ 0
B 2 16478 6154
/ 0
C 2 16518 6154
/ 0
Y 2 16558 6186
_I0/chip/check_piece_mask/U81 na310 0
vss 2 16838 5939
/ 0
vdd 2 16838 6433
/ 0
A 2 16838 6154
/ 0
B 2 16878 6154
/ 0
C 2 16918 6154
/ 0
Y 2 16958 6186
_I0/chip/check_piece_mask/U84 na310 0
vss 2 17238 5939
/ 0
vdd 2 17238 6433
/ 0
A 2 17238 6154
/ 0
B 2 17278 6154
/ 0
C 2 17318 6154
/ 0
Y 2 17358 6186
_I0/chip/check_piece_mask/U68 na310 0
vss 2 17638 5939
/ 0
vdd 2 17638 6433
/ 0
A 2 17638 6154
/ 0
B 2 17678 6154
/ 0
C 2 17718 6154
/ 0
Y 2 17758 6186
_I0/chip/vga_controller/field_translation_reset/U39 na310 0
vss 2 34758 17795
/ 0
vdd 2 34758 18289
/ 0
A 2 34758 18010
/ 0
B 2 34798 18010
/ 0
C 2 34838 18010
/ 0
Y 2 34878 18042
_I0/chip/vga_controller/field_translation_reset/U60 na310 0
vss 2 33518 18783
/ 0
vdd 2 33518 18289
/ 0
A 2 33518 18568
/ 0
B 2 33558 18568
/ 0
C 2 33598 18568
/ 0
Y 2 33638 18536
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/U20 na310 0
vss 2 32238 19771
/ 0
vdd 2 32238 19277
/ 0
A 2 32238 19556
/ 0
B 2 32278 19556
/ 0
C 2 32318 19556
/ 0
Y 2 32358 19524
_I0/chip/vga_controller/field_translation/mem_addr_counter/U56 na310 0
vss 2 33918 17795
/ 0
vdd 2 33918 17301
/ 0
A 2 33918 17580
/ 0
B 2 33958 17580
/ 0
C 2 33998 17580
/ 0
Y 2 34038 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U56 na310 0
vss 2 37958 17795
/ 0
vdd 2 37958 17301
/ 0
A 2 37958 17580
/ 0
B 2 37998 17580
/ 0
C 2 38038 17580
/ 0
Y 2 38078 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U97 na310 0
vss 2 32678 17795
/ 0
vdd 2 32678 17301
/ 0
A 2 32678 17580
/ 0
B 2 32718 17580
/ 0
C 2 32758 17580
/ 0
Y 2 32798 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U97 na310 0
vss 2 36718 17795
/ 0
vdd 2 36718 17301
/ 0
A 2 36718 17580
/ 0
B 2 36758 17580
/ 0
C 2 36798 17580
/ 0
Y 2 36838 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U95 na310 0
vss 2 31358 15819
/ 0
vdd 2 31358 16313
/ 0
A 2 31358 16034
/ 0
B 2 31398 16034
/ 0
C 2 31438 16034
/ 0
Y 2 31478 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U95 na310 0
vss 2 35398 15819
/ 0
vdd 2 35398 16313
/ 0
A 2 35398 16034
/ 0
B 2 35438 16034
/ 0
C 2 35478 16034
/ 0
Y 2 35518 16066
_I0/chip/vga_controller/field_translation/mem_addr_counter/U70 na310 0
vss 2 31518 15819
/ 0
vdd 2 31518 16313
/ 0
A 2 31518 16034
/ 0
B 2 31558 16034
/ 0
C 2 31598 16034
/ 0
Y 2 31638 16066
_I0/chip/vga_controller/np_translation/mem_addr_counter/U70 na310 0
vss 2 35558 15819
/ 0
vdd 2 35558 16313
/ 0
A 2 35558 16034
/ 0
B 2 35598 16034
/ 0
C 2 35638 16034
/ 0
Y 2 35678 16066
_I0/chip/vga_controller/counter/pos_y_counter/U62 na310 0
vss 2 27238 17795
/ 0
vdd 2 27238 17301
/ 0
A 2 27238 17580
/ 0
B 2 27278 17580
/ 0
C 2 27318 17580
/ 0
Y 2 27358 17548
_I0/chip/vga_controller/counter/pos_y_counter/U64 na310 0
vss 2 27238 18783
/ 0
vdd 2 27238 18289
/ 0
A 2 27238 18568
/ 0
B 2 27278 18568
/ 0
C 2 27318 18568
/ 0
Y 2 27358 18536
_I0/chip/vga_controller/counter/resets/U26 na310 0
vss 2 27998 16807
/ 0
vdd 2 27998 16313
/ 0
A 2 27998 16592
/ 0
B 2 28038 16592
/ 0
C 2 28078 16592
/ 0
Y 2 28118 16560
_I0/chip/vga_controller/counter/resets/U31 na310 0
vss 2 28238 16807
/ 0
vdd 2 28238 16313
/ 0
A 2 28238 16592
/ 0
B 2 28278 16592
/ 0
C 2 28318 16592
/ 0
Y 2 28358 16560
_I0/chip/vga_controller/counter/resets/U23 na310 0
vss 2 29598 16807
/ 0
vdd 2 29598 16313
/ 0
A 2 29598 16592
/ 0
B 2 29638 16592
/ 0
C 2 29678 16592
/ 0
Y 2 29718 16560
_I0/chip/vga_controller/counter/pos_x_counter/U48 na310 0
vss 2 27838 19771
/ 0
vdd 2 27838 19277
/ 0
A 2 27838 19556
/ 0
B 2 27878 19556
/ 0
C 2 27918 19556
/ 0
Y 2 27958 19524
_I0/chip/vga_controller/counter/pos_x_counter/U50 na310 0
vss 2 28398 19771
/ 0
vdd 2 28398 19277
/ 0
A 2 28398 19556
/ 0
B 2 28438 19556
/ 0
C 2 28478 19556
/ 0
Y 2 28518 19524
_I0/chip/vga_controller/field_check/U32 na310 0
vss 2 28838 15819
/ 0
vdd 2 28838 15325
/ 0
A 2 28838 15604
/ 0
B 2 28878 15604
/ 0
C 2 28918 15604
/ 0
Y 2 28958 15572
_I0/chip/vga_controller/field_check/U36 na310 0
vss 2 28998 15819
/ 0
vdd 2 28998 15325
/ 0
A 2 28998 15604
/ 0
B 2 29038 15604
/ 0
C 2 29078 15604
/ 0
Y 2 29118 15572
_I0/chip/vga_controller/field_check/U29 na310 0
vss 2 29318 15819
/ 0
vdd 2 29318 15325
/ 0
A 2 29318 15604
/ 0
B 2 29358 15604
/ 0
C 2 29398 15604
/ 0
Y 2 29438 15572
_I0/chip/vga_controller/field_check/U30 na310 0
vss 2 29798 15819
/ 0
vdd 2 29798 15325
/ 0
A 2 29798 15604
/ 0
B 2 29838 15604
/ 0
C 2 29878 15604
/ 0
Y 2 29918 15572
_I0/chip/vga_controller/field_check/U21 na310 0
vss 2 29638 15819
/ 0
vdd 2 29638 15325
/ 0
A 2 29638 15604
/ 0
B 2 29678 15604
/ 0
C 2 29718 15604
/ 0
Y 2 29758 15572
_I0/chip/vga_controller/score_translation/U37 na310 0
vss 2 27078 12855
/ 0
vdd 2 27078 12361
/ 0
A 2 27078 12640
/ 0
B 2 27118 12640
/ 0
C 2 27158 12640
/ 0
Y 2 27198 12608
_I0/chip/vga_controller/score_translation/U59 na310 0
vss 2 26758 13843
/ 0
vdd 2 26758 13349
/ 0
A 2 26758 13628
/ 0
B 2 26798 13628
/ 0
C 2 26838 13628
/ 0
Y 2 26878 13596
_I0/chip/vga_controller/score_translation/U57 na310 0
vss 2 26998 13843
/ 0
vdd 2 26998 13349
/ 0
A 2 26998 13628
/ 0
B 2 27038 13628
/ 0
C 2 27078 13628
/ 0
Y 2 27118 13596
_I0/chip/vga_controller/triggers/U26 na310 0
vss 2 30478 11867
/ 0
vdd 2 30478 12361
/ 0
A 2 30478 12082
/ 0
B 2 30518 12082
/ 0
C 2 30558 12082
/ 0
Y 2 30598 12114
_I0/chip/vga_controller/triggers/U36 na310 0
vss 2 30398 12855
/ 0
vdd 2 30398 12361
/ 0
A 2 30398 12640
/ 0
B 2 30438 12640
/ 0
C 2 30478 12640
/ 0
Y 2 30518 12608
_I0/chip/vga_controller/triggers/U49 na310 0
vss 2 30318 11867
/ 0
vdd 2 30318 12361
/ 0
A 2 30318 12082
/ 0
B 2 30358 12082
/ 0
C 2 30398 12082
/ 0
Y 2 30438 12114
_I0/chip/vga_controller/triggers/U35 na310 0
vss 2 31078 11867
/ 0
vdd 2 31078 12361
/ 0
A 2 31078 12082
/ 0
B 2 31118 12082
/ 0
C 2 31158 12082
/ 0
Y 2 31198 12114
_I0/chip/vga_controller/np_check/U35 na310 0
vss 2 30878 14831
/ 0
vdd 2 30878 14337
/ 0
A 2 30878 14616
/ 0
B 2 30918 14616
/ 0
C 2 30958 14616
/ 0
Y 2 30998 14584
_I0/chip/vga_controller/np_check/U28 na310 0
vss 2 30878 13843
/ 0
vdd 2 30878 14337
/ 0
A 2 30878 14058
/ 0
B 2 30918 14058
/ 0
C 2 30958 14058
/ 0
Y 2 30998 14090
_I0/chip/vga_controller/np_check/U37 na310 0
vss 2 28758 14831
/ 0
vdd 2 28758 14337
/ 0
A 2 28758 14616
/ 0
B 2 28798 14616
/ 0
C 2 28838 14616
/ 0
Y 2 28878 14584
_I0/chip/vga_controller/np_check/U20 na310 0
vss 2 28758 13843
/ 0
vdd 2 28758 14337
/ 0
A 2 28758 14058
/ 0
B 2 28798 14058
/ 0
C 2 28838 14058
/ 0
Y 2 28878 14090
_I0/chip/vga_controller/score_check/U35 na310 0
vss 2 26158 15819
/ 0
vdd 2 26158 15325
/ 0
A 2 26158 15604
/ 0
B 2 26198 15604
/ 0
C 2 26238 15604
/ 0
Y 2 26278 15572
_I0/chip/vga_controller/score_check/U19 na310 0
vss 2 25398 14831
/ 0
vdd 2 25398 15325
/ 0
A 2 25398 15046
/ 0
B 2 25438 15046
/ 0
C 2 25478 15046
/ 0
Y 2 25518 15078
_I0/chip/vga_controller/score_check/U33 na310 0
vss 2 25238 14831
/ 0
vdd 2 25238 15325
/ 0
A 2 25238 15046
/ 0
B 2 25278 15046
/ 0
C 2 25318 15046
/ 0
Y 2 25358 15078
_I0/chip/vga_controller/sync/U19 na310 0
vss 2 27798 15819
/ 0
vdd 2 27798 15325
/ 0
A 2 27798 15604
/ 0
B 2 27838 15604
/ 0
C 2 27878 15604
/ 0
Y 2 27918 15572
_I0/chip/vga_controller/sync/U17 na310 0
vss 2 26798 14831
/ 0
vdd 2 26798 15325
/ 0
A 2 26798 15046
/ 0
B 2 26838 15046
/ 0
C 2 26878 15046
/ 0
Y 2 26918 15078
_I0/chip/vga_controller/np_translation_reset/U39 na310 0
vss 2 37598 17795
/ 0
vdd 2 37598 18289
/ 0
A 2 37598 18010
/ 0
B 2 37638 18010
/ 0
C 2 37678 18010
/ 0
Y 2 37718 18042
_I0/chip/vga_controller/np_translation_reset/U60 na310 0
vss 2 38038 18783
/ 0
vdd 2 38038 19277
/ 0
A 2 38038 18998
/ 0
B 2 38078 18998
/ 0
C 2 38118 18998
/ 0
Y 2 38158 19030
_I0/chip/vga_controller/mem_addr_demux/U44 na310 0
vss 2 34158 12855
/ 0
vdd 2 34158 12361
/ 0
A 2 34158 12640
/ 0
B 2 34198 12640
/ 0
C 2 34238 12640
/ 0
Y 2 34278 12608
_I0/chip/vga_controller/mem_addr_demux/U60 na310 0
vss 2 33918 12855
/ 0
vdd 2 33918 12361
/ 0
A 2 33918 12640
/ 0
B 2 33958 12640
/ 0
C 2 33998 12640
/ 0
Y 2 34038 12608
_I0/chip/vga_controller/mem_addr_demux/U64 na310 0
vss 2 33678 12855
/ 0
vdd 2 33678 12361
/ 0
A 2 33678 12640
/ 0
B 2 33718 12640
/ 0
C 2 33758 12640
/ 0
Y 2 33798 12608
_I0/chip/vga_controller/mem_addr_demux/U52 na310 0
vss 2 33438 12855
/ 0
vdd 2 33438 12361
/ 0
A 2 33438 12640
/ 0
B 2 33478 12640
/ 0
C 2 33518 12640
/ 0
Y 2 33558 12608
_I0/chip/vga_controller/mem_addr_demux/U36 na310 0
vss 2 32918 12855
/ 0
vdd 2 32918 12361
/ 0
A 2 32918 12640
/ 0
B 2 32958 12640
/ 0
C 2 32998 12640
/ 0
Y 2 33038 12608
_I0/chip/vga_controller/mem_addr_demux/U48 na310 0
vss 2 32478 12855
/ 0
vdd 2 32478 12361
/ 0
A 2 32478 12640
/ 0
B 2 32518 12640
/ 0
C 2 32558 12640
/ 0
Y 2 32598 12608
_I0/chip/vga_controller/mem_addr_demux/U40 na310 0
vss 2 31998 12855
/ 0
vdd 2 31998 12361
/ 0
A 2 31998 12640
/ 0
B 2 32038 12640
/ 0
C 2 32078 12640
/ 0
Y 2 32118 12608
_I0/chip/vga_controller/mem_addr_demux/U56 na310 0
vss 2 31758 12855
/ 0
vdd 2 31758 12361
/ 0
A 2 31758 12640
/ 0
B 2 31798 12640
/ 0
C 2 31838 12640
/ 0
Y 2 31878 12608
_I0/chip/game_controller/calc_pm controller_calc 0
old_y_3_0_3 2 1558 19030
/ 0
new_y_3_0_3 2 1558 19134
/ 0
vss 2 1558 18783
/ 0
vdd 2 1558 19277
/ 0
old_y_3_0_2 2 1558 18926
/ 0
new_y_3_0_2 2 1558 18432
/ 0
old_y_3_0_1 2 1558 18146
/ 0
new_y_3_0_1 2 1558 19102
/ 0
y 2 4038 18640
/ 0
old_x_2_0_2 2 4038 19388
/ 0
new_x_2_0_2 2 4038 19452
/ 0
rot 2 4038 19166
/ 0
x 2 4038 18926
/ 0
old_rot_1_0_1 2 2398 19732
/ 0
old_rot_1_0_0 2 4038 18894
/ 0
new_rot_1_0_0 2 4038 18400
/ 0
add_sub 3 2038 19732
/ 0
old_y_3_0_0 3 3198 19732
/ 0
new_y_3_0_0 3 3318 17834
/ 0
new_x_2_0_1 3 2198 19732
/ 0
old_x_2_0_0 3 2678 19732
/ 0
old_x_2_0_1 3 2918 17834
/ 0
new_x_2_0_0 3 2758 19732
/ 0
new_rot_1_0_1 3 2478 19732
/ 1
3 n74 ~ 2 3324 18016 0 0 ~
/ 1
3 n86 ~ 2 3044 18828 0 0 ~
/ 1
3 n62 ~ 2 2124 18048 0 0 ~
/ 1
3 n77 ~ 2 3244 18574 0 0 ~
/ 1
3 n64 ~ 2 3124 19004 0 0 ~
/ 1
3 n68 ~ 2 2244 18016 0 0 ~
/ 1
3 n75 ~ 2 3404 18016 0 0 ~
/ 1
3 n85 ~ 2 3364 18964 0 0 ~
/ 1
3 n76 ~ 2 3164 18016 0 0 ~
/ 1
3 n88 ~ 2 3204 19036 0 0 ~
/ 1
3 n82 ~ 2 3684 19562 0 0 ~
/ 1
3 n72 ~ 2 1724 18574 0 0 ~
/ 1
3 n99 ~ 2 2204 19004 0 0 ~
/ 1
3 n79 ~ 2 2244 18614 0 0 ~
/ 1
3 n98 ~ 2 2324 19562 0 0 ~
/ 1
3 n101 ~ 2 2804 18614 0 0 ~
/ 1
3 n83 ~ 2 3604 19738 0 0 ~
/ 1
3 n93 ~ 2 3084 18542 0 0 ~
/ 1
3 n66 ~ 2 2004 19562 0 0 ~
/ 1
3 n90 ~ 2 2124 19562 0 0 ~
/ 1
3 n73 ~ 2 1964 18614 0 0 ~
/ 1
3 n89 ~ 2 3284 19562 0 0 ~
/ 1
3 n96 ~ 2 3124 19562 0 0 ~
/ 1
3 n91 ~ 2 2164 19562 0 0 ~
/ 1
3 n61 ~ 2 1724 19004 0 0 ~
/ 1
3 n67 ~ 2 2284 19004 0 0 ~
/ 1
3 n95 ~ 2 2764 19004 0 0 ~
/ 1
3 n65 ~ 2 1724 19562 0 0 ~
/ 1
3 n78 ~ 2 2004 19004 0 0 ~
/ 1
3 n94 ~ 2 3164 18574 0 0 ~
/ 1
3 n81 ~ 2 3844 19004 0 0 ~
/ 1
3 n92 ~ 2 2884 18016 0 0 ~
/ 1
3 n80 ~ 2 3684 18016 0 0 ~
/ 1
3 n97 ~ 2 3044 19562 0 0 ~
/ 1
3 n71 ~ 2 1884 18016 0 0 ~
/ 1
3 n63 ~ 2 1684 19602 0 0 ~
/ 1
3 n87 ~ 2 2964 19004 0 0 ~
/ 1
3 n100 ~ 2 2564 19562 0 0 ~
/ 1
3 n69 ~ 2 1884 19562 0 0 ~
/ 1
3 n70 ~ 2 2404 18016 0 0 ~
/ 1
3 n84 ~ 2 2844 19562 0 0 ~
_I0/chip/game_controller/cur_state_reg_3_inst dfr11 0
R 2 2638 16560
/ 0
D 2 2558 16560
/ 0
CK 2 2718 16592
/ 0
Q 2 3358 16560
/ 0
vdd 2 2558 16313
/ 0
vss 2 2558 16807
_I0/chip/game_controller/cur_state_reg_1_inst dfr11 0
R 2 4398 18536
/ 0
D 2 4318 18536
/ 0
CK 2 4478 18568
/ 0
Q 2 5118 18536
/ 0
vdd 2 4318 18289
/ 0
vss 2 4318 18783
_I0/chip/game_controller/cur_state_reg_0_inst dfr11 0
R 2 9518 13596
/ 0
D 2 9438 13596
/ 0
CK 2 9598 13628
/ 0
Q 2 10238 13596
/ 0
vdd 2 9438 13349
/ 0
vss 2 9438 13843
_I0/chip/game_controller/cur_state_reg_2_inst dfr11 0
R 2 10798 15078
/ 0
D 2 10718 15078
/ 0
CK 2 10878 15046
/ 0
Q 2 11518 15078
/ 0
vdd 2 10718 15325
/ 0
vss 2 10718 14831
_I0/chip/game_controller/cur_state_reg_4_inst dfr11 0
R 2 11438 17548
/ 0
D 2 11358 17548
/ 0
CK 2 11518 17580
/ 0
Q 2 12158 17548
/ 0
vdd 2 11358 17301
/ 0
vss 2 11358 17795
_I0/chip/game_controller/move_pm/cur_state_reg_0_inst dfr11 0
R 2 7478 19524
/ 0
D 2 7398 19524
/ 0
CK 2 7558 19556
/ 0
Q 2 8198 19524
/ 0
vdd 2 7398 19277
/ 0
vss 2 7398 19771
_I0/chip/game_controller/move_pm/cur_state_reg_3_inst dfr11 0
R 2 7318 18536
/ 0
D 2 7238 18536
/ 0
CK 2 7398 18568
/ 0
Q 2 8038 18536
/ 0
vdd 2 7238 18289
/ 0
vss 2 7238 18783
_I0/chip/game_controller/move_pm/cur_state_reg_2_inst dfr11 0
R 2 7358 18042
/ 0
D 2 7278 18042
/ 0
CK 2 7438 18010
/ 0
Q 2 8078 18042
/ 0
vdd 2 7278 18289
/ 0
vss 2 7278 17795
_I0/chip/game_controller/move_pm/cur_state_reg_1_inst dfr11 0
R 2 7318 19030
/ 0
D 2 7238 19030
/ 0
CK 2 7398 18998
/ 0
Q 2 8038 19030
/ 0
vdd 2 7238 19277
/ 0
vss 2 7238 18783
_I0/chip/lookup_table/cur_mask_reg_4_inst dfr11 0
R 2 16758 2728
/ 0
D 2 16678 2728
/ 0
CK 2 16838 2760
/ 0
Q 2 17478 2728
/ 0
vdd 2 16678 2481
/ 0
vss 2 16678 2975
_I0/chip/lookup_table/cur_rom_addr_reg_0_inst dfr11 0
R 2 16798 1740
/ 0
D 2 16718 1740
/ 0
CK 2 16878 1772
/ 0
Q 2 17518 1740
/ 0
vdd 2 16718 1493
/ 0
vss 2 16718 1987
_I0/chip/lookup_table/cur_rom_addr_reg_5_inst dfr11 0
R 2 16798 258
/ 0
D 2 16718 258
/ 0
CK 2 16878 226
/ 0
Q 2 17518 258
/ 0
vdd 2 16718 505
/ 0
vss 2 16718 11
_I0/chip/lookup_table/cur_mask_reg_5_inst dfr11 0
R 2 16758 3222
/ 0
D 2 16678 3222
/ 0
CK 2 16838 3190
/ 0
Q 2 17478 3222
/ 0
vdd 2 16678 3469
/ 0
vss 2 16678 2975
_I0/chip/lookup_table/cur_rom_addr_reg_1_inst dfr11 0
R 2 16798 1246
/ 0
D 2 16718 1246
/ 0
CK 2 16878 1214
/ 0
Q 2 17518 1246
/ 0
vdd 2 16718 1493
/ 0
vss 2 16718 999
_I0/chip/lookup_table/state_reg_0_inst dfr11 0
R 2 16798 752
/ 0
D 2 16718 752
/ 0
CK 2 16878 784
/ 0
Q 2 17518 752
/ 0
vdd 2 16718 505
/ 0
vss 2 16718 999
_I0/chip/lookup_table/cur_rom_addr_reg_4_inst dfr11 0
R 2 15918 3222
/ 0
D 2 15838 3222
/ 0
CK 2 15998 3190
/ 0
Q 2 16638 3222
/ 0
vdd 2 15838 3469
/ 0
vss 2 15838 2975
_I0/chip/lookup_table/cur_mask_reg_2_inst dfr11 0
R 2 15918 2234
/ 0
D 2 15838 2234
/ 0
CK 2 15998 2202
/ 0
Q 2 16638 2234
/ 0
vdd 2 15838 2481
/ 0
vss 2 15838 1987
_I0/chip/lookup_table/cur_mask_reg_0_inst dfr11 0
R 2 14078 3222
/ 0
D 2 13998 3222
/ 0
CK 2 14158 3190
/ 0
Q 2 14798 3222
/ 0
vdd 2 13998 3469
/ 0
vss 2 13998 2975
_I0/chip/lookup_table/cur_mask_reg_3_inst dfr11 0
R 2 13158 1246
/ 0
D 2 13078 1246
/ 0
CK 2 13238 1214
/ 0
Q 2 13878 1246
/ 0
vdd 2 13078 1493
/ 0
vss 2 13078 999
_I0/chip/lookup_table/state_reg_2_inst dfr11 0
R 2 13158 258
/ 0
D 2 13078 258
/ 0
CK 2 13238 226
/ 0
Q 2 13878 258
/ 0
vdd 2 13078 505
/ 0
vss 2 13078 11
_I0/chip/lookup_table/cur_rom_addr_reg_3_inst dfr11 0
R 2 13158 752
/ 0
D 2 13078 752
/ 0
CK 2 13238 784
/ 0
Q 2 13878 752
/ 0
vdd 2 13078 505
/ 0
vss 2 13078 999
_I0/chip/lookup_table/cur_mask_reg_7_inst dfr11 0
R 2 12238 3222
/ 0
D 2 12158 3222
/ 0
CK 2 12318 3190
/ 0
Q 2 12958 3222
/ 0
vdd 2 12158 3469
/ 0
vss 2 12158 2975
_I0/chip/lookup_table/cur_rom_addr_reg_6_inst dfr11 0
R 2 12238 1246
/ 0
D 2 12158 1246
/ 0
CK 2 12318 1214
/ 0
Q 2 12958 1246
/ 0
vdd 2 12158 1493
/ 0
vss 2 12158 999
_I0/chip/lookup_table/cur_rom_addr_reg_2_inst dfr11 0
R 2 12238 258
/ 0
D 2 12158 258
/ 0
CK 2 12318 226
/ 0
Q 2 12958 258
/ 0
vdd 2 12158 505
/ 0
vss 2 12158 11
_I0/chip/lookup_table/cur_mask_reg_1_inst dfr11 0
R 2 11398 2234
/ 0
D 2 11318 2234
/ 0
CK 2 11478 2202
/ 0
Q 2 12118 2234
/ 0
vdd 2 11318 2481
/ 0
vss 2 11318 1987
_I0/chip/lookup_table/cur_mask_reg_6_inst dfr11 0
R 2 11398 752
/ 0
D 2 11318 752
/ 0
CK 2 11478 784
/ 0
Q 2 12118 752
/ 0
vdd 2 11318 505
/ 0
vss 2 11318 999
_I0/chip/lookup_table/state_reg_1_inst dfr11 0
R 2 11398 258
/ 0
D 2 11318 258
/ 0
CK 2 11478 226
/ 0
Q 2 12118 258
/ 0
vdd 2 11318 505
/ 0
vss 2 11318 11
_I0/chip/draw_erase_piece/cur_block_reg_1_inst dfr11 0
R 2 11118 5692
/ 0
D 2 11038 5692
/ 0
CK 2 11198 5724
/ 0
Q 2 11838 5692
/ 0
vdd 2 11038 5445
/ 0
vss 2 11038 5939
_I0/chip/draw_erase_piece/state_reg_1_inst dfr11 0
R 2 11758 4210
/ 0
D 2 11678 4210
/ 0
CK 2 11838 4178
/ 0
Q 2 12478 4210
/ 0
vdd 2 11678 4457
/ 0
vss 2 11678 3963
_I0/chip/draw_erase_piece/cur_block_reg_0_inst dfr11 0
R 2 11758 5198
/ 0
D 2 11678 5198
/ 0
CK 2 11838 5166
/ 0
Q 2 12478 5198
/ 0
vdd 2 11678 5445
/ 0
vss 2 11678 4951
_I0/chip/draw_erase_piece/state_reg_2_inst dfr11 0
R 2 13158 6186
/ 0
D 2 13078 6186
/ 0
CK 2 13238 6154
/ 0
Q 2 13878 6186
/ 0
vdd 2 13078 6433
/ 0
vss 2 13078 5939
_I0/chip/draw_erase_piece/state_reg_0_inst dfr11 0
R 2 13118 6680
/ 0
D 2 13038 6680
/ 0
CK 2 13198 6712
/ 0
Q 2 13838 6680
/ 0
vdd 2 13038 6433
/ 0
vss 2 13038 6927
_I0/chip/clear_shift/state_reg_1_inst dfr11 0
R 2 6518 4210
/ 0
D 2 6438 4210
/ 0
CK 2 6598 4178
/ 0
Q 2 7238 4210
/ 0
vdd 2 6438 4457
/ 0
vss 2 6438 3963
_I0/chip/clear_shift/row_full_reg dfr11 0
R 2 6518 3222
/ 0
D 2 6438 3222
/ 0
CK 2 6598 3190
/ 0
Q 2 7238 3222
/ 0
vdd 2 6438 3469
/ 0
vss 2 6438 2975
_I0/chip/clear_shift/state_reg_2_inst dfr11 0
R 2 6518 3716
/ 0
D 2 6438 3716
/ 0
CK 2 6598 3748
/ 0
Q 2 7238 3716
/ 0
vdd 2 6438 3469
/ 0
vss 2 6438 3963
_I0/chip/clear_shift/state_reg_3_inst dfr11 0
R 2 6518 2234
/ 0
D 2 6438 2234
/ 0
CK 2 6598 2202
/ 0
Q 2 7238 2234
/ 0
vdd 2 6438 2481
/ 0
vss 2 6438 1987
_I0/chip/clear_shift/state_reg_0_inst dfr11 0
R 2 6518 2728
/ 0
D 2 6438 2728
/ 0
CK 2 6598 2760
/ 0
Q 2 7238 2728
/ 0
vdd 2 6438 2481
/ 0
vss 2 6438 2975
_I0/chip/clear_shift/shift/state_reg_1_inst dfr11 0
R 2 3838 1246
/ 0
D 2 3758 1246
/ 0
CK 2 3918 1214
/ 0
Q 2 4558 1246
/ 0
vdd 2 3758 1493
/ 0
vss 2 3758 999
_I0/chip/clear_shift/shift/state_reg_0_inst dfr11 0
R 2 3838 752
/ 0
D 2 3758 752
/ 0
CK 2 3918 784
/ 0
Q 2 4558 752
/ 0
vdd 2 3758 505
/ 0
vss 2 3758 999
_I0/chip/clear_shift/shift/state_reg_2_inst dfr11 0
R 2 4718 752
/ 0
D 2 4638 752
/ 0
CK 2 4798 784
/ 0
Q 2 5438 752
/ 0
vdd 2 4638 505
/ 0
vss 2 4638 999
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_0_inst dfr11 0
R 2 598 3716
/ 0
D 2 518 3716
/ 0
CK 2 678 3748
/ 0
Q 2 1318 3716
/ 0
vdd 2 518 3469
/ 0
vss 2 518 3963
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_2_inst dfr11 0
R 2 598 2234
/ 0
D 2 518 2234
/ 0
CK 2 678 2202
/ 0
Q 2 1318 2234
/ 0
vdd 2 518 2481
/ 0
vss 2 518 1987
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_3_inst dfr11 0
R 2 598 1246
/ 0
D 2 518 1246
/ 0
CK 2 678 1214
/ 0
Q 2 1318 1246
/ 0
vdd 2 518 1493
/ 0
vss 2 518 999
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_4_inst dfr11 0
R 2 598 1740
/ 0
D 2 518 1740
/ 0
CK 2 678 1772
/ 0
Q 2 1318 1740
/ 0
vdd 2 518 1493
/ 0
vss 2 518 1987
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_6_inst dfr11 0
R 2 598 3222
/ 0
D 2 518 3222
/ 0
CK 2 678 3190
/ 0
Q 2 1318 3222
/ 0
vdd 2 518 3469
/ 0
vss 2 518 2975
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_1_inst dfr11 0
R 2 598 2728
/ 0
D 2 518 2728
/ 0
CK 2 678 2760
/ 0
Q 2 1318 2728
/ 0
vdd 2 518 2481
/ 0
vss 2 518 2975
_I0/chip/clear_shift/shift/counter_7_bit/state_reg_5_inst dfr11 0
R 2 1438 3716
/ 0
D 2 1358 3716
/ 0
CK 2 1518 3748
/ 0
Q 2 2158 3716
/ 0
vdd 2 1358 3469
/ 0
vss 2 1358 3963
_I0/chip/clear_shift/counter_7_bit/state_reg_4_inst dfr11 0
R 2 7398 1246
/ 0
D 2 7318 1246
/ 0
CK 2 7478 1214
/ 0
Q 2 8118 1246
/ 0
vdd 2 7318 1493
/ 0
vss 2 7318 999
_I0/chip/clear_shift/counter_7_bit/state_reg_0_inst dfr11 0
R 2 7398 258
/ 0
D 2 7318 258
/ 0
CK 2 7478 226
/ 0
Q 2 8118 258
/ 0
vdd 2 7318 505
/ 0
vss 2 7318 11
_I0/chip/clear_shift/counter_7_bit/state_reg_6_inst dfr11 0
R 2 9078 1246
/ 0
D 2 8998 1246
/ 0
CK 2 9158 1214
/ 0
Q 2 9798 1246
/ 0
vdd 2 8998 1493
/ 0
vss 2 8998 999
_I0/chip/clear_shift/counter_7_bit/state_reg_1_inst dfr11 0
R 2 8238 258
/ 0
D 2 8158 258
/ 0
CK 2 8318 226
/ 0
Q 2 8958 258
/ 0
vdd 2 8158 505
/ 0
vss 2 8158 11
_I0/chip/clear_shift/counter_7_bit/state_reg_3_inst dfr11 0
R 2 7398 752
/ 0
D 2 7318 752
/ 0
CK 2 7478 784
/ 0
Q 2 8118 752
/ 0
vdd 2 7318 505
/ 0
vss 2 7318 999
_I0/chip/clear_shift/counter_7_bit/state_reg_2_inst dfr11 0
R 2 9078 752
/ 0
D 2 8998 752
/ 0
CK 2 9158 784
/ 0
Q 2 9798 752
/ 0
vdd 2 8998 505
/ 0
vss 2 8998 999
_I0/chip/clear_shift/counter_7_bit/state_reg_5_inst dfr11 0
R 2 9078 258
/ 0
D 2 8998 258
/ 0
CK 2 9158 226
/ 0
Q 2 9798 258
/ 0
vdd 2 8998 505
/ 0
vss 2 8998 11
_I0/chip/switch_debounce/state_reg_0_inst dfr11 0
R 2 558 6186
/ 0
D 2 478 6186
/ 0
CK 2 638 6154
/ 0
Q 2 1278 6186
/ 0
vdd 2 478 6433
/ 0
vss 2 478 5939
_I0/chip/switch_debounce/output_reg_1_inst dfr11 0
R 2 1398 5692
/ 0
D 2 1318 5692
/ 0
CK 2 1478 5724
/ 0
Q 2 2118 5692
/ 0
vdd 2 1318 5445
/ 0
vss 2 1318 5939
_I0/chip/switch_debounce/output_reg_3_inst dfr11 0
R 2 1398 5198
/ 0
D 2 1318 5198
/ 0
CK 2 1478 5166
/ 0
Q 2 2118 5198
/ 0
vdd 2 1318 5445
/ 0
vss 2 1318 4951
_I0/chip/switch_debounce/state_reg_1_inst dfr11 0
R 2 1398 6186
/ 0
D 2 1318 6186
/ 0
CK 2 1478 6154
/ 0
Q 2 2118 6186
/ 0
vdd 2 1318 6433
/ 0
vss 2 1318 5939
_I0/chip/switch_debounce/output_reg_2_inst dfr11 0
R 2 2238 5692
/ 0
D 2 2158 5692
/ 0
CK 2 2318 5724
/ 0
Q 2 2958 5692
/ 0
vdd 2 2158 5445
/ 0
vss 2 2158 5939
_I0/chip/switch_debounce/output_reg_0_inst dfr11 0
R 2 2238 5198
/ 0
D 2 2158 5198
/ 0
CK 2 2318 5166
/ 0
Q 2 2958 5198
/ 0
vdd 2 2158 5445
/ 0
vss 2 2158 4951
_I0/chip/switch_debounce/output_reg_5_inst dfr11 0
R 2 2238 6680
/ 0
D 2 2158 6680
/ 0
CK 2 2318 6712
/ 0
Q 2 2958 6680
/ 0
vdd 2 2158 6433
/ 0
vss 2 2158 6927
_I0/chip/switch_debounce/output_reg_4_inst dfr11 0
R 2 2238 6186
/ 0
D 2 2158 6186
/ 0
CK 2 2318 6154
/ 0
Q 2 2958 6186
/ 0
vdd 2 2158 6433
/ 0
vss 2 2158 5939
_I0/chip/keep_score/L1/score_reg_0_inst dfr11 0
R 2 15878 11620
/ 0
D 2 15798 11620
/ 0
CK 2 15958 11652
/ 0
Q 2 16598 11620
/ 0
vdd 2 15798 11373
/ 0
vss 2 15798 11867
_I0/chip/keep_score/L1/score_reg_6_inst dfr11 0
R 2 15878 11126
/ 0
D 2 15798 11126
/ 0
CK 2 15958 11094
/ 0
Q 2 16598 11126
/ 0
vdd 2 15798 11373
/ 0
vss 2 15798 10879
_I0/chip/keep_score/L1/score_reg_7_inst dfr11 0
R 2 15878 10632
/ 0
D 2 15798 10632
/ 0
CK 2 15958 10664
/ 0
Q 2 16598 10632
/ 0
vdd 2 15798 10385
/ 0
vss 2 15798 10879
_I0/chip/keep_score/L1/score_reg_5_inst dfr11 0
R 2 15878 10138
/ 0
D 2 15798 10138
/ 0
CK 2 15958 10106
/ 0
Q 2 16598 10138
/ 0
vdd 2 15798 10385
/ 0
vss 2 15798 9891
_I0/chip/keep_score/L1/score_reg_3_inst dfr11 0
R 2 14958 10138
/ 0
D 2 14878 10138
/ 0
CK 2 15038 10106
/ 0
Q 2 15678 10138
/ 0
vdd 2 14878 10385
/ 0
vss 2 14878 9891
_I0/chip/keep_score/L1/score_reg_4_inst dfr11 0
R 2 14558 11126
/ 0
D 2 14478 11126
/ 0
CK 2 14638 11094
/ 0
Q 2 15278 11126
/ 0
vdd 2 14478 11373
/ 0
vss 2 14478 10879
_I0/chip/keep_score/L1/score_reg_1_inst dfr11 0
R 2 13718 11126
/ 0
D 2 13638 11126
/ 0
CK 2 13798 11094
/ 0
Q 2 14438 11126
/ 0
vdd 2 13638 11373
/ 0
vss 2 13638 10879
_I0/chip/keep_score/L1/score_reg_2_inst dfr11 0
R 2 13718 10138
/ 0
D 2 13638 10138
/ 0
CK 2 13798 10106
/ 0
Q 2 14438 10138
/ 0
vdd 2 13638 10385
/ 0
vss 2 13638 9891
_I0/chip/fall_timer/state_reg_0_inst dfr11 0
R 2 13718 16066
/ 0
D 2 13638 16066
/ 0
CK 2 13798 16034
/ 0
Q 2 14438 16066
/ 0
vdd 2 13638 16313
/ 0
vss 2 13638 15819
_I0/chip/fall_timer/state_reg_2_inst dfr11 0
R 2 14718 18536
/ 0
D 2 14638 18536
/ 0
CK 2 14798 18568
/ 0
Q 2 15438 18536
/ 0
vdd 2 14638 18289
/ 0
vss 2 14638 18783
_I0/chip/fall_timer/state_reg_1_inst dfr11 0
R 2 14718 18042
/ 0
D 2 14638 18042
/ 0
CK 2 14798 18010
/ 0
Q 2 15438 18042
/ 0
vdd 2 14638 18289
/ 0
vss 2 14638 17795
_I0/chip/fall_timer/counter/state_reg_3_inst dfr11 0
R 2 15078 16560
/ 0
D 2 14998 16560
/ 0
CK 2 15158 16592
/ 0
Q 2 15798 16560
/ 0
vdd 2 14998 16313
/ 0
vss 2 14998 16807
_I0/chip/fall_timer/counter/state_reg_1_inst dfr11 0
R 2 15078 17054
/ 0
D 2 14998 17054
/ 0
CK 2 15158 17022
/ 0
Q 2 15798 17054
/ 0
vdd 2 14998 17301
/ 0
vss 2 14998 16807
_I0/chip/fall_timer/counter/state_reg_4_inst dfr11 0
R 2 15078 17548
/ 0
D 2 14998 17548
/ 0
CK 2 15158 17580
/ 0
Q 2 15798 17548
/ 0
vdd 2 14998 17301
/ 0
vss 2 14998 17795
_I0/chip/fall_timer/counter/state_reg_2_inst dfr11 0
R 2 14238 17054
/ 0
D 2 14158 17054
/ 0
CK 2 14318 17022
/ 0
Q 2 14958 17054
/ 0
vdd 2 14158 17301
/ 0
vss 2 14158 16807
_I0/chip/fall_timer/counter/state_reg_0_inst dfr11 0
R 2 14238 17548
/ 0
D 2 14158 17548
/ 0
CK 2 14318 17580
/ 0
Q 2 14958 17548
/ 0
vdd 2 14158 17301
/ 0
vss 2 14158 17795
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_7 dfr11 0
R 2 29558 6680
/ 0
D 2 29478 6680
/ 0
CK 2 29638 6712
/ 0
Q 2 30278 6680
/ 0
vdd 2 29478 6433
/ 0
vss 2 29478 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_7 dfr11 0
R 2 33478 6680
/ 0
D 2 33398 6680
/ 0
CK 2 33558 6712
/ 0
Q 2 34198 6680
/ 0
vdd 2 33398 6433
/ 0
vss 2 33398 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_7 dfr11 0
R 2 37398 6680
/ 0
D 2 37318 6680
/ 0
CK 2 37478 6712
/ 0
Q 2 38118 6680
/ 0
vdd 2 37318 6433
/ 0
vss 2 37318 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_7 dfr11 0
R 2 25638 6680
/ 0
D 2 25558 6680
/ 0
CK 2 25718 6712
/ 0
Q 2 26358 6680
/ 0
vdd 2 25558 6433
/ 0
vss 2 25558 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_7 dfr11 0
R 2 21718 6680
/ 0
D 2 21638 6680
/ 0
CK 2 21798 6712
/ 0
Q 2 22438 6680
/ 0
vdd 2 21638 6433
/ 0
vss 2 21638 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_7 dfr11 0
R 2 29558 4704
/ 0
D 2 29478 4704
/ 0
CK 2 29638 4736
/ 0
Q 2 30278 4704
/ 0
vdd 2 29478 4457
/ 0
vss 2 29478 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_7 dfr11 0
R 2 33478 4704
/ 0
D 2 33398 4704
/ 0
CK 2 33558 4736
/ 0
Q 2 34198 4704
/ 0
vdd 2 33398 4457
/ 0
vss 2 33398 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_7 dfr11 0
R 2 37398 4704
/ 0
D 2 37318 4704
/ 0
CK 2 37478 4736
/ 0
Q 2 38118 4704
/ 0
vdd 2 37318 4457
/ 0
vss 2 37318 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_7 dfr11 0
R 2 25638 4704
/ 0
D 2 25558 4704
/ 0
CK 2 25718 4736
/ 0
Q 2 26358 4704
/ 0
vdd 2 25558 4457
/ 0
vss 2 25558 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_7 dfr11 0
R 2 21718 4704
/ 0
D 2 21638 4704
/ 0
CK 2 21798 4736
/ 0
Q 2 22438 4704
/ 0
vdd 2 21638 4457
/ 0
vss 2 21638 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_7 dfr11 0
R 2 29558 752
/ 0
D 2 29478 752
/ 0
CK 2 29638 784
/ 0
Q 2 30278 752
/ 0
vdd 2 29478 505
/ 0
vss 2 29478 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_7 dfr11 0
R 2 33478 752
/ 0
D 2 33398 752
/ 0
CK 2 33558 784
/ 0
Q 2 34198 752
/ 0
vdd 2 33398 505
/ 0
vss 2 33398 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_7 dfr11 0
R 2 37398 752
/ 0
D 2 37318 752
/ 0
CK 2 37478 784
/ 0
Q 2 38118 752
/ 0
vdd 2 37318 505
/ 0
vss 2 37318 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_7 dfr11 0
R 2 25638 752
/ 0
D 2 25558 752
/ 0
CK 2 25718 784
/ 0
Q 2 26358 752
/ 0
vdd 2 25558 505
/ 0
vss 2 25558 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_7 dfr11 0
R 2 21718 752
/ 0
D 2 21638 752
/ 0
CK 2 21798 784
/ 0
Q 2 22438 752
/ 0
vdd 2 21638 505
/ 0
vss 2 21638 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_7 dfr11 0
R 2 29558 2728
/ 0
D 2 29478 2728
/ 0
CK 2 29638 2760
/ 0
Q 2 30278 2728
/ 0
vdd 2 29478 2481
/ 0
vss 2 29478 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_7 dfr11 0
R 2 33478 2728
/ 0
D 2 33398 2728
/ 0
CK 2 33558 2760
/ 0
Q 2 34198 2728
/ 0
vdd 2 33398 2481
/ 0
vss 2 33398 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_7 dfr11 0
R 2 37398 2728
/ 0
D 2 37318 2728
/ 0
CK 2 37478 2760
/ 0
Q 2 38118 2728
/ 0
vdd 2 37318 2481
/ 0
vss 2 37318 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_7 dfr11 0
R 2 25638 2728
/ 0
D 2 25558 2728
/ 0
CK 2 25718 2760
/ 0
Q 2 26358 2728
/ 0
vdd 2 25558 2481
/ 0
vss 2 25558 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_7 dfr11 0
R 2 21718 2728
/ 0
D 2 21638 2728
/ 0
CK 2 21798 2760
/ 0
Q 2 22438 2728
/ 0
vdd 2 21638 2481
/ 0
vss 2 21638 2975
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_7 dfr11 0
R 2 27598 6680
/ 0
D 2 27518 6680
/ 0
CK 2 27678 6712
/ 0
Q 2 28318 6680
/ 0
vdd 2 27518 6433
/ 0
vss 2 27518 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_7 dfr11 0
R 2 31518 6680
/ 0
D 2 31438 6680
/ 0
CK 2 31598 6712
/ 0
Q 2 32238 6680
/ 0
vdd 2 31438 6433
/ 0
vss 2 31438 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_7 dfr11 0
R 2 35438 6680
/ 0
D 2 35358 6680
/ 0
CK 2 35518 6712
/ 0
Q 2 36158 6680
/ 0
vdd 2 35358 6433
/ 0
vss 2 35358 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_7 dfr11 0
R 2 23678 6680
/ 0
D 2 23598 6680
/ 0
CK 2 23758 6712
/ 0
Q 2 24398 6680
/ 0
vdd 2 23598 6433
/ 0
vss 2 23598 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_7 dfr11 0
R 2 19758 6680
/ 0
D 2 19678 6680
/ 0
CK 2 19838 6712
/ 0
Q 2 20478 6680
/ 0
vdd 2 19678 6433
/ 0
vss 2 19678 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_7 dfr11 0
R 2 27598 4704
/ 0
D 2 27518 4704
/ 0
CK 2 27678 4736
/ 0
Q 2 28318 4704
/ 0
vdd 2 27518 4457
/ 0
vss 2 27518 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_7 dfr11 0
R 2 31518 4704
/ 0
D 2 31438 4704
/ 0
CK 2 31598 4736
/ 0
Q 2 32238 4704
/ 0
vdd 2 31438 4457
/ 0
vss 2 31438 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_7 dfr11 0
R 2 35438 4704
/ 0
D 2 35358 4704
/ 0
CK 2 35518 4736
/ 0
Q 2 36158 4704
/ 0
vdd 2 35358 4457
/ 0
vss 2 35358 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_7 dfr11 0
R 2 23678 4704
/ 0
D 2 23598 4704
/ 0
CK 2 23758 4736
/ 0
Q 2 24398 4704
/ 0
vdd 2 23598 4457
/ 0
vss 2 23598 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_7 dfr11 0
R 2 19758 4704
/ 0
D 2 19678 4704
/ 0
CK 2 19838 4736
/ 0
Q 2 20478 4704
/ 0
vdd 2 19678 4457
/ 0
vss 2 19678 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_7 dfr11 0
R 2 27598 752
/ 0
D 2 27518 752
/ 0
CK 2 27678 784
/ 0
Q 2 28318 752
/ 0
vdd 2 27518 505
/ 0
vss 2 27518 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_7 dfr11 0
R 2 31518 752
/ 0
D 2 31438 752
/ 0
CK 2 31598 784
/ 0
Q 2 32238 752
/ 0
vdd 2 31438 505
/ 0
vss 2 31438 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_7 dfr11 0
R 2 35438 752
/ 0
D 2 35358 752
/ 0
CK 2 35518 784
/ 0
Q 2 36158 752
/ 0
vdd 2 35358 505
/ 0
vss 2 35358 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_7 dfr11 0
R 2 23678 752
/ 0
D 2 23598 752
/ 0
CK 2 23758 784
/ 0
Q 2 24398 752
/ 0
vdd 2 23598 505
/ 0
vss 2 23598 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_7 dfr11 0
R 2 19758 752
/ 0
D 2 19678 752
/ 0
CK 2 19838 784
/ 0
Q 2 20478 752
/ 0
vdd 2 19678 505
/ 0
vss 2 19678 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_7 dfr11 0
R 2 27598 2728
/ 0
D 2 27518 2728
/ 0
CK 2 27678 2760
/ 0
Q 2 28318 2728
/ 0
vdd 2 27518 2481
/ 0
vss 2 27518 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_7 dfr11 0
R 2 31518 2728
/ 0
D 2 31438 2728
/ 0
CK 2 31598 2760
/ 0
Q 2 32238 2728
/ 0
vdd 2 31438 2481
/ 0
vss 2 31438 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_7 dfr11 0
R 2 35438 2728
/ 0
D 2 35358 2728
/ 0
CK 2 35518 2760
/ 0
Q 2 36158 2728
/ 0
vdd 2 35358 2481
/ 0
vss 2 35358 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_7 dfr11 0
R 2 23678 2728
/ 0
D 2 23598 2728
/ 0
CK 2 23758 2760
/ 0
Q 2 24398 2728
/ 0
vdd 2 23598 2481
/ 0
vss 2 23598 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_7 dfr11 0
R 2 19758 2728
/ 0
D 2 19678 2728
/ 0
CK 2 19838 2760
/ 0
Q 2 20478 2728
/ 0
vdd 2 19678 2481
/ 0
vss 2 19678 2975
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_8 dfr11 0
R 2 29558 6186
/ 0
D 2 29478 6186
/ 0
CK 2 29638 6154
/ 0
Q 2 30278 6186
/ 0
vdd 2 29478 6433
/ 0
vss 2 29478 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_8 dfr11 0
R 2 33478 6186
/ 0
D 2 33398 6186
/ 0
CK 2 33558 6154
/ 0
Q 2 34198 6186
/ 0
vdd 2 33398 6433
/ 0
vss 2 33398 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_8 dfr11 0
R 2 37398 6186
/ 0
D 2 37318 6186
/ 0
CK 2 37478 6154
/ 0
Q 2 38118 6186
/ 0
vdd 2 37318 6433
/ 0
vss 2 37318 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_8 dfr11 0
R 2 25638 6186
/ 0
D 2 25558 6186
/ 0
CK 2 25718 6154
/ 0
Q 2 26358 6186
/ 0
vdd 2 25558 6433
/ 0
vss 2 25558 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_8 dfr11 0
R 2 21718 6186
/ 0
D 2 21638 6186
/ 0
CK 2 21798 6154
/ 0
Q 2 22438 6186
/ 0
vdd 2 21638 6433
/ 0
vss 2 21638 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_8 dfr11 0
R 2 29558 4210
/ 0
D 2 29478 4210
/ 0
CK 2 29638 4178
/ 0
Q 2 30278 4210
/ 0
vdd 2 29478 4457
/ 0
vss 2 29478 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_8 dfr11 0
R 2 33478 4210
/ 0
D 2 33398 4210
/ 0
CK 2 33558 4178
/ 0
Q 2 34198 4210
/ 0
vdd 2 33398 4457
/ 0
vss 2 33398 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_8 dfr11 0
R 2 37398 4210
/ 0
D 2 37318 4210
/ 0
CK 2 37478 4178
/ 0
Q 2 38118 4210
/ 0
vdd 2 37318 4457
/ 0
vss 2 37318 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_8 dfr11 0
R 2 25638 4210
/ 0
D 2 25558 4210
/ 0
CK 2 25718 4178
/ 0
Q 2 26358 4210
/ 0
vdd 2 25558 4457
/ 0
vss 2 25558 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_8 dfr11 0
R 2 21718 4210
/ 0
D 2 21638 4210
/ 0
CK 2 21798 4178
/ 0
Q 2 22438 4210
/ 0
vdd 2 21638 4457
/ 0
vss 2 21638 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_8 dfr11 0
R 2 29558 258
/ 0
D 2 29478 258
/ 0
CK 2 29638 226
/ 0
Q 2 30278 258
/ 0
vdd 2 29478 505
/ 0
vss 2 29478 11
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_8 dfr11 0
R 2 33478 258
/ 0
D 2 33398 258
/ 0
CK 2 33558 226
/ 0
Q 2 34198 258
/ 0
vdd 2 33398 505
/ 0
vss 2 33398 11
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_8 dfr11 0
R 2 37398 258
/ 0
D 2 37318 258
/ 0
CK 2 37478 226
/ 0
Q 2 38118 258
/ 0
vdd 2 37318 505
/ 0
vss 2 37318 11
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_8 dfr11 0
R 2 25638 258
/ 0
D 2 25558 258
/ 0
CK 2 25718 226
/ 0
Q 2 26358 258
/ 0
vdd 2 25558 505
/ 0
vss 2 25558 11
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_8 dfr11 0
R 2 21718 258
/ 0
D 2 21638 258
/ 0
CK 2 21798 226
/ 0
Q 2 22438 258
/ 0
vdd 2 21638 505
/ 0
vss 2 21638 11
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_8 dfr11 0
R 2 29558 2234
/ 0
D 2 29478 2234
/ 0
CK 2 29638 2202
/ 0
Q 2 30278 2234
/ 0
vdd 2 29478 2481
/ 0
vss 2 29478 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_8 dfr11 0
R 2 33478 2234
/ 0
D 2 33398 2234
/ 0
CK 2 33558 2202
/ 0
Q 2 34198 2234
/ 0
vdd 2 33398 2481
/ 0
vss 2 33398 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_8 dfr11 0
R 2 37398 2234
/ 0
D 2 37318 2234
/ 0
CK 2 37478 2202
/ 0
Q 2 38118 2234
/ 0
vdd 2 37318 2481
/ 0
vss 2 37318 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_8 dfr11 0
R 2 25638 2234
/ 0
D 2 25558 2234
/ 0
CK 2 25718 2202
/ 0
Q 2 26358 2234
/ 0
vdd 2 25558 2481
/ 0
vss 2 25558 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_8 dfr11 0
R 2 21718 2234
/ 0
D 2 21638 2234
/ 0
CK 2 21798 2202
/ 0
Q 2 22438 2234
/ 0
vdd 2 21638 2481
/ 0
vss 2 21638 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_8 dfr11 0
R 2 27598 6186
/ 0
D 2 27518 6186
/ 0
CK 2 27678 6154
/ 0
Q 2 28318 6186
/ 0
vdd 2 27518 6433
/ 0
vss 2 27518 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_8 dfr11 0
R 2 31518 6186
/ 0
D 2 31438 6186
/ 0
CK 2 31598 6154
/ 0
Q 2 32238 6186
/ 0
vdd 2 31438 6433
/ 0
vss 2 31438 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_8 dfr11 0
R 2 35438 6186
/ 0
D 2 35358 6186
/ 0
CK 2 35518 6154
/ 0
Q 2 36158 6186
/ 0
vdd 2 35358 6433
/ 0
vss 2 35358 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_8 dfr11 0
R 2 23678 6186
/ 0
D 2 23598 6186
/ 0
CK 2 23758 6154
/ 0
Q 2 24398 6186
/ 0
vdd 2 23598 6433
/ 0
vss 2 23598 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_8 dfr11 0
R 2 19758 6186
/ 0
D 2 19678 6186
/ 0
CK 2 19838 6154
/ 0
Q 2 20478 6186
/ 0
vdd 2 19678 6433
/ 0
vss 2 19678 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_8 dfr11 0
R 2 27598 4210
/ 0
D 2 27518 4210
/ 0
CK 2 27678 4178
/ 0
Q 2 28318 4210
/ 0
vdd 2 27518 4457
/ 0
vss 2 27518 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_8 dfr11 0
R 2 31518 4210
/ 0
D 2 31438 4210
/ 0
CK 2 31598 4178
/ 0
Q 2 32238 4210
/ 0
vdd 2 31438 4457
/ 0
vss 2 31438 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_8 dfr11 0
R 2 35438 4210
/ 0
D 2 35358 4210
/ 0
CK 2 35518 4178
/ 0
Q 2 36158 4210
/ 0
vdd 2 35358 4457
/ 0
vss 2 35358 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_8 dfr11 0
R 2 23678 4210
/ 0
D 2 23598 4210
/ 0
CK 2 23758 4178
/ 0
Q 2 24398 4210
/ 0
vdd 2 23598 4457
/ 0
vss 2 23598 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_8 dfr11 0
R 2 19758 4210
/ 0
D 2 19678 4210
/ 0
CK 2 19838 4178
/ 0
Q 2 20478 4210
/ 0
vdd 2 19678 4457
/ 0
vss 2 19678 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_8 dfr11 0
R 2 27598 258
/ 0
D 2 27518 258
/ 0
CK 2 27678 226
/ 0
Q 2 28318 258
/ 0
vdd 2 27518 505
/ 0
vss 2 27518 11
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_8 dfr11 0
R 2 31518 258
/ 0
D 2 31438 258
/ 0
CK 2 31598 226
/ 0
Q 2 32238 258
/ 0
vdd 2 31438 505
/ 0
vss 2 31438 11
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_8 dfr11 0
R 2 35438 258
/ 0
D 2 35358 258
/ 0
CK 2 35518 226
/ 0
Q 2 36158 258
/ 0
vdd 2 35358 505
/ 0
vss 2 35358 11
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_8 dfr11 0
R 2 23678 258
/ 0
D 2 23598 258
/ 0
CK 2 23758 226
/ 0
Q 2 24398 258
/ 0
vdd 2 23598 505
/ 0
vss 2 23598 11
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_8 dfr11 0
R 2 19758 258
/ 0
D 2 19678 258
/ 0
CK 2 19838 226
/ 0
Q 2 20478 258
/ 0
vdd 2 19678 505
/ 0
vss 2 19678 11
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_8 dfr11 0
R 2 27598 2234
/ 0
D 2 27518 2234
/ 0
CK 2 27678 2202
/ 0
Q 2 28318 2234
/ 0
vdd 2 27518 2481
/ 0
vss 2 27518 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_8 dfr11 0
R 2 31518 2234
/ 0
D 2 31438 2234
/ 0
CK 2 31598 2202
/ 0
Q 2 32238 2234
/ 0
vdd 2 31438 2481
/ 0
vss 2 31438 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_8 dfr11 0
R 2 35438 2234
/ 0
D 2 35358 2234
/ 0
CK 2 35518 2202
/ 0
Q 2 36158 2234
/ 0
vdd 2 35358 2481
/ 0
vss 2 35358 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_8 dfr11 0
R 2 23678 2234
/ 0
D 2 23598 2234
/ 0
CK 2 23758 2202
/ 0
Q 2 24398 2234
/ 0
vdd 2 23598 2481
/ 0
vss 2 23598 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_8 dfr11 0
R 2 19758 2234
/ 0
D 2 19678 2234
/ 0
CK 2 19838 2202
/ 0
Q 2 20478 2234
/ 0
vdd 2 19678 2481
/ 0
vss 2 19678 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_6 dfr11 0
R 2 29558 7668
/ 0
D 2 29478 7668
/ 0
CK 2 29638 7700
/ 0
Q 2 30278 7668
/ 0
vdd 2 29478 7421
/ 0
vss 2 29478 7915
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_6 dfr11 0
R 2 33478 7668
/ 0
D 2 33398 7668
/ 0
CK 2 33558 7700
/ 0
Q 2 34198 7668
/ 0
vdd 2 33398 7421
/ 0
vss 2 33398 7915
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_6 dfr11 0
R 2 37398 7668
/ 0
D 2 37318 7668
/ 0
CK 2 37478 7700
/ 0
Q 2 38118 7668
/ 0
vdd 2 37318 7421
/ 0
vss 2 37318 7915
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_6 dfr11 0
R 2 25638 7668
/ 0
D 2 25558 7668
/ 0
CK 2 25718 7700
/ 0
Q 2 26358 7668
/ 0
vdd 2 25558 7421
/ 0
vss 2 25558 7915
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_6 dfr11 0
R 2 21718 7668
/ 0
D 2 21638 7668
/ 0
CK 2 21798 7700
/ 0
Q 2 22438 7668
/ 0
vdd 2 21638 7421
/ 0
vss 2 21638 7915
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_6 dfr11 0
R 2 29558 5692
/ 0
D 2 29478 5692
/ 0
CK 2 29638 5724
/ 0
Q 2 30278 5692
/ 0
vdd 2 29478 5445
/ 0
vss 2 29478 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_6 dfr11 0
R 2 33478 5692
/ 0
D 2 33398 5692
/ 0
CK 2 33558 5724
/ 0
Q 2 34198 5692
/ 0
vdd 2 33398 5445
/ 0
vss 2 33398 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_6 dfr11 0
R 2 37398 5692
/ 0
D 2 37318 5692
/ 0
CK 2 37478 5724
/ 0
Q 2 38118 5692
/ 0
vdd 2 37318 5445
/ 0
vss 2 37318 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_6 dfr11 0
R 2 25638 5692
/ 0
D 2 25558 5692
/ 0
CK 2 25718 5724
/ 0
Q 2 26358 5692
/ 0
vdd 2 25558 5445
/ 0
vss 2 25558 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_6 dfr11 0
R 2 21718 5692
/ 0
D 2 21638 5692
/ 0
CK 2 21798 5724
/ 0
Q 2 22438 5692
/ 0
vdd 2 21638 5445
/ 0
vss 2 21638 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_6 dfr11 0
R 2 29558 1740
/ 0
D 2 29478 1740
/ 0
CK 2 29638 1772
/ 0
Q 2 30278 1740
/ 0
vdd 2 29478 1493
/ 0
vss 2 29478 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_6 dfr11 0
R 2 33478 1740
/ 0
D 2 33398 1740
/ 0
CK 2 33558 1772
/ 0
Q 2 34198 1740
/ 0
vdd 2 33398 1493
/ 0
vss 2 33398 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_6 dfr11 0
R 2 37398 1740
/ 0
D 2 37318 1740
/ 0
CK 2 37478 1772
/ 0
Q 2 38118 1740
/ 0
vdd 2 37318 1493
/ 0
vss 2 37318 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_6 dfr11 0
R 2 25638 1740
/ 0
D 2 25558 1740
/ 0
CK 2 25718 1772
/ 0
Q 2 26358 1740
/ 0
vdd 2 25558 1493
/ 0
vss 2 25558 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_6 dfr11 0
R 2 21718 1740
/ 0
D 2 21638 1740
/ 0
CK 2 21798 1772
/ 0
Q 2 22438 1740
/ 0
vdd 2 21638 1493
/ 0
vss 2 21638 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_6 dfr11 0
R 2 29558 3716
/ 0
D 2 29478 3716
/ 0
CK 2 29638 3748
/ 0
Q 2 30278 3716
/ 0
vdd 2 29478 3469
/ 0
vss 2 29478 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_6 dfr11 0
R 2 33478 3716
/ 0
D 2 33398 3716
/ 0
CK 2 33558 3748
/ 0
Q 2 34198 3716
/ 0
vdd 2 33398 3469
/ 0
vss 2 33398 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_6 dfr11 0
R 2 37398 3716
/ 0
D 2 37318 3716
/ 0
CK 2 37478 3748
/ 0
Q 2 38118 3716
/ 0
vdd 2 37318 3469
/ 0
vss 2 37318 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_6 dfr11 0
R 2 25638 3716
/ 0
D 2 25558 3716
/ 0
CK 2 25718 3748
/ 0
Q 2 26358 3716
/ 0
vdd 2 25558 3469
/ 0
vss 2 25558 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_6 dfr11 0
R 2 21718 3716
/ 0
D 2 21638 3716
/ 0
CK 2 21798 3748
/ 0
Q 2 22438 3716
/ 0
vdd 2 21638 3469
/ 0
vss 2 21638 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_6 dfr11 0
R 2 27598 7668
/ 0
D 2 27518 7668
/ 0
CK 2 27678 7700
/ 0
Q 2 28318 7668
/ 0
vdd 2 27518 7421
/ 0
vss 2 27518 7915
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_6 dfr11 0
R 2 31518 7668
/ 0
D 2 31438 7668
/ 0
CK 2 31598 7700
/ 0
Q 2 32238 7668
/ 0
vdd 2 31438 7421
/ 0
vss 2 31438 7915
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_6 dfr11 0
R 2 35438 7668
/ 0
D 2 35358 7668
/ 0
CK 2 35518 7700
/ 0
Q 2 36158 7668
/ 0
vdd 2 35358 7421
/ 0
vss 2 35358 7915
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_6 dfr11 0
R 2 23678 7668
/ 0
D 2 23598 7668
/ 0
CK 2 23758 7700
/ 0
Q 2 24398 7668
/ 0
vdd 2 23598 7421
/ 0
vss 2 23598 7915
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_6 dfr11 0
R 2 19758 7668
/ 0
D 2 19678 7668
/ 0
CK 2 19838 7700
/ 0
Q 2 20478 7668
/ 0
vdd 2 19678 7421
/ 0
vss 2 19678 7915
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_6 dfr11 0
R 2 27598 5692
/ 0
D 2 27518 5692
/ 0
CK 2 27678 5724
/ 0
Q 2 28318 5692
/ 0
vdd 2 27518 5445
/ 0
vss 2 27518 5939
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_6 dfr11 0
R 2 31518 5692
/ 0
D 2 31438 5692
/ 0
CK 2 31598 5724
/ 0
Q 2 32238 5692
/ 0
vdd 2 31438 5445
/ 0
vss 2 31438 5939
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_6 dfr11 0
R 2 35438 5692
/ 0
D 2 35358 5692
/ 0
CK 2 35518 5724
/ 0
Q 2 36158 5692
/ 0
vdd 2 35358 5445
/ 0
vss 2 35358 5939
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_6 dfr11 0
R 2 23678 5692
/ 0
D 2 23598 5692
/ 0
CK 2 23758 5724
/ 0
Q 2 24398 5692
/ 0
vdd 2 23598 5445
/ 0
vss 2 23598 5939
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_6 dfr11 0
R 2 19758 5692
/ 0
D 2 19678 5692
/ 0
CK 2 19838 5724
/ 0
Q 2 20478 5692
/ 0
vdd 2 19678 5445
/ 0
vss 2 19678 5939
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_6 dfr11 0
R 2 27598 1740
/ 0
D 2 27518 1740
/ 0
CK 2 27678 1772
/ 0
Q 2 28318 1740
/ 0
vdd 2 27518 1493
/ 0
vss 2 27518 1987
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_6 dfr11 0
R 2 31518 1740
/ 0
D 2 31438 1740
/ 0
CK 2 31598 1772
/ 0
Q 2 32238 1740
/ 0
vdd 2 31438 1493
/ 0
vss 2 31438 1987
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_6 dfr11 0
R 2 35438 1740
/ 0
D 2 35358 1740
/ 0
CK 2 35518 1772
/ 0
Q 2 36158 1740
/ 0
vdd 2 35358 1493
/ 0
vss 2 35358 1987
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_6 dfr11 0
R 2 23678 1740
/ 0
D 2 23598 1740
/ 0
CK 2 23758 1772
/ 0
Q 2 24398 1740
/ 0
vdd 2 23598 1493
/ 0
vss 2 23598 1987
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_6 dfr11 0
R 2 19758 1740
/ 0
D 2 19678 1740
/ 0
CK 2 19838 1772
/ 0
Q 2 20478 1740
/ 0
vdd 2 19678 1493
/ 0
vss 2 19678 1987
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_6 dfr11 0
R 2 27598 3716
/ 0
D 2 27518 3716
/ 0
CK 2 27678 3748
/ 0
Q 2 28318 3716
/ 0
vdd 2 27518 3469
/ 0
vss 2 27518 3963
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_6 dfr11 0
R 2 31518 3716
/ 0
D 2 31438 3716
/ 0
CK 2 31598 3748
/ 0
Q 2 32238 3716
/ 0
vdd 2 31438 3469
/ 0
vss 2 31438 3963
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_6 dfr11 0
R 2 35438 3716
/ 0
D 2 35358 3716
/ 0
CK 2 35518 3748
/ 0
Q 2 36158 3716
/ 0
vdd 2 35358 3469
/ 0
vss 2 35358 3963
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_6 dfr11 0
R 2 23678 3716
/ 0
D 2 23598 3716
/ 0
CK 2 23758 3748
/ 0
Q 2 24398 3716
/ 0
vdd 2 23598 3469
/ 0
vss 2 23598 3963
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_6 dfr11 0
R 2 19758 3716
/ 0
D 2 19678 3716
/ 0
CK 2 19838 3748
/ 0
Q 2 20478 3716
/ 0
vdd 2 19678 3469
/ 0
vss 2 19678 3963
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/dfr11_0 dfr11 0
R 2 29558 7174
/ 0
D 2 29478 7174
/ 0
CK 2 29638 7142
/ 0
Q 2 30278 7174
/ 0
vdd 2 29478 7421
/ 0
vss 2 29478 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/dfr11_0 dfr11 0
R 2 33478 7174
/ 0
D 2 33398 7174
/ 0
CK 2 33558 7142
/ 0
Q 2 34198 7174
/ 0
vdd 2 33398 7421
/ 0
vss 2 33398 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/dfr11_0 dfr11 0
R 2 37398 7174
/ 0
D 2 37318 7174
/ 0
CK 2 37478 7142
/ 0
Q 2 38118 7174
/ 0
vdd 2 37318 7421
/ 0
vss 2 37318 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/dfr11_0 dfr11 0
R 2 25638 7174
/ 0
D 2 25558 7174
/ 0
CK 2 25718 7142
/ 0
Q 2 26358 7174
/ 0
vdd 2 25558 7421
/ 0
vss 2 25558 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/dfr11_0 dfr11 0
R 2 21718 7174
/ 0
D 2 21638 7174
/ 0
CK 2 21798 7142
/ 0
Q 2 22438 7174
/ 0
vdd 2 21638 7421
/ 0
vss 2 21638 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/dfr11_0 dfr11 0
R 2 29558 5198
/ 0
D 2 29478 5198
/ 0
CK 2 29638 5166
/ 0
Q 2 30278 5198
/ 0
vdd 2 29478 5445
/ 0
vss 2 29478 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/dfr11_0 dfr11 0
R 2 33478 5198
/ 0
D 2 33398 5198
/ 0
CK 2 33558 5166
/ 0
Q 2 34198 5198
/ 0
vdd 2 33398 5445
/ 0
vss 2 33398 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/dfr11_0 dfr11 0
R 2 37398 5198
/ 0
D 2 37318 5198
/ 0
CK 2 37478 5166
/ 0
Q 2 38118 5198
/ 0
vdd 2 37318 5445
/ 0
vss 2 37318 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/dfr11_0 dfr11 0
R 2 25638 5198
/ 0
D 2 25558 5198
/ 0
CK 2 25718 5166
/ 0
Q 2 26358 5198
/ 0
vdd 2 25558 5445
/ 0
vss 2 25558 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/dfr11_0 dfr11 0
R 2 21718 5198
/ 0
D 2 21638 5198
/ 0
CK 2 21798 5166
/ 0
Q 2 22438 5198
/ 0
vdd 2 21638 5445
/ 0
vss 2 21638 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/dfr11_0 dfr11 0
R 2 29558 1246
/ 0
D 2 29478 1246
/ 0
CK 2 29638 1214
/ 0
Q 2 30278 1246
/ 0
vdd 2 29478 1493
/ 0
vss 2 29478 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/dfr11_0 dfr11 0
R 2 33478 1246
/ 0
D 2 33398 1246
/ 0
CK 2 33558 1214
/ 0
Q 2 34198 1246
/ 0
vdd 2 33398 1493
/ 0
vss 2 33398 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/dfr11_0 dfr11 0
R 2 37398 1246
/ 0
D 2 37318 1246
/ 0
CK 2 37478 1214
/ 0
Q 2 38118 1246
/ 0
vdd 2 37318 1493
/ 0
vss 2 37318 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/dfr11_0 dfr11 0
R 2 25638 1246
/ 0
D 2 25558 1246
/ 0
CK 2 25718 1214
/ 0
Q 2 26358 1246
/ 0
vdd 2 25558 1493
/ 0
vss 2 25558 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/dfr11_0 dfr11 0
R 2 21718 1246
/ 0
D 2 21638 1246
/ 0
CK 2 21798 1214
/ 0
Q 2 22438 1246
/ 0
vdd 2 21638 1493
/ 0
vss 2 21638 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/dfr11_0 dfr11 0
R 2 29558 3222
/ 0
D 2 29478 3222
/ 0
CK 2 29638 3190
/ 0
Q 2 30278 3222
/ 0
vdd 2 29478 3469
/ 0
vss 2 29478 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/dfr11_0 dfr11 0
R 2 33478 3222
/ 0
D 2 33398 3222
/ 0
CK 2 33558 3190
/ 0
Q 2 34198 3222
/ 0
vdd 2 33398 3469
/ 0
vss 2 33398 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/dfr11_0 dfr11 0
R 2 37398 3222
/ 0
D 2 37318 3222
/ 0
CK 2 37478 3190
/ 0
Q 2 38118 3222
/ 0
vdd 2 37318 3469
/ 0
vss 2 37318 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/dfr11_0 dfr11 0
R 2 25638 3222
/ 0
D 2 25558 3222
/ 0
CK 2 25718 3190
/ 0
Q 2 26358 3222
/ 0
vdd 2 25558 3469
/ 0
vss 2 25558 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/dfr11_0 dfr11 0
R 2 21718 3222
/ 0
D 2 21638 3222
/ 0
CK 2 21798 3190
/ 0
Q 2 22438 3222
/ 0
vdd 2 21638 3469
/ 0
vss 2 21638 2975
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/dfr11_0 dfr11 0
R 2 27598 7174
/ 0
D 2 27518 7174
/ 0
CK 2 27678 7142
/ 0
Q 2 28318 7174
/ 0
vdd 2 27518 7421
/ 0
vss 2 27518 6927
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/dfr11_0 dfr11 0
R 2 31518 7174
/ 0
D 2 31438 7174
/ 0
CK 2 31598 7142
/ 0
Q 2 32238 7174
/ 0
vdd 2 31438 7421
/ 0
vss 2 31438 6927
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/dfr11_0 dfr11 0
R 2 35438 7174
/ 0
D 2 35358 7174
/ 0
CK 2 35518 7142
/ 0
Q 2 36158 7174
/ 0
vdd 2 35358 7421
/ 0
vss 2 35358 6927
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/dfr11_0 dfr11 0
R 2 23678 7174
/ 0
D 2 23598 7174
/ 0
CK 2 23758 7142
/ 0
Q 2 24398 7174
/ 0
vdd 2 23598 7421
/ 0
vss 2 23598 6927
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/dfr11_0 dfr11 0
R 2 19758 7174
/ 0
D 2 19678 7174
/ 0
CK 2 19838 7142
/ 0
Q 2 20478 7174
/ 0
vdd 2 19678 7421
/ 0
vss 2 19678 6927
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/dfr11_0 dfr11 0
R 2 27598 5198
/ 0
D 2 27518 5198
/ 0
CK 2 27678 5166
/ 0
Q 2 28318 5198
/ 0
vdd 2 27518 5445
/ 0
vss 2 27518 4951
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/dfr11_0 dfr11 0
R 2 31518 5198
/ 0
D 2 31438 5198
/ 0
CK 2 31598 5166
/ 0
Q 2 32238 5198
/ 0
vdd 2 31438 5445
/ 0
vss 2 31438 4951
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/dfr11_0 dfr11 0
R 2 35438 5198
/ 0
D 2 35358 5198
/ 0
CK 2 35518 5166
/ 0
Q 2 36158 5198
/ 0
vdd 2 35358 5445
/ 0
vss 2 35358 4951
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/dfr11_0 dfr11 0
R 2 23678 5198
/ 0
D 2 23598 5198
/ 0
CK 2 23758 5166
/ 0
Q 2 24398 5198
/ 0
vdd 2 23598 5445
/ 0
vss 2 23598 4951
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/dfr11_0 dfr11 0
R 2 19758 5198
/ 0
D 2 19678 5198
/ 0
CK 2 19838 5166
/ 0
Q 2 20478 5198
/ 0
vdd 2 19678 5445
/ 0
vss 2 19678 4951
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/dfr11_0 dfr11 0
R 2 27598 1246
/ 0
D 2 27518 1246
/ 0
CK 2 27678 1214
/ 0
Q 2 28318 1246
/ 0
vdd 2 27518 1493
/ 0
vss 2 27518 999
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/dfr11_0 dfr11 0
R 2 31518 1246
/ 0
D 2 31438 1246
/ 0
CK 2 31598 1214
/ 0
Q 2 32238 1246
/ 0
vdd 2 31438 1493
/ 0
vss 2 31438 999
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/dfr11_0 dfr11 0
R 2 35438 1246
/ 0
D 2 35358 1246
/ 0
CK 2 35518 1214
/ 0
Q 2 36158 1246
/ 0
vdd 2 35358 1493
/ 0
vss 2 35358 999
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/dfr11_0 dfr11 0
R 2 23678 1246
/ 0
D 2 23598 1246
/ 0
CK 2 23758 1214
/ 0
Q 2 24398 1246
/ 0
vdd 2 23598 1493
/ 0
vss 2 23598 999
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/dfr11_0 dfr11 0
R 2 19758 1246
/ 0
D 2 19678 1246
/ 0
CK 2 19838 1214
/ 0
Q 2 20478 1246
/ 0
vdd 2 19678 1493
/ 0
vss 2 19678 999
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/dfr11_0 dfr11 0
R 2 27598 3222
/ 0
D 2 27518 3222
/ 0
CK 2 27678 3190
/ 0
Q 2 28318 3222
/ 0
vdd 2 27518 3469
/ 0
vss 2 27518 2975
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/dfr11_0 dfr11 0
R 2 31518 3222
/ 0
D 2 31438 3222
/ 0
CK 2 31598 3190
/ 0
Q 2 32238 3222
/ 0
vdd 2 31438 3469
/ 0
vss 2 31438 2975
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/dfr11_0 dfr11 0
R 2 35438 3222
/ 0
D 2 35358 3222
/ 0
CK 2 35518 3190
/ 0
Q 2 36158 3222
/ 0
vdd 2 35358 3469
/ 0
vss 2 35358 2975
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/dfr11_0 dfr11 0
R 2 23678 3222
/ 0
D 2 23598 3222
/ 0
CK 2 23758 3190
/ 0
Q 2 24398 3222
/ 0
vdd 2 23598 3469
/ 0
vss 2 23598 2975
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/dfr11_0 dfr11 0
R 2 19758 3222
/ 0
D 2 19678 3222
/ 0
CK 2 19838 3190
/ 0
Q 2 20478 3222
/ 0
vdd 2 19678 3469
/ 0
vss 2 19678 2975
_I0/chip/output_score/i_reg_2_inst dfr11 0
R 2 13718 13102
/ 0
D 2 13638 13102
/ 0
CK 2 13798 13070
/ 0
Q 2 14438 13102
/ 0
vdd 2 13638 13349
/ 0
vss 2 13638 12855
_I0/chip/output_score/i_reg_1_inst dfr11 0
R 2 13718 14584
/ 0
D 2 13638 14584
/ 0
CK 2 13798 14616
/ 0
Q 2 14438 14584
/ 0
vdd 2 13638 14337
/ 0
vss 2 13638 14831
_I0/chip/output_score/state_reg_0_inst dfr11 0
R 2 14238 13596
/ 0
D 2 14158 13596
/ 0
CK 2 14318 13628
/ 0
Q 2 14958 13596
/ 0
vdd 2 14158 13349
/ 0
vss 2 14158 13843
_I0/chip/output_score/state_reg_1_inst dfr11 0
R 2 14758 13102
/ 0
D 2 14678 13102
/ 0
CK 2 14838 13070
/ 0
Q 2 15478 13102
/ 0
vdd 2 14678 13349
/ 0
vss 2 14678 12855
_I0/chip/output_score/i_reg_0_inst dfr11 0
R 2 14758 14090
/ 0
D 2 14678 14090
/ 0
CK 2 14838 14058
/ 0
Q 2 15478 14090
/ 0
vdd 2 14678 14337
/ 0
vss 2 14678 13843
_I0/chip/next_piece_generator/L1/q_reg dfr11 0
R 2 8158 5198
/ 0
D 2 8078 5198
/ 0
CK 2 8238 5166
/ 0
Q 2 8878 5198
/ 0
vdd 2 8078 5445
/ 0
vss 2 8078 4951
_I0/chip/next_piece_generator/L3/q_reg dfr11 0
R 2 7118 5198
/ 0
D 2 7038 5198
/ 0
CK 2 7198 5166
/ 0
Q 2 7838 5198
/ 0
vdd 2 7038 5445
/ 0
vss 2 7038 4951
_I0/chip/next_piece_generator/Button/q_reg dfr11 0
R 2 8158 5692
/ 0
D 2 8078 5692
/ 0
CK 2 8238 5724
/ 0
Q 2 8878 5692
/ 0
vdd 2 8078 5445
/ 0
vss 2 8078 5939
_I0/chip/next_piece_generator/L2/q_reg dfr11 0
R 2 7118 5692
/ 0
D 2 7038 5692
/ 0
CK 2 7198 5724
/ 0
Q 2 7838 5692
/ 0
vdd 2 7038 5445
/ 0
vss 2 7038 5939
_I0/chip/check_piece_mask/state_reg_2_inst dfr11 0
R 2 16118 4210
/ 0
D 2 16038 4210
/ 0
CK 2 16198 4178
/ 0
Q 2 16838 4210
/ 0
vdd 2 16038 4457
/ 0
vss 2 16038 3963
_I0/chip/check_piece_mask/state_reg_0_inst dfr11 0
R 2 16918 4704
/ 0
D 2 16838 4704
/ 0
CK 2 16998 4736
/ 0
Q 2 17638 4704
/ 0
vdd 2 16838 4457
/ 0
vss 2 16838 4951
_I0/chip/check_piece_mask/state_reg_1_inst dfr11 0
R 2 17318 4210
/ 0
D 2 17238 4210
/ 0
CK 2 17398 4178
/ 0
Q 2 18038 4210
/ 0
vdd 2 17238 4457
/ 0
vss 2 17238 3963
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 30838 19524
/ 0
D 2 30758 19524
/ 0
CK 2 30918 19556
/ 0
Q 2 31558 19524
/ 0
vdd 2 30758 19277
/ 0
vss 2 30758 19771
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 31958 19030
/ 0
D 2 31878 19030
/ 0
CK 2 32038 18998
/ 0
Q 2 32678 19030
/ 0
vdd 2 31878 19277
/ 0
vss 2 31878 18783
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 31118 19030
/ 0
D 2 31038 19030
/ 0
CK 2 31198 18998
/ 0
Q 2 31838 19030
/ 0
vdd 2 31038 19277
/ 0
vss 2 31038 18783
_I0/chip/vga_controller/field_translation_reset/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 32678 19524
/ 0
D 2 32598 19524
/ 0
CK 2 32758 19556
/ 0
Q 2 33398 19524
/ 0
vdd 2 32598 19277
/ 0
vss 2 32598 19771
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_7_inst dfr11 0
R 2 33078 17548
/ 0
D 2 32998 17548
/ 0
CK 2 33158 17580
/ 0
Q 2 33798 17548
/ 0
vdd 2 32998 17301
/ 0
vss 2 32998 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_7_inst dfr11 0
R 2 37118 17548
/ 0
D 2 37038 17548
/ 0
CK 2 37198 17580
/ 0
Q 2 37838 17548
/ 0
vdd 2 37038 17301
/ 0
vss 2 37038 17795
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 33398 16066
/ 0
D 2 33318 16066
/ 0
CK 2 33478 16034
/ 0
Q 2 34118 16066
/ 0
vdd 2 33318 16313
/ 0
vss 2 33318 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 37438 16066
/ 0
D 2 37358 16066
/ 0
CK 2 37518 16034
/ 0
Q 2 38158 16066
/ 0
vdd 2 37358 16313
/ 0
vss 2 37358 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 33478 16560
/ 0
D 2 33398 16560
/ 0
CK 2 33558 16592
/ 0
Q 2 34198 16560
/ 0
vdd 2 33398 16313
/ 0
vss 2 33398 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 37518 16560
/ 0
D 2 37438 16560
/ 0
CK 2 37598 16592
/ 0
Q 2 38238 16560
/ 0
vdd 2 37438 16313
/ 0
vss 2 37438 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 33198 17054
/ 0
D 2 33118 17054
/ 0
CK 2 33278 17022
/ 0
Q 2 33918 17054
/ 0
vdd 2 33118 17301
/ 0
vss 2 33118 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 37238 17054
/ 0
D 2 37158 17054
/ 0
CK 2 37318 17022
/ 0
Q 2 37958 17054
/ 0
vdd 2 37158 17301
/ 0
vss 2 37158 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_6_inst dfr11 0
R 2 31638 17548
/ 0
D 2 31558 17548
/ 0
CK 2 31718 17580
/ 0
Q 2 32358 17548
/ 0
vdd 2 31558 17301
/ 0
vss 2 31558 17795
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_6_inst dfr11 0
R 2 35678 17548
/ 0
D 2 35598 17548
/ 0
CK 2 35758 17580
/ 0
Q 2 36398 17548
/ 0
vdd 2 35598 17301
/ 0
vss 2 35598 17795
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 31718 16560
/ 0
D 2 31638 16560
/ 0
CK 2 31798 16592
/ 0
Q 2 32438 16560
/ 0
vdd 2 31638 16313
/ 0
vss 2 31638 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 35758 16560
/ 0
D 2 35678 16560
/ 0
CK 2 35838 16592
/ 0
Q 2 36478 16560
/ 0
vdd 2 35678 16313
/ 0
vss 2 35678 16807
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_4_inst dfr11 0
R 2 31758 16066
/ 0
D 2 31678 16066
/ 0
CK 2 31838 16034
/ 0
Q 2 32478 16066
/ 0
vdd 2 31678 16313
/ 0
vss 2 31678 15819
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_4_inst dfr11 0
R 2 35798 16066
/ 0
D 2 35718 16066
/ 0
CK 2 35878 16034
/ 0
Q 2 36518 16066
/ 0
vdd 2 35718 16313
/ 0
vss 2 35718 15819
_I0/chip/vga_controller/field_translation/mem_addr_counter/state_reg_5_inst dfr11 0
R 2 31438 17054
/ 0
D 2 31358 17054
/ 0
CK 2 31518 17022
/ 0
Q 2 32158 17054
/ 0
vdd 2 31358 17301
/ 0
vss 2 31358 16807
_I0/chip/vga_controller/np_translation/mem_addr_counter/state_reg_5_inst dfr11 0
R 2 35478 17054
/ 0
D 2 35398 17054
/ 0
CK 2 35558 17022
/ 0
Q 2 36198 17054
/ 0
vdd 2 35398 17301
/ 0
vss 2 35398 16807
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_2_inst dfr11 0
R 2 26398 18536
/ 0
D 2 26318 18536
/ 0
CK 2 26478 18568
/ 0
Q 2 27118 18536
/ 0
vdd 2 26318 18289
/ 0
vss 2 26318 18783
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_1_inst dfr11 0
R 2 25758 18042
/ 0
D 2 25678 18042
/ 0
CK 2 25838 18010
/ 0
Q 2 26478 18042
/ 0
vdd 2 25678 18289
/ 0
vss 2 25678 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_4_inst dfr11 0
R 2 26198 17548
/ 0
D 2 26118 17548
/ 0
CK 2 26278 17580
/ 0
Q 2 26918 17548
/ 0
vdd 2 26118 17301
/ 0
vss 2 26118 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_8_inst dfr11 0
R 2 26678 18042
/ 0
D 2 26598 18042
/ 0
CK 2 26758 18010
/ 0
Q 2 27398 18042
/ 0
vdd 2 26598 18289
/ 0
vss 2 26598 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_7_inst dfr11 0
R 2 26478 19524
/ 0
D 2 26398 19524
/ 0
CK 2 26558 19556
/ 0
Q 2 27198 19524
/ 0
vdd 2 26398 19277
/ 0
vss 2 26398 19771
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_3_inst dfr11 0
R 2 25318 17548
/ 0
D 2 25238 17548
/ 0
CK 2 25398 17580
/ 0
Q 2 26038 17548
/ 0
vdd 2 25238 17301
/ 0
vss 2 25238 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_0_inst dfr11 0
R 2 25318 18536
/ 0
D 2 25238 18536
/ 0
CK 2 25398 18568
/ 0
Q 2 26038 18536
/ 0
vdd 2 25238 18289
/ 0
vss 2 25238 18783
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_5_inst dfr11 0
R 2 25278 19524
/ 0
D 2 25198 19524
/ 0
CK 2 25358 19556
/ 0
Q 2 25998 19524
/ 0
vdd 2 25198 19277
/ 0
vss 2 25198 19771
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_9_inst dfr11 0
R 2 24438 17548
/ 0
D 2 24358 17548
/ 0
CK 2 24518 17580
/ 0
Q 2 25158 17548
/ 0
vdd 2 24358 17301
/ 0
vss 2 24358 17795
_I0/chip/vga_controller/counter/pos_y_counter/state_reg_6_inst dfr11 0
R 2 24438 19524
/ 0
D 2 24358 19524
/ 0
CK 2 24518 19556
/ 0
Q 2 25158 19524
/ 0
vdd 2 24358 19277
/ 0
vss 2 24358 19771
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_5_inst dfr11 0
R 2 28158 18042
/ 0
D 2 28078 18042
/ 0
CK 2 28238 18010
/ 0
Q 2 28878 18042
/ 0
vdd 2 28078 18289
/ 0
vss 2 28078 17795
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_6_inst dfr11 0
R 2 27558 18536
/ 0
D 2 27478 18536
/ 0
CK 2 27638 18568
/ 0
Q 2 28278 18536
/ 0
vdd 2 27478 18289
/ 0
vss 2 27478 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_0_inst dfr11 0
R 2 27798 19030
/ 0
D 2 27718 19030
/ 0
CK 2 27878 18998
/ 0
Q 2 28518 19030
/ 0
vdd 2 27718 19277
/ 0
vss 2 27718 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_2_inst dfr11 0
R 2 29758 18042
/ 0
D 2 29678 18042
/ 0
CK 2 29838 18010
/ 0
Q 2 30478 18042
/ 0
vdd 2 29678 18289
/ 0
vss 2 29678 17795
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_1_inst dfr11 0
R 2 28838 18536
/ 0
D 2 28758 18536
/ 0
CK 2 28918 18568
/ 0
Q 2 29558 18536
/ 0
vdd 2 28758 18289
/ 0
vss 2 28758 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_7_inst dfr11 0
R 2 29198 19524
/ 0
D 2 29118 19524
/ 0
CK 2 29278 19556
/ 0
Q 2 29918 19524
/ 0
vdd 2 29118 19277
/ 0
vss 2 29118 19771
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_3_inst dfr11 0
R 2 29358 19030
/ 0
D 2 29278 19030
/ 0
CK 2 29438 18998
/ 0
Q 2 30078 19030
/ 0
vdd 2 29278 19277
/ 0
vss 2 29278 18783
_I0/chip/vga_controller/counter/pos_x_counter/state_reg_4_inst dfr11 0
R 2 29758 18536
/ 0
D 2 29678 18536
/ 0
CK 2 29838 18568
/ 0
Q 2 30478 18536
/ 0
vdd 2 29678 18289
/ 0
vss 2 29678 18783
_I0/chip/vga_controller/field_check/in_field_state_reg dfr11 0
R 2 29558 15078
/ 0
D 2 29478 15078
/ 0
CK 2 29638 15046
/ 0
Q 2 30278 15078
/ 0
vdd 2 29478 15325
/ 0
vss 2 29478 14831
_I0/chip/vga_controller/field_check/end_field_line_state_reg dfr11 0
R 2 30198 15572
/ 0
D 2 30118 15572
/ 0
CK 2 30278 15604
/ 0
Q 2 30918 15572
/ 0
vdd 2 30118 15325
/ 0
vss 2 30118 15819
_I0/chip/vga_controller/score_translation/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 24598 12608
/ 0
D 2 24518 12608
/ 0
CK 2 24678 12640
/ 0
Q 2 25318 12608
/ 0
vdd 2 24518 12361
/ 0
vss 2 24518 12855
_I0/chip/vga_controller/score_translation/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 24598 12114
/ 0
D 2 24518 12114
/ 0
CK 2 24678 12082
/ 0
Q 2 25318 12114
/ 0
vdd 2 24518 12361
/ 0
vss 2 24518 11867
_I0/chip/vga_controller/score_translation/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 25438 12608
/ 0
D 2 25358 12608
/ 0
CK 2 25518 12640
/ 0
Q 2 26158 12608
/ 0
vdd 2 25358 12361
/ 0
vss 2 25358 12855
_I0/chip/vga_controller/sync/h_sync_state_reg dfr11 0
R 2 27198 15078
/ 0
D 2 27118 15078
/ 0
CK 2 27278 15046
/ 0
Q 2 27918 15078
/ 0
vdd 2 27118 15325
/ 0
vss 2 27118 14831
_I0/chip/vga_controller/sync/v_sync_state_reg dfr11 0
R 2 27038 15572
/ 0
D 2 26958 15572
/ 0
CK 2 27118 15604
/ 0
Q 2 27758 15572
/ 0
vdd 2 26958 15325
/ 0
vss 2 26958 15819
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 35358 19030
/ 0
D 2 35278 19030
/ 0
CK 2 35438 18998
/ 0
Q 2 36078 19030
/ 0
vdd 2 35278 19277
/ 0
vss 2 35278 18783
_I0/chip/vga_controller/np_translation_reset/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 35358 19524
/ 0
D 2 35278 19524
/ 0
CK 2 35438 19556
/ 0
Q 2 36078 19524
/ 0
vdd 2 35278 19277
/ 0
vss 2 35278 19771
_I0/chip/game_controller/move_pm/U94 mu111 0
vss 2 7038 17795
/ 0
vdd 2 7038 17301
/ 0
S 2 7038 17580
/ 0
B 2 7118 17756
/ 0
A 2 7198 17580
/ 0
Y 2 7278 17548
_I0/chip/game_controller/calc_pm/U89 mu111 0
vss 2 2958 18783
/ 0
vdd 2 2958 19277
/ 0
S 2 2958 18998
/ 0
B 2 3038 18822
/ 0
A 2 3118 18998
/ 0
Y 2 3198 19030
_I0/chip/game_controller/calc_pm/U84 mu111 0
vss 2 3518 19771
/ 0
vdd 2 3518 19277
/ 0
S 2 3518 19556
/ 0
B 2 3598 19732
/ 0
A 2 3678 19556
/ 0
Y 2 3758 19524
_I0/chip/lookup_table/U144 mu111 0
vss 2 14918 999
/ 0
vdd 2 14918 1493
/ 0
S 2 14918 1214
/ 0
B 2 14998 1038
/ 0
A 2 15078 1214
/ 0
Y 2 15158 1246
_I0/chip/lookup_table/U79 mu111 0
vss 2 14118 999
/ 0
vdd 2 14118 1493
/ 0
S 2 14118 1214
/ 0
B 2 14198 1038
/ 0
A 2 14278 1214
/ 0
Y 2 14358 1246
_I0/chip/draw_erase_piece/U73 mu111 0
vss 2 11678 5939
/ 0
vdd 2 11678 6433
/ 0
S 2 11678 6154
/ 0
B 2 11758 5978
/ 0
A 2 11838 6154
/ 0
Y 2 11918 6186
_I0/chip/draw_erase_piece/U79 mu111 0
vss 2 11998 5939
/ 0
vdd 2 11998 6433
/ 0
S 2 11998 6154
/ 0
B 2 12078 5978
/ 0
A 2 12158 6154
/ 0
Y 2 12238 6186
_I0/chip/draw_erase_piece/U57 mu111 0
vss 2 13598 4951
/ 0
vdd 2 13598 5445
/ 0
S 2 13598 5166
/ 0
B 2 13678 4990
/ 0
A 2 13758 5166
/ 0
Y 2 13838 5198
_I0/chip/clear_shift/shift/counter_7_bit/U51 mu111 0
vss 2 1718 2975
/ 0
vdd 2 1718 2481
/ 0
S 2 1718 2760
/ 0
B 2 1798 2936
/ 0
A 2 1878 2760
/ 0
Y 2 1958 2728
_I0/chip/clear_shift/shift/counter_7_bit/U67 mu111 0
vss 2 2198 3963
/ 0
vdd 2 2198 3469
/ 0
S 2 2198 3748
/ 0
B 2 2278 3924
/ 0
A 2 2358 3748
/ 0
Y 2 2438 3716
_I0/chip/clear_shift/shift/counter_7_bit/U36 mu111 0
vss 2 2918 999
/ 0
vdd 2 2918 1493
/ 0
S 2 2918 1214
/ 0
B 2 2998 1038
/ 0
A 2 3078 1214
/ 0
Y 2 3158 1246
_I0/chip/clear_shift/shift/counter_7_bit/U39 mu111 0
vss 2 1478 999
/ 0
vdd 2 1478 1493
/ 0
S 2 1478 1214
/ 0
B 2 1558 1038
/ 0
A 2 1638 1214
/ 0
Y 2 1718 1246
_I0/chip/read_only_memory/result/bit4/U5 mu111 0
vss 2 23678 19771
/ 0
vdd 2 23678 19277
/ 0
S 2 23678 19556
/ 0
B 2 23758 19732
/ 0
A 2 23838 19556
/ 0
Y 2 23918 19524
_I0/chip/read_only_memory/ptype2/bit4/U5 mu111 0
vss 2 17518 19771
/ 0
vdd 2 17518 19277
/ 0
S 2 17518 19556
/ 0
B 2 17598 19732
/ 0
A 2 17678 19556
/ 0
Y 2 17758 19524
_I0/chip/read_only_memory/result/bit3/U5 mu111 0
vss 2 23678 18783
/ 0
vdd 2 23678 19277
/ 0
S 2 23678 18998
/ 0
B 2 23758 18822
/ 0
A 2 23838 18998
/ 0
Y 2 23918 19030
_I0/chip/read_only_memory/ptype2/bit3/U5 mu111 0
vss 2 17518 18783
/ 0
vdd 2 17518 19277
/ 0
S 2 17518 18998
/ 0
B 2 17598 18822
/ 0
A 2 17678 18998
/ 0
Y 2 17758 19030
_I0/chip/read_only_memory/result/bit2/U5 mu111 0
vss 2 23958 19771
/ 0
vdd 2 23958 19277
/ 0
S 2 23958 19556
/ 0
B 2 24038 19732
/ 0
A 2 24118 19556
/ 0
Y 2 24198 19524
_I0/chip/read_only_memory/ptype2/bit2/U5 mu111 0
vss 2 17798 19771
/ 0
vdd 2 17798 19277
/ 0
S 2 17798 19556
/ 0
B 2 17878 19732
/ 0
A 2 17958 19556
/ 0
Y 2 18038 19524
_I0/chip/read_only_memory/result/bit1/U5 mu111 0
vss 2 23958 18783
/ 0
vdd 2 23958 19277
/ 0
S 2 23958 18998
/ 0
B 2 24038 18822
/ 0
A 2 24118 18998
/ 0
Y 2 24198 19030
_I0/chip/read_only_memory/ptype2/bit1/U5 mu111 0
vss 2 17798 18783
/ 0
vdd 2 17798 19277
/ 0
S 2 17798 18998
/ 0
B 2 17878 18822
/ 0
A 2 17958 18998
/ 0
Y 2 18038 19030
_I0/chip/fall_timer/U44 mu111 0
vss 2 15878 17795
/ 0
vdd 2 15878 17301
/ 0
S 2 15878 17580
/ 0
B 2 15958 17756
/ 0
A 2 16038 17580
/ 0
Y 2 16118 17548
_I0/chip/fall_timer/donecheck/U13 mu111 0
vss 2 15358 15819
/ 0
vdd 2 15358 16313
/ 0
S 2 15358 16034
/ 0
B 2 15438 15858
/ 0
A 2 15518 16034
/ 0
Y 2 15598 16066
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_9 mu111 0
vss 2 29198 6927
/ 0
vdd 2 29198 6433
/ 0
S 2 29198 6712
/ 0
B 2 29278 6888
/ 0
A 2 29358 6712
/ 0
Y 2 29438 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_9 mu111 0
vss 2 33118 6927
/ 0
vdd 2 33118 6433
/ 0
S 2 33118 6712
/ 0
B 2 33198 6888
/ 0
A 2 33278 6712
/ 0
Y 2 33358 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_9 mu111 0
vss 2 37038 6927
/ 0
vdd 2 37038 6433
/ 0
S 2 37038 6712
/ 0
B 2 37118 6888
/ 0
A 2 37198 6712
/ 0
Y 2 37278 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_9 mu111 0
vss 2 25278 6927
/ 0
vdd 2 25278 6433
/ 0
S 2 25278 6712
/ 0
B 2 25358 6888
/ 0
A 2 25438 6712
/ 0
Y 2 25518 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_9 mu111 0
vss 2 21358 6927
/ 0
vdd 2 21358 6433
/ 0
S 2 21358 6712
/ 0
B 2 21438 6888
/ 0
A 2 21518 6712
/ 0
Y 2 21598 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_9 mu111 0
vss 2 29198 4951
/ 0
vdd 2 29198 4457
/ 0
S 2 29198 4736
/ 0
B 2 29278 4912
/ 0
A 2 29358 4736
/ 0
Y 2 29438 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_9 mu111 0
vss 2 33118 4951
/ 0
vdd 2 33118 4457
/ 0
S 2 33118 4736
/ 0
B 2 33198 4912
/ 0
A 2 33278 4736
/ 0
Y 2 33358 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_9 mu111 0
vss 2 37038 4951
/ 0
vdd 2 37038 4457
/ 0
S 2 37038 4736
/ 0
B 2 37118 4912
/ 0
A 2 37198 4736
/ 0
Y 2 37278 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_9 mu111 0
vss 2 25278 4951
/ 0
vdd 2 25278 4457
/ 0
S 2 25278 4736
/ 0
B 2 25358 4912
/ 0
A 2 25438 4736
/ 0
Y 2 25518 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_9 mu111 0
vss 2 21358 4951
/ 0
vdd 2 21358 4457
/ 0
S 2 21358 4736
/ 0
B 2 21438 4912
/ 0
A 2 21518 4736
/ 0
Y 2 21598 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_9 mu111 0
vss 2 29198 999
/ 0
vdd 2 29198 505
/ 0
S 2 29198 784
/ 0
B 2 29278 960
/ 0
A 2 29358 784
/ 0
Y 2 29438 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_9 mu111 0
vss 2 33118 999
/ 0
vdd 2 33118 505
/ 0
S 2 33118 784
/ 0
B 2 33198 960
/ 0
A 2 33278 784
/ 0
Y 2 33358 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_9 mu111 0
vss 2 37038 999
/ 0
vdd 2 37038 505
/ 0
S 2 37038 784
/ 0
B 2 37118 960
/ 0
A 2 37198 784
/ 0
Y 2 37278 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_9 mu111 0
vss 2 25278 999
/ 0
vdd 2 25278 505
/ 0
S 2 25278 784
/ 0
B 2 25358 960
/ 0
A 2 25438 784
/ 0
Y 2 25518 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_9 mu111 0
vss 2 21358 999
/ 0
vdd 2 21358 505
/ 0
S 2 21358 784
/ 0
B 2 21438 960
/ 0
A 2 21518 784
/ 0
Y 2 21598 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_9 mu111 0
vss 2 29198 2975
/ 0
vdd 2 29198 2481
/ 0
S 2 29198 2760
/ 0
B 2 29278 2936
/ 0
A 2 29358 2760
/ 0
Y 2 29438 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_9 mu111 0
vss 2 33118 2975
/ 0
vdd 2 33118 2481
/ 0
S 2 33118 2760
/ 0
B 2 33198 2936
/ 0
A 2 33278 2760
/ 0
Y 2 33358 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_9 mu111 0
vss 2 37038 2975
/ 0
vdd 2 37038 2481
/ 0
S 2 37038 2760
/ 0
B 2 37118 2936
/ 0
A 2 37198 2760
/ 0
Y 2 37278 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_9 mu111 0
vss 2 25278 2975
/ 0
vdd 2 25278 2481
/ 0
S 2 25278 2760
/ 0
B 2 25358 2936
/ 0
A 2 25438 2760
/ 0
Y 2 25518 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_9 mu111 0
vss 2 21358 2975
/ 0
vdd 2 21358 2481
/ 0
S 2 21358 2760
/ 0
B 2 21438 2936
/ 0
A 2 21518 2760
/ 0
Y 2 21598 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_9 mu111 0
vss 2 27238 6927
/ 0
vdd 2 27238 6433
/ 0
S 2 27238 6712
/ 0
B 2 27318 6888
/ 0
A 2 27398 6712
/ 0
Y 2 27478 6680
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_9 mu111 0
vss 2 31158 6927
/ 0
vdd 2 31158 6433
/ 0
S 2 31158 6712
/ 0
B 2 31238 6888
/ 0
A 2 31318 6712
/ 0
Y 2 31398 6680
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_9 mu111 0
vss 2 35078 6927
/ 0
vdd 2 35078 6433
/ 0
S 2 35078 6712
/ 0
B 2 35158 6888
/ 0
A 2 35238 6712
/ 0
Y 2 35318 6680
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_9 mu111 0
vss 2 23318 6927
/ 0
vdd 2 23318 6433
/ 0
S 2 23318 6712
/ 0
B 2 23398 6888
/ 0
A 2 23478 6712
/ 0
Y 2 23558 6680
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_9 mu111 0
vss 2 19398 6927
/ 0
vdd 2 19398 6433
/ 0
S 2 19398 6712
/ 0
B 2 19478 6888
/ 0
A 2 19558 6712
/ 0
Y 2 19638 6680
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_9 mu111 0
vss 2 27238 4951
/ 0
vdd 2 27238 4457
/ 0
S 2 27238 4736
/ 0
B 2 27318 4912
/ 0
A 2 27398 4736
/ 0
Y 2 27478 4704
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_9 mu111 0
vss 2 31158 4951
/ 0
vdd 2 31158 4457
/ 0
S 2 31158 4736
/ 0
B 2 31238 4912
/ 0
A 2 31318 4736
/ 0
Y 2 31398 4704
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_9 mu111 0
vss 2 35078 4951
/ 0
vdd 2 35078 4457
/ 0
S 2 35078 4736
/ 0
B 2 35158 4912
/ 0
A 2 35238 4736
/ 0
Y 2 35318 4704
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_9 mu111 0
vss 2 23318 4951
/ 0
vdd 2 23318 4457
/ 0
S 2 23318 4736
/ 0
B 2 23398 4912
/ 0
A 2 23478 4736
/ 0
Y 2 23558 4704
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_9 mu111 0
vss 2 19398 4951
/ 0
vdd 2 19398 4457
/ 0
S 2 19398 4736
/ 0
B 2 19478 4912
/ 0
A 2 19558 4736
/ 0
Y 2 19638 4704
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_9 mu111 0
vss 2 27238 999
/ 0
vdd 2 27238 505
/ 0
S 2 27238 784
/ 0
B 2 27318 960
/ 0
A 2 27398 784
/ 0
Y 2 27478 752
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_9 mu111 0
vss 2 31158 999
/ 0
vdd 2 31158 505
/ 0
S 2 31158 784
/ 0
B 2 31238 960
/ 0
A 2 31318 784
/ 0
Y 2 31398 752
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_9 mu111 0
vss 2 35078 999
/ 0
vdd 2 35078 505
/ 0
S 2 35078 784
/ 0
B 2 35158 960
/ 0
A 2 35238 784
/ 0
Y 2 35318 752
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_9 mu111 0
vss 2 23318 999
/ 0
vdd 2 23318 505
/ 0
S 2 23318 784
/ 0
B 2 23398 960
/ 0
A 2 23478 784
/ 0
Y 2 23558 752
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_9 mu111 0
vss 2 19398 999
/ 0
vdd 2 19398 505
/ 0
S 2 19398 784
/ 0
B 2 19478 960
/ 0
A 2 19558 784
/ 0
Y 2 19638 752
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_9 mu111 0
vss 2 27238 2975
/ 0
vdd 2 27238 2481
/ 0
S 2 27238 2760
/ 0
B 2 27318 2936
/ 0
A 2 27398 2760
/ 0
Y 2 27478 2728
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_9 mu111 0
vss 2 31158 2975
/ 0
vdd 2 31158 2481
/ 0
S 2 31158 2760
/ 0
B 2 31238 2936
/ 0
A 2 31318 2760
/ 0
Y 2 31398 2728
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_9 mu111 0
vss 2 35078 2975
/ 0
vdd 2 35078 2481
/ 0
S 2 35078 2760
/ 0
B 2 35158 2936
/ 0
A 2 35238 2760
/ 0
Y 2 35318 2728
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_9 mu111 0
vss 2 23318 2975
/ 0
vdd 2 23318 2481
/ 0
S 2 23318 2760
/ 0
B 2 23398 2936
/ 0
A 2 23478 2760
/ 0
Y 2 23558 2728
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_9 mu111 0
vss 2 19398 2975
/ 0
vdd 2 19398 2481
/ 0
S 2 19398 2760
/ 0
B 2 19478 2936
/ 0
A 2 19558 2760
/ 0
Y 2 19638 2728
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_10 mu111 0
vss 2 29198 5939
/ 0
vdd 2 29198 6433
/ 0
S 2 29198 6154
/ 0
B 2 29278 5978
/ 0
A 2 29358 6154
/ 0
Y 2 29438 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_10 mu111 0
vss 2 33118 5939
/ 0
vdd 2 33118 6433
/ 0
S 2 33118 6154
/ 0
B 2 33198 5978
/ 0
A 2 33278 6154
/ 0
Y 2 33358 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_10 mu111 0
vss 2 37038 5939
/ 0
vdd 2 37038 6433
/ 0
S 2 37038 6154
/ 0
B 2 37118 5978
/ 0
A 2 37198 6154
/ 0
Y 2 37278 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_10 mu111 0
vss 2 25278 5939
/ 0
vdd 2 25278 6433
/ 0
S 2 25278 6154
/ 0
B 2 25358 5978
/ 0
A 2 25438 6154
/ 0
Y 2 25518 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_10 mu111 0
vss 2 21358 5939
/ 0
vdd 2 21358 6433
/ 0
S 2 21358 6154
/ 0
B 2 21438 5978
/ 0
A 2 21518 6154
/ 0
Y 2 21598 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_10 mu111 0
vss 2 29198 3963
/ 0
vdd 2 29198 4457
/ 0
S 2 29198 4178
/ 0
B 2 29278 4002
/ 0
A 2 29358 4178
/ 0
Y 2 29438 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_10 mu111 0
vss 2 33118 3963
/ 0
vdd 2 33118 4457
/ 0
S 2 33118 4178
/ 0
B 2 33198 4002
/ 0
A 2 33278 4178
/ 0
Y 2 33358 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_10 mu111 0
vss 2 37038 3963
/ 0
vdd 2 37038 4457
/ 0
S 2 37038 4178
/ 0
B 2 37118 4002
/ 0
A 2 37198 4178
/ 0
Y 2 37278 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_10 mu111 0
vss 2 25278 3963
/ 0
vdd 2 25278 4457
/ 0
S 2 25278 4178
/ 0
B 2 25358 4002
/ 0
A 2 25438 4178
/ 0
Y 2 25518 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_10 mu111 0
vss 2 21358 3963
/ 0
vdd 2 21358 4457
/ 0
S 2 21358 4178
/ 0
B 2 21438 4002
/ 0
A 2 21518 4178
/ 0
Y 2 21598 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_10 mu111 0
vss 2 29198 11
/ 0
vdd 2 29198 505
/ 0
S 2 29198 226
/ 0
B 2 29278 50
/ 0
A 2 29358 226
/ 0
Y 2 29438 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_10 mu111 0
vss 2 33118 11
/ 0
vdd 2 33118 505
/ 0
S 2 33118 226
/ 0
B 2 33198 50
/ 0
A 2 33278 226
/ 0
Y 2 33358 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_10 mu111 0
vss 2 37038 11
/ 0
vdd 2 37038 505
/ 0
S 2 37038 226
/ 0
B 2 37118 50
/ 0
A 2 37198 226
/ 0
Y 2 37278 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_10 mu111 0
vss 2 25278 11
/ 0
vdd 2 25278 505
/ 0
S 2 25278 226
/ 0
B 2 25358 50
/ 0
A 2 25438 226
/ 0
Y 2 25518 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_10 mu111 0
vss 2 21358 11
/ 0
vdd 2 21358 505
/ 0
S 2 21358 226
/ 0
B 2 21438 50
/ 0
A 2 21518 226
/ 0
Y 2 21598 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_10 mu111 0
vss 2 29198 1987
/ 0
vdd 2 29198 2481
/ 0
S 2 29198 2202
/ 0
B 2 29278 2026
/ 0
A 2 29358 2202
/ 0
Y 2 29438 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_10 mu111 0
vss 2 33118 1987
/ 0
vdd 2 33118 2481
/ 0
S 2 33118 2202
/ 0
B 2 33198 2026
/ 0
A 2 33278 2202
/ 0
Y 2 33358 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_10 mu111 0
vss 2 37038 1987
/ 0
vdd 2 37038 2481
/ 0
S 2 37038 2202
/ 0
B 2 37118 2026
/ 0
A 2 37198 2202
/ 0
Y 2 37278 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_10 mu111 0
vss 2 25278 1987
/ 0
vdd 2 25278 2481
/ 0
S 2 25278 2202
/ 0
B 2 25358 2026
/ 0
A 2 25438 2202
/ 0
Y 2 25518 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_10 mu111 0
vss 2 21358 1987
/ 0
vdd 2 21358 2481
/ 0
S 2 21358 2202
/ 0
B 2 21438 2026
/ 0
A 2 21518 2202
/ 0
Y 2 21598 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_10 mu111 0
vss 2 27238 5939
/ 0
vdd 2 27238 6433
/ 0
S 2 27238 6154
/ 0
B 2 27318 5978
/ 0
A 2 27398 6154
/ 0
Y 2 27478 6186
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_10 mu111 0
vss 2 31158 5939
/ 0
vdd 2 31158 6433
/ 0
S 2 31158 6154
/ 0
B 2 31238 5978
/ 0
A 2 31318 6154
/ 0
Y 2 31398 6186
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_10 mu111 0
vss 2 35078 5939
/ 0
vdd 2 35078 6433
/ 0
S 2 35078 6154
/ 0
B 2 35158 5978
/ 0
A 2 35238 6154
/ 0
Y 2 35318 6186
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_10 mu111 0
vss 2 23318 5939
/ 0
vdd 2 23318 6433
/ 0
S 2 23318 6154
/ 0
B 2 23398 5978
/ 0
A 2 23478 6154
/ 0
Y 2 23558 6186
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_10 mu111 0
vss 2 19398 5939
/ 0
vdd 2 19398 6433
/ 0
S 2 19398 6154
/ 0
B 2 19478 5978
/ 0
A 2 19558 6154
/ 0
Y 2 19638 6186
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_10 mu111 0
vss 2 27238 3963
/ 0
vdd 2 27238 4457
/ 0
S 2 27238 4178
/ 0
B 2 27318 4002
/ 0
A 2 27398 4178
/ 0
Y 2 27478 4210
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_10 mu111 0
vss 2 31158 3963
/ 0
vdd 2 31158 4457
/ 0
S 2 31158 4178
/ 0
B 2 31238 4002
/ 0
A 2 31318 4178
/ 0
Y 2 31398 4210
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_10 mu111 0
vss 2 35078 3963
/ 0
vdd 2 35078 4457
/ 0
S 2 35078 4178
/ 0
B 2 35158 4002
/ 0
A 2 35238 4178
/ 0
Y 2 35318 4210
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_10 mu111 0
vss 2 23318 3963
/ 0
vdd 2 23318 4457
/ 0
S 2 23318 4178
/ 0
B 2 23398 4002
/ 0
A 2 23478 4178
/ 0
Y 2 23558 4210
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_10 mu111 0
vss 2 19398 3963
/ 0
vdd 2 19398 4457
/ 0
S 2 19398 4178
/ 0
B 2 19478 4002
/ 0
A 2 19558 4178
/ 0
Y 2 19638 4210
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_10 mu111 0
vss 2 27238 11
/ 0
vdd 2 27238 505
/ 0
S 2 27238 226
/ 0
B 2 27318 50
/ 0
A 2 27398 226
/ 0
Y 2 27478 258
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_10 mu111 0
vss 2 31158 11
/ 0
vdd 2 31158 505
/ 0
S 2 31158 226
/ 0
B 2 31238 50
/ 0
A 2 31318 226
/ 0
Y 2 31398 258
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_10 mu111 0
vss 2 35078 11
/ 0
vdd 2 35078 505
/ 0
S 2 35078 226
/ 0
B 2 35158 50
/ 0
A 2 35238 226
/ 0
Y 2 35318 258
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_10 mu111 0
vss 2 23318 11
/ 0
vdd 2 23318 505
/ 0
S 2 23318 226
/ 0
B 2 23398 50
/ 0
A 2 23478 226
/ 0
Y 2 23558 258
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_10 mu111 0
vss 2 19398 11
/ 0
vdd 2 19398 505
/ 0
S 2 19398 226
/ 0
B 2 19478 50
/ 0
A 2 19558 226
/ 0
Y 2 19638 258
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_10 mu111 0
vss 2 27238 1987
/ 0
vdd 2 27238 2481
/ 0
S 2 27238 2202
/ 0
B 2 27318 2026
/ 0
A 2 27398 2202
/ 0
Y 2 27478 2234
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_10 mu111 0
vss 2 31158 1987
/ 0
vdd 2 31158 2481
/ 0
S 2 31158 2202
/ 0
B 2 31238 2026
/ 0
A 2 31318 2202
/ 0
Y 2 31398 2234
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_10 mu111 0
vss 2 35078 1987
/ 0
vdd 2 35078 2481
/ 0
S 2 35078 2202
/ 0
B 2 35158 2026
/ 0
A 2 35238 2202
/ 0
Y 2 35318 2234
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_10 mu111 0
vss 2 23318 1987
/ 0
vdd 2 23318 2481
/ 0
S 2 23318 2202
/ 0
B 2 23398 2026
/ 0
A 2 23478 2202
/ 0
Y 2 23558 2234
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_10 mu111 0
vss 2 19398 1987
/ 0
vdd 2 19398 2481
/ 0
S 2 19398 2202
/ 0
B 2 19478 2026
/ 0
A 2 19558 2202
/ 0
Y 2 19638 2234
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_11 mu111 0
vss 2 29198 7915
/ 0
vdd 2 29198 7421
/ 0
S 2 29198 7700
/ 0
B 2 29278 7876
/ 0
A 2 29358 7700
/ 0
Y 2 29438 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_11 mu111 0
vss 2 33118 7915
/ 0
vdd 2 33118 7421
/ 0
S 2 33118 7700
/ 0
B 2 33198 7876
/ 0
A 2 33278 7700
/ 0
Y 2 33358 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_11 mu111 0
vss 2 37038 7915
/ 0
vdd 2 37038 7421
/ 0
S 2 37038 7700
/ 0
B 2 37118 7876
/ 0
A 2 37198 7700
/ 0
Y 2 37278 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_11 mu111 0
vss 2 25278 7915
/ 0
vdd 2 25278 7421
/ 0
S 2 25278 7700
/ 0
B 2 25358 7876
/ 0
A 2 25438 7700
/ 0
Y 2 25518 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_11 mu111 0
vss 2 21358 7915
/ 0
vdd 2 21358 7421
/ 0
S 2 21358 7700
/ 0
B 2 21438 7876
/ 0
A 2 21518 7700
/ 0
Y 2 21598 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_11 mu111 0
vss 2 29198 5939
/ 0
vdd 2 29198 5445
/ 0
S 2 29198 5724
/ 0
B 2 29278 5900
/ 0
A 2 29358 5724
/ 0
Y 2 29438 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_11 mu111 0
vss 2 33118 5939
/ 0
vdd 2 33118 5445
/ 0
S 2 33118 5724
/ 0
B 2 33198 5900
/ 0
A 2 33278 5724
/ 0
Y 2 33358 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_11 mu111 0
vss 2 37038 5939
/ 0
vdd 2 37038 5445
/ 0
S 2 37038 5724
/ 0
B 2 37118 5900
/ 0
A 2 37198 5724
/ 0
Y 2 37278 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_11 mu111 0
vss 2 25278 5939
/ 0
vdd 2 25278 5445
/ 0
S 2 25278 5724
/ 0
B 2 25358 5900
/ 0
A 2 25438 5724
/ 0
Y 2 25518 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_11 mu111 0
vss 2 21358 5939
/ 0
vdd 2 21358 5445
/ 0
S 2 21358 5724
/ 0
B 2 21438 5900
/ 0
A 2 21518 5724
/ 0
Y 2 21598 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_11 mu111 0
vss 2 29198 1987
/ 0
vdd 2 29198 1493
/ 0
S 2 29198 1772
/ 0
B 2 29278 1948
/ 0
A 2 29358 1772
/ 0
Y 2 29438 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_11 mu111 0
vss 2 33118 1987
/ 0
vdd 2 33118 1493
/ 0
S 2 33118 1772
/ 0
B 2 33198 1948
/ 0
A 2 33278 1772
/ 0
Y 2 33358 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_11 mu111 0
vss 2 37038 1987
/ 0
vdd 2 37038 1493
/ 0
S 2 37038 1772
/ 0
B 2 37118 1948
/ 0
A 2 37198 1772
/ 0
Y 2 37278 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_11 mu111 0
vss 2 25278 1987
/ 0
vdd 2 25278 1493
/ 0
S 2 25278 1772
/ 0
B 2 25358 1948
/ 0
A 2 25438 1772
/ 0
Y 2 25518 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_11 mu111 0
vss 2 21358 1987
/ 0
vdd 2 21358 1493
/ 0
S 2 21358 1772
/ 0
B 2 21438 1948
/ 0
A 2 21518 1772
/ 0
Y 2 21598 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_11 mu111 0
vss 2 29198 3963
/ 0
vdd 2 29198 3469
/ 0
S 2 29198 3748
/ 0
B 2 29278 3924
/ 0
A 2 29358 3748
/ 0
Y 2 29438 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_11 mu111 0
vss 2 33118 3963
/ 0
vdd 2 33118 3469
/ 0
S 2 33118 3748
/ 0
B 2 33198 3924
/ 0
A 2 33278 3748
/ 0
Y 2 33358 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_11 mu111 0
vss 2 37038 3963
/ 0
vdd 2 37038 3469
/ 0
S 2 37038 3748
/ 0
B 2 37118 3924
/ 0
A 2 37198 3748
/ 0
Y 2 37278 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_11 mu111 0
vss 2 25278 3963
/ 0
vdd 2 25278 3469
/ 0
S 2 25278 3748
/ 0
B 2 25358 3924
/ 0
A 2 25438 3748
/ 0
Y 2 25518 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_11 mu111 0
vss 2 21358 3963
/ 0
vdd 2 21358 3469
/ 0
S 2 21358 3748
/ 0
B 2 21438 3924
/ 0
A 2 21518 3748
/ 0
Y 2 21598 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_11 mu111 0
vss 2 27238 7915
/ 0
vdd 2 27238 7421
/ 0
S 2 27238 7700
/ 0
B 2 27318 7876
/ 0
A 2 27398 7700
/ 0
Y 2 27478 7668
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_11 mu111 0
vss 2 31158 7915
/ 0
vdd 2 31158 7421
/ 0
S 2 31158 7700
/ 0
B 2 31238 7876
/ 0
A 2 31318 7700
/ 0
Y 2 31398 7668
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_11 mu111 0
vss 2 35078 7915
/ 0
vdd 2 35078 7421
/ 0
S 2 35078 7700
/ 0
B 2 35158 7876
/ 0
A 2 35238 7700
/ 0
Y 2 35318 7668
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_11 mu111 0
vss 2 23318 7915
/ 0
vdd 2 23318 7421
/ 0
S 2 23318 7700
/ 0
B 2 23398 7876
/ 0
A 2 23478 7700
/ 0
Y 2 23558 7668
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_11 mu111 0
vss 2 19398 7915
/ 0
vdd 2 19398 7421
/ 0
S 2 19398 7700
/ 0
B 2 19478 7876
/ 0
A 2 19558 7700
/ 0
Y 2 19638 7668
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_11 mu111 0
vss 2 27238 5939
/ 0
vdd 2 27238 5445
/ 0
S 2 27238 5724
/ 0
B 2 27318 5900
/ 0
A 2 27398 5724
/ 0
Y 2 27478 5692
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_11 mu111 0
vss 2 31158 5939
/ 0
vdd 2 31158 5445
/ 0
S 2 31158 5724
/ 0
B 2 31238 5900
/ 0
A 2 31318 5724
/ 0
Y 2 31398 5692
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_11 mu111 0
vss 2 35078 5939
/ 0
vdd 2 35078 5445
/ 0
S 2 35078 5724
/ 0
B 2 35158 5900
/ 0
A 2 35238 5724
/ 0
Y 2 35318 5692
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_11 mu111 0
vss 2 23318 5939
/ 0
vdd 2 23318 5445
/ 0
S 2 23318 5724
/ 0
B 2 23398 5900
/ 0
A 2 23478 5724
/ 0
Y 2 23558 5692
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_11 mu111 0
vss 2 19398 5939
/ 0
vdd 2 19398 5445
/ 0
S 2 19398 5724
/ 0
B 2 19478 5900
/ 0
A 2 19558 5724
/ 0
Y 2 19638 5692
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_11 mu111 0
vss 2 27238 1987
/ 0
vdd 2 27238 1493
/ 0
S 2 27238 1772
/ 0
B 2 27318 1948
/ 0
A 2 27398 1772
/ 0
Y 2 27478 1740
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_11 mu111 0
vss 2 31158 1987
/ 0
vdd 2 31158 1493
/ 0
S 2 31158 1772
/ 0
B 2 31238 1948
/ 0
A 2 31318 1772
/ 0
Y 2 31398 1740
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_11 mu111 0
vss 2 35078 1987
/ 0
vdd 2 35078 1493
/ 0
S 2 35078 1772
/ 0
B 2 35158 1948
/ 0
A 2 35238 1772
/ 0
Y 2 35318 1740
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_11 mu111 0
vss 2 23318 1987
/ 0
vdd 2 23318 1493
/ 0
S 2 23318 1772
/ 0
B 2 23398 1948
/ 0
A 2 23478 1772
/ 0
Y 2 23558 1740
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_11 mu111 0
vss 2 19398 1987
/ 0
vdd 2 19398 1493
/ 0
S 2 19398 1772
/ 0
B 2 19478 1948
/ 0
A 2 19558 1772
/ 0
Y 2 19638 1740
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_11 mu111 0
vss 2 27238 3963
/ 0
vdd 2 27238 3469
/ 0
S 2 27238 3748
/ 0
B 2 27318 3924
/ 0
A 2 27398 3748
/ 0
Y 2 27478 3716
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_11 mu111 0
vss 2 31158 3963
/ 0
vdd 2 31158 3469
/ 0
S 2 31158 3748
/ 0
B 2 31238 3924
/ 0
A 2 31318 3748
/ 0
Y 2 31398 3716
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_11 mu111 0
vss 2 35078 3963
/ 0
vdd 2 35078 3469
/ 0
S 2 35078 3748
/ 0
B 2 35158 3924
/ 0
A 2 35238 3748
/ 0
Y 2 35318 3716
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_11 mu111 0
vss 2 23318 3963
/ 0
vdd 2 23318 3469
/ 0
S 2 23318 3748
/ 0
B 2 23398 3924
/ 0
A 2 23478 3748
/ 0
Y 2 23558 3716
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_11 mu111 0
vss 2 19398 3963
/ 0
vdd 2 19398 3469
/ 0
S 2 19398 3748
/ 0
B 2 19478 3924
/ 0
A 2 19558 3748
/ 0
Y 2 19638 3716
_I0/chip/video_ram/tower_mod_3/bit4_mod_6/mu111_1 mu111 0
vss 2 29198 6927
/ 0
vdd 2 29198 7421
/ 0
S 2 29198 7142
/ 0
B 2 29278 6966
/ 0
A 2 29358 7142
/ 0
Y 2 29438 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_6/mu111_1 mu111 0
vss 2 33118 6927
/ 0
vdd 2 33118 7421
/ 0
S 2 33118 7142
/ 0
B 2 33198 6966
/ 0
A 2 33278 7142
/ 0
Y 2 33358 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_6/mu111_1 mu111 0
vss 2 37038 6927
/ 0
vdd 2 37038 7421
/ 0
S 2 37038 7142
/ 0
B 2 37118 6966
/ 0
A 2 37198 7142
/ 0
Y 2 37278 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_6/mu111_1 mu111 0
vss 2 25278 6927
/ 0
vdd 2 25278 7421
/ 0
S 2 25278 7142
/ 0
B 2 25358 6966
/ 0
A 2 25438 7142
/ 0
Y 2 25518 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_6/mu111_1 mu111 0
vss 2 21358 6927
/ 0
vdd 2 21358 7421
/ 0
S 2 21358 7142
/ 0
B 2 21438 6966
/ 0
A 2 21518 7142
/ 0
Y 2 21598 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_0/mu111_1 mu111 0
vss 2 29198 4951
/ 0
vdd 2 29198 5445
/ 0
S 2 29198 5166
/ 0
B 2 29278 4990
/ 0
A 2 29358 5166
/ 0
Y 2 29438 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_0/mu111_1 mu111 0
vss 2 33118 4951
/ 0
vdd 2 33118 5445
/ 0
S 2 33118 5166
/ 0
B 2 33198 4990
/ 0
A 2 33278 5166
/ 0
Y 2 33358 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_0/mu111_1 mu111 0
vss 2 37038 4951
/ 0
vdd 2 37038 5445
/ 0
S 2 37038 5166
/ 0
B 2 37118 4990
/ 0
A 2 37198 5166
/ 0
Y 2 37278 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_0/mu111_1 mu111 0
vss 2 25278 4951
/ 0
vdd 2 25278 5445
/ 0
S 2 25278 5166
/ 0
B 2 25358 4990
/ 0
A 2 25438 5166
/ 0
Y 2 25518 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_0/mu111_1 mu111 0
vss 2 21358 4951
/ 0
vdd 2 21358 5445
/ 0
S 2 21358 5166
/ 0
B 2 21438 4990
/ 0
A 2 21518 5166
/ 0
Y 2 21598 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_4/mu111_1 mu111 0
vss 2 29198 999
/ 0
vdd 2 29198 1493
/ 0
S 2 29198 1214
/ 0
B 2 29278 1038
/ 0
A 2 29358 1214
/ 0
Y 2 29438 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_4/mu111_1 mu111 0
vss 2 33118 999
/ 0
vdd 2 33118 1493
/ 0
S 2 33118 1214
/ 0
B 2 33198 1038
/ 0
A 2 33278 1214
/ 0
Y 2 33358 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_4/mu111_1 mu111 0
vss 2 37038 999
/ 0
vdd 2 37038 1493
/ 0
S 2 37038 1214
/ 0
B 2 37118 1038
/ 0
A 2 37198 1214
/ 0
Y 2 37278 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_4/mu111_1 mu111 0
vss 2 25278 999
/ 0
vdd 2 25278 1493
/ 0
S 2 25278 1214
/ 0
B 2 25358 1038
/ 0
A 2 25438 1214
/ 0
Y 2 25518 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_4/mu111_1 mu111 0
vss 2 21358 999
/ 0
vdd 2 21358 1493
/ 0
S 2 21358 1214
/ 0
B 2 21438 1038
/ 0
A 2 21518 1214
/ 0
Y 2 21598 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_1/mu111_1 mu111 0
vss 2 29198 2975
/ 0
vdd 2 29198 3469
/ 0
S 2 29198 3190
/ 0
B 2 29278 3014
/ 0
A 2 29358 3190
/ 0
Y 2 29438 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_1/mu111_1 mu111 0
vss 2 33118 2975
/ 0
vdd 2 33118 3469
/ 0
S 2 33118 3190
/ 0
B 2 33198 3014
/ 0
A 2 33278 3190
/ 0
Y 2 33358 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_1/mu111_1 mu111 0
vss 2 37038 2975
/ 0
vdd 2 37038 3469
/ 0
S 2 37038 3190
/ 0
B 2 37118 3014
/ 0
A 2 37198 3190
/ 0
Y 2 37278 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_1/mu111_1 mu111 0
vss 2 25278 2975
/ 0
vdd 2 25278 3469
/ 0
S 2 25278 3190
/ 0
B 2 25358 3014
/ 0
A 2 25438 3190
/ 0
Y 2 25518 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_1/mu111_1 mu111 0
vss 2 21358 2975
/ 0
vdd 2 21358 3469
/ 0
S 2 21358 3190
/ 0
B 2 21438 3014
/ 0
A 2 21518 3190
/ 0
Y 2 21598 3222
_I0/chip/video_ram/tower_mod_3/bit4_mod_3/mu111_1 mu111 0
vss 2 27238 6927
/ 0
vdd 2 27238 7421
/ 0
S 2 27238 7142
/ 0
B 2 27318 6966
/ 0
A 2 27398 7142
/ 0
Y 2 27478 7174
_I0/chip/video_ram/tower_mod_4/bit4_mod_3/mu111_1 mu111 0
vss 2 31158 6927
/ 0
vdd 2 31158 7421
/ 0
S 2 31158 7142
/ 0
B 2 31238 6966
/ 0
A 2 31318 7142
/ 0
Y 2 31398 7174
_I0/chip/video_ram/tower_mod_1/bit4_mod_3/mu111_1 mu111 0
vss 2 35078 6927
/ 0
vdd 2 35078 7421
/ 0
S 2 35078 7142
/ 0
B 2 35158 6966
/ 0
A 2 35238 7142
/ 0
Y 2 35318 7174
_I0/chip/video_ram/tower_mod_2/bit4_mod_3/mu111_1 mu111 0
vss 2 23318 6927
/ 0
vdd 2 23318 7421
/ 0
S 2 23318 7142
/ 0
B 2 23398 6966
/ 0
A 2 23478 7142
/ 0
Y 2 23558 7174
_I0/chip/video_ram/tower_mod_0/bit4_mod_3/mu111_1 mu111 0
vss 2 19398 6927
/ 0
vdd 2 19398 7421
/ 0
S 2 19398 7142
/ 0
B 2 19478 6966
/ 0
A 2 19558 7142
/ 0
Y 2 19638 7174
_I0/chip/video_ram/tower_mod_3/bit4_mod_7/mu111_1 mu111 0
vss 2 27238 4951
/ 0
vdd 2 27238 5445
/ 0
S 2 27238 5166
/ 0
B 2 27318 4990
/ 0
A 2 27398 5166
/ 0
Y 2 27478 5198
_I0/chip/video_ram/tower_mod_4/bit4_mod_7/mu111_1 mu111 0
vss 2 31158 4951
/ 0
vdd 2 31158 5445
/ 0
S 2 31158 5166
/ 0
B 2 31238 4990
/ 0
A 2 31318 5166
/ 0
Y 2 31398 5198
_I0/chip/video_ram/tower_mod_1/bit4_mod_7/mu111_1 mu111 0
vss 2 35078 4951
/ 0
vdd 2 35078 5445
/ 0
S 2 35078 5166
/ 0
B 2 35158 4990
/ 0
A 2 35238 5166
/ 0
Y 2 35318 5198
_I0/chip/video_ram/tower_mod_2/bit4_mod_7/mu111_1 mu111 0
vss 2 23318 4951
/ 0
vdd 2 23318 5445
/ 0
S 2 23318 5166
/ 0
B 2 23398 4990
/ 0
A 2 23478 5166
/ 0
Y 2 23558 5198
_I0/chip/video_ram/tower_mod_0/bit4_mod_7/mu111_1 mu111 0
vss 2 19398 4951
/ 0
vdd 2 19398 5445
/ 0
S 2 19398 5166
/ 0
B 2 19478 4990
/ 0
A 2 19558 5166
/ 0
Y 2 19638 5198
_I0/chip/video_ram/tower_mod_3/bit4_mod_5/mu111_1 mu111 0
vss 2 27238 999
/ 0
vdd 2 27238 1493
/ 0
S 2 27238 1214
/ 0
B 2 27318 1038
/ 0
A 2 27398 1214
/ 0
Y 2 27478 1246
_I0/chip/video_ram/tower_mod_4/bit4_mod_5/mu111_1 mu111 0
vss 2 31158 999
/ 0
vdd 2 31158 1493
/ 0
S 2 31158 1214
/ 0
B 2 31238 1038
/ 0
A 2 31318 1214
/ 0
Y 2 31398 1246
_I0/chip/video_ram/tower_mod_1/bit4_mod_5/mu111_1 mu111 0
vss 2 35078 999
/ 0
vdd 2 35078 1493
/ 0
S 2 35078 1214
/ 0
B 2 35158 1038
/ 0
A 2 35238 1214
/ 0
Y 2 35318 1246
_I0/chip/video_ram/tower_mod_2/bit4_mod_5/mu111_1 mu111 0
vss 2 23318 999
/ 0
vdd 2 23318 1493
/ 0
S 2 23318 1214
/ 0
B 2 23398 1038
/ 0
A 2 23478 1214
/ 0
Y 2 23558 1246
_I0/chip/video_ram/tower_mod_0/bit4_mod_5/mu111_1 mu111 0
vss 2 19398 999
/ 0
vdd 2 19398 1493
/ 0
S 2 19398 1214
/ 0
B 2 19478 1038
/ 0
A 2 19558 1214
/ 0
Y 2 19638 1246
_I0/chip/video_ram/tower_mod_3/bit4_mod_2/mu111_1 mu111 0
vss 2 27238 2975
/ 0
vdd 2 27238 3469
/ 0
S 2 27238 3190
/ 0
B 2 27318 3014
/ 0
A 2 27398 3190
/ 0
Y 2 27478 3222
_I0/chip/video_ram/tower_mod_4/bit4_mod_2/mu111_1 mu111 0
vss 2 31158 2975
/ 0
vdd 2 31158 3469
/ 0
S 2 31158 3190
/ 0
B 2 31238 3014
/ 0
A 2 31318 3190
/ 0
Y 2 31398 3222
_I0/chip/video_ram/tower_mod_1/bit4_mod_2/mu111_1 mu111 0
vss 2 35078 2975
/ 0
vdd 2 35078 3469
/ 0
S 2 35078 3190
/ 0
B 2 35158 3014
/ 0
A 2 35238 3190
/ 0
Y 2 35318 3222
_I0/chip/video_ram/tower_mod_2/bit4_mod_2/mu111_1 mu111 0
vss 2 23318 2975
/ 0
vdd 2 23318 3469
/ 0
S 2 23318 3190
/ 0
B 2 23398 3014
/ 0
A 2 23478 3190
/ 0
Y 2 23558 3222
_I0/chip/video_ram/tower_mod_0/bit4_mod_2/mu111_1 mu111 0
vss 2 19398 2975
/ 0
vdd 2 19398 3469
/ 0
S 2 19398 3190
/ 0
B 2 19478 3014
/ 0
A 2 19558 3190
/ 0
Y 2 19638 3222
_I0/chip/video_ram/mux5_do1/U16 mu111 0
vss 2 25238 9891
/ 0
vdd 2 25238 10385
/ 0
S 2 25238 10106
/ 0
B 2 25318 9930
/ 0
A 2 25398 10106
/ 0
Y 2 25478 10138
_I0/chip/video_ram/mux5_do2/U16 mu111 0
vss 2 34838 9891
/ 0
vdd 2 34838 10385
/ 0
S 2 34838 10106
/ 0
B 2 34918 9930
/ 0
A 2 34998 10106
/ 0
Y 2 35078 10138
_I0/chip/output_score/U80 mu111 0
vss 2 14678 15819
/ 0
vdd 2 14678 15325
/ 0
S 2 14678 15604
/ 0
B 2 14758 15780
/ 0
A 2 14838 15604
/ 0
Y 2 14918 15572
_I0/chip/output_score/U78 mu111 0
vss 2 14678 14831
/ 0
vdd 2 14678 15325
/ 0
S 2 14678 15046
/ 0
B 2 14758 14870
/ 0
A 2 14838 15046
/ 0
Y 2 14918 15078
_I0/chip/output_score/U88 mu111 0
vss 2 15198 14831
/ 0
vdd 2 15198 15325
/ 0
S 2 15198 15046
/ 0
B 2 15278 14870
/ 0
A 2 15358 15046
/ 0
Y 2 15438 15078
_I0/chip/output_score/U54 mu111 0
vss 2 15598 13843
/ 0
vdd 2 15598 14337
/ 0
S 2 15598 14058
/ 0
B 2 15678 13882
/ 0
A 2 15758 14058
/ 0
Y 2 15838 14090
_I0/chip/output_score/U74 mu111 0
vss 2 16078 14831
/ 0
vdd 2 16078 15325
/ 0
S 2 16078 15046
/ 0
B 2 16158 14870
/ 0
A 2 16238 15046
/ 0
Y 2 16318 15078
_I0/chip/next_piece_generator/M3/U5 mu111 0
vss 2 7478 5939
/ 0
vdd 2 7478 6433
/ 0
S 2 7478 6154
/ 0
B 2 7558 5978
/ 0
A 2 7638 6154
/ 0
Y 2 7718 6186
_I0/chip/next_piece_generator/M2/U5 mu111 0
vss 2 7038 5939
/ 0
vdd 2 7038 6433
/ 0
S 2 7038 6154
/ 0
B 2 7118 5978
/ 0
A 2 7198 6154
/ 0
Y 2 7278 6186
_I0/chip/next_piece_generator/M1/U5 mu111 0
vss 2 8278 5939
/ 0
vdd 2 8278 6433
/ 0
S 2 8278 6154
/ 0
B 2 8358 5978
/ 0
A 2 8438 6154
/ 0
Y 2 8518 6186
_I0/chip/check_piece_mask/U98 mu111 0
vss 2 15238 4951
/ 0
vdd 2 15238 5445
/ 0
S 2 15238 5166
/ 0
B 2 15318 4990
/ 0
A 2 15398 5166
/ 0
Y 2 15478 5198
_I0/chip/check_piece_mask/U92 mu111 0
vss 2 15638 3963
/ 0
vdd 2 15638 4457
/ 0
S 2 15638 4178
/ 0
B 2 15718 4002
/ 0
A 2 15798 4178
/ 0
Y 2 15878 4210
_I0/chip/check_piece_mask/U87 mu111 0
vss 2 16878 3963
/ 0
vdd 2 16878 4457
/ 0
S 2 16878 4178
/ 0
B 2 16958 4002
/ 0
A 2 17038 4178
/ 0
Y 2 17118 4210
_I0/chip/check_piece_mask/U76 mu111 0
vss 2 18038 4951
/ 0
vdd 2 18038 4457
/ 0
S 2 18038 4736
/ 0
B 2 18118 4912
/ 0
A 2 18198 4736
/ 0
Y 2 18278 4704
_I0/chip/vga_controller/field_translation_reset/U54 mu111 0
vss 2 33958 18783
/ 0
vdd 2 33958 18289
/ 0
S 2 33958 18568
/ 0
B 2 34038 18744
/ 0
A 2 34118 18568
/ 0
Y 2 34198 18536
_I0/chip/vga_controller/field_translation_reset/U49 mu111 0
vss 2 32838 18783
/ 0
vdd 2 32838 18289
/ 0
S 2 32838 18568
/ 0
B 2 32918 18744
/ 0
A 2 32998 18568
/ 0
Y 2 33078 18536
_I0/chip/vga_controller/field_translation_reset/U45 mu111 0
vss 2 32438 18783
/ 0
vdd 2 32438 18289
/ 0
S 2 32438 18568
/ 0
B 2 32518 18744
/ 0
A 2 32598 18568
/ 0
Y 2 32678 18536
_I0/chip/vga_controller/field_translation_reset/U42 mu111 0
vss 2 31598 18783
/ 0
vdd 2 31598 18289
/ 0
S 2 31598 18568
/ 0
B 2 31678 18744
/ 0
A 2 31758 18568
/ 0
Y 2 31838 18536
_I0/chip/vga_controller/field_translation/U31 mu111 0
vss 2 31998 14831
/ 0
vdd 2 31998 14337
/ 0
S 2 31998 14616
/ 0
B 2 32078 14792
/ 0
A 2 32158 14616
/ 0
Y 2 32238 14584
_I0/chip/vga_controller/field_translation/U28 mu111 0
vss 2 31998 13843
/ 0
vdd 2 31998 14337
/ 0
S 2 31998 14058
/ 0
B 2 32078 13882
/ 0
A 2 32158 14058
/ 0
Y 2 32238 14090
_I0/chip/vga_controller/field_translation/mem_addr_counter/U81 mu111 0
vss 2 33838 15819
/ 0
vdd 2 33838 15325
/ 0
S 2 33838 15604
/ 0
B 2 33918 15780
/ 0
A 2 33998 15604
/ 0
Y 2 34078 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U81 mu111 0
vss 2 37878 15819
/ 0
vdd 2 37878 15325
/ 0
S 2 37878 15604
/ 0
B 2 37958 15780
/ 0
A 2 38038 15604
/ 0
Y 2 38118 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U73 mu111 0
vss 2 34438 16807
/ 0
vdd 2 34438 16313
/ 0
S 2 34438 16592
/ 0
B 2 34518 16768
/ 0
A 2 34598 16592
/ 0
Y 2 34678 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U73 mu111 0
vss 2 38478 16807
/ 0
vdd 2 38478 16313
/ 0
S 2 38478 16592
/ 0
B 2 38558 16768
/ 0
A 2 38638 16592
/ 0
Y 2 38718 16560
_I0/chip/vga_controller/field_translation/mem_addr_counter/U46 mu111 0
vss 2 34118 17795
/ 0
vdd 2 34118 17301
/ 0
S 2 34118 17580
/ 0
B 2 34198 17756
/ 0
A 2 34278 17580
/ 0
Y 2 34358 17548
_I0/chip/vga_controller/np_translation/mem_addr_counter/U46 mu111 0
vss 2 38158 17795
/ 0
vdd 2 38158 17301
/ 0
S 2 38158 17580
/ 0
B 2 38238 17756
/ 0
A 2 38318 17580
/ 0
Y 2 38398 17548
_I0/chip/vga_controller/field_translation/mem_addr_counter/U78 mu111 0
vss 2 33398 15819
/ 0
vdd 2 33398 15325
/ 0
S 2 33398 15604
/ 0
B 2 33478 15780
/ 0
A 2 33558 15604
/ 0
Y 2 33638 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U78 mu111 0
vss 2 37438 15819
/ 0
vdd 2 37438 15325
/ 0
S 2 37438 15604
/ 0
B 2 37518 15780
/ 0
A 2 37598 15604
/ 0
Y 2 37678 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U50 mu111 0
vss 2 32518 15819
/ 0
vdd 2 32518 15325
/ 0
S 2 32518 15604
/ 0
B 2 32598 15780
/ 0
A 2 32678 15604
/ 0
Y 2 32758 15572
_I0/chip/vga_controller/np_translation/mem_addr_counter/U50 mu111 0
vss 2 36558 15819
/ 0
vdd 2 36558 15325
/ 0
S 2 36558 15604
/ 0
B 2 36638 15780
/ 0
A 2 36718 15604
/ 0
Y 2 36798 15572
_I0/chip/vga_controller/field_translation/mem_addr_counter/U43 mu111 0
vss 2 33118 16807
/ 0
vdd 2 33118 16313
/ 0
S 2 33118 16592
/ 0
B 2 33198 16768
/ 0
A 2 33278 16592
/ 0
Y 2 33358 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U43 mu111 0
vss 2 37158 16807
/ 0
vdd 2 37158 16313
/ 0
S 2 37158 16592
/ 0
B 2 37238 16768
/ 0
A 2 37318 16592
/ 0
Y 2 37398 16560
_I0/chip/vga_controller/field_translation/mem_addr_counter/U59 mu111 0
vss 2 32638 16807
/ 0
vdd 2 32638 17301
/ 0
S 2 32638 17022
/ 0
B 2 32718 16846
/ 0
A 2 32798 17022
/ 0
Y 2 32878 17054
_I0/chip/vga_controller/np_translation/mem_addr_counter/U59 mu111 0
vss 2 36678 16807
/ 0
vdd 2 36678 17301
/ 0
S 2 36678 17022
/ 0
B 2 36758 16846
/ 0
A 2 36838 17022
/ 0
Y 2 36918 17054
_I0/chip/vga_controller/field_translation/mem_addr_counter/U64 mu111 0
vss 2 31358 16807
/ 0
vdd 2 31358 16313
/ 0
S 2 31358 16592
/ 0
B 2 31438 16768
/ 0
A 2 31518 16592
/ 0
Y 2 31598 16560
_I0/chip/vga_controller/np_translation/mem_addr_counter/U64 mu111 0
vss 2 35398 16807
/ 0
vdd 2 35398 16313
/ 0
S 2 35398 16592
/ 0
B 2 35478 16768
/ 0
A 2 35558 16592
/ 0
Y 2 35638 16560
_I0/chip/vga_controller/score_translation/U44 mu111 0
vss 2 27278 11867
/ 0
vdd 2 27278 12361
/ 0
S 2 27278 12082
/ 0
B 2 27358 11906
/ 0
A 2 27438 12082
/ 0
Y 2 27518 12114
_I0/chip/vga_controller/score_translation/U53 mu111 0
vss 2 26758 12855
/ 0
vdd 2 26758 13349
/ 0
S 2 26758 13070
/ 0
B 2 26838 12894
/ 0
A 2 26918 13070
/ 0
Y 2 26998 13102
_I0/chip/vga_controller/score_translation/U48 mu111 0
vss 2 27718 11867
/ 0
vdd 2 27718 12361
/ 0
S 2 27718 12082
/ 0
B 2 27798 11906
/ 0
A 2 27878 12082
/ 0
Y 2 27958 12114
_I0/chip/vga_controller/score_translation/U41 mu111 0
vss 2 27078 12855
/ 0
vdd 2 27078 13349
/ 0
S 2 27078 13070
/ 0
B 2 27158 12894
/ 0
A 2 27238 13070
/ 0
Y 2 27318 13102
_I0/chip/vga_controller/np_check/U19 mu111 0
vss 2 29838 14831
/ 0
vdd 2 29838 14337
/ 0
S 2 29838 14616
/ 0
B 2 29918 14792
/ 0
A 2 29998 14616
/ 0
Y 2 30078 14584
_I0/chip/vga_controller/np_translation_reset/U49 mu111 0
vss 2 38638 19771
/ 0
vdd 2 38638 19277
/ 0
S 2 38638 19556
/ 0
B 2 38718 19732
/ 0
A 2 38798 19556
/ 0
Y 2 38878 19524
_I0/chip/vga_controller/np_translation_reset/U42 mu111 0
vss 2 38198 18783
/ 0
vdd 2 38198 18289
/ 0
S 2 38198 18568
/ 0
B 2 38278 18744
/ 0
A 2 38358 18568
/ 0
Y 2 38438 18536
_I0/chip/vga_controller/np_translation_reset/U54 mu111 0
vss 2 37718 19771
/ 0
vdd 2 37718 19277
/ 0
S 2 37718 19556
/ 0
B 2 37798 19732
/ 0
A 2 37878 19556
/ 0
Y 2 37958 19524
_I0/chip/vga_controller/np_translation_reset/U45 mu111 0
vss 2 37438 19771
/ 0
vdd 2 37438 19277
/ 0
S 2 37438 19556
/ 0
B 2 37518 19732
/ 0
A 2 37598 19556
/ 0
Y 2 37678 19524
_I0/chip/vga_controller/np_translation/U28 mu111 0
vss 2 36878 14831
/ 0
vdd 2 36878 14337
/ 0
S 2 36878 14616
/ 0
B 2 36958 14792
/ 0
A 2 37038 14616
/ 0
Y 2 37118 14584
_I0/chip/vga_controller/np_translation/U31 mu111 0
vss 2 36518 14831
/ 0
vdd 2 36518 14337
/ 0
S 2 36518 14616
/ 0
B 2 36598 14792
/ 0
A 2 36678 14616
/ 0
Y 2 36758 14584
_I0/chip/game_controller/move_pm controller_move 0
draw_erase_draw 2 5598 18114
/ 0
check_start 2 8358 19166
/ 0
vss 2 7398 19771
/ 0
vdd 2 7398 19277
/ 0
x 2 5598 16982
/ 0
inputs_3_0_0 2 5598 17620
/ 0
inputs_3_0_1 2 5598 18568
/ 0
rot 2 5598 18958
/ 0
inputs_3_0_2 2 5598 19596
/ 0
inputs_3_0_3 2 5598 19484
/ 0
check_empty 2 8358 18640
/ 0
check_ready 2 8358 18926
/ 0
draw_erase_start 2 5598 18464
/ 0
add_sub 2 5598 19102
/ 0
ready 3 6358 16846
/ 0
rst 3 7318 19732
/ 0
clk 3 7638 19732
/ 0
y 3 6158 16846
/ 0
drop 3 6678 16846
/ 0
draw_erase_ready 3 5838 16846
/ 0
start 3 6318 16846
/ 1
3 n62 ~ 2 7484 17060 0 0 ~
/ 1
3 n98 ~ 2 5804 17586 0 0 ~
/ 1
3 n56 ~ 2 5764 19036 0 0 ~
/ 1
3 n70 ~ 2 7084 19562 0 0 ~
/ 1
3 cur_state_2_port ~ 2 6924 19036 0 0 ~
/ 1
3 n96 ~ 2 6364 19036 0 0 ~
/ 1
3 cur_state_0_port ~ 2 7084 18016 0 0 ~
/ 1
3 n90 ~ 2 7604 17586 0 0 ~
/ 1
3 n108 ~ 2 6124 18016 0 0 ~
/ 1
3 n86 ~ 2 8204 19004 0 0 ~
/ 1
3 n94 ~ 2 6564 19036 0 0 ~
/ 1
3 n57 ~ 2 6124 17028 0 0 ~
/ 1
3 n87 ~ 2 7844 17586 0 0 ~
/ 1
3 n89 ~ 2 7124 17762 0 0 ~
/ 1
3 n106 ~ 2 5804 19530 0 0 ~
/ 1
3 n58 ~ 2 5684 17554 0 0 ~
/ 1
3 n59 ~ 2 5684 19530 0 0 ~
/ 1
3 n92 ~ 2 8284 19004 0 0 ~
/ 1
3 n97 ~ 2 8124 17586 0 0 ~
/ 1
3 n111 ~ 2 5844 19530 0 0 ~
/ 1
3 n60 ~ 2 6764 19004 0 0 ~
/ 1
3 n77 ~ 2 6164 19530 0 0 ~
/ 1
3 next_state_3_port ~ 2 6844 19004 0 0 ~
/ 1
3 n73 ~ 2 6804 18048 0 0 ~
/ 1
3 n75 ~ 2 6724 18016 0 0 ~
/ 1
3 n109 ~ 2 6484 19530 0 0 ~
/ 1
3 n84 ~ 2 6764 18574 0 0 ~
/ 1
3 n85 ~ 2 6964 18574 0 0 ~
/ 1
3 n79 ~ 2 6084 18542 0 0 ~
/ 1
3 n88 ~ 2 7124 18574 0 0 ~
/ 1
3 n72 ~ 2 6244 18574 0 0 ~
/ 1
3 n102 ~ 2 6204 18016 0 0 ~
/ 1
3 n99 ~ 2 5724 18542 0 0 ~
/ 1
3 n103 ~ 2 8164 18016 0 0 ~
/ 1
3 n104 ~ 2 6004 18016 0 0 ~
/ 1
3 n105 ~ 2 6844 18574 0 0 ~
/ 1
3 n81 ~ 2 7564 17586 0 0 ~
/ 1
3 n93 ~ 2 6444 18048 0 0 ~
/ 1
3 n91 ~ 2 8324 19562 0 0 ~
/ 1
3 n107 ~ 2 6124 19036 0 0 ~
/ 1
3 next_state_2_port ~ 2 7284 18048 0 0 ~
/ 1
3 n101 ~ 2 5884 17028 0 0 ~
/ 1
3 n83 ~ 2 6164 18574 0 0 ~
/ 1
3 n76 ~ 2 7004 19530 0 0 ~
/ 1
3 n78 ~ 2 7004 19036 0 0 ~
/ 1
3 n100 ~ 2 7044 18574 0 0 ~
/ 1
3 n68 ~ 2 7844 17028 0 0 ~
/ 1
3 n74 ~ 2 8284 18574 0 0 ~
/ 1
3 n71 ~ 2 7764 17586 0 0 ~
/ 1
3 n110 ~ 2 6404 18574 0 0 ~
/ 1
3 next_state_1_port ~ 2 6444 17554 0 0 ~
/ 1
3 n67 ~ 2 7804 17028 0 0 ~
/ 1
3 n82 ~ 2 6284 19530 0 0 ~
/ 1
3 next_state_0_port ~ 2 7884 17554 0 0 ~
/ 1
3 n63 ~ 2 7404 17060 0 0 ~
/ 1
3 n65 ~ 2 6844 19562 0 0 ~
/ 1
3 n61 ~ 2 6804 19004 0 0 ~
/ 1
3 n80 ~ 2 6684 17586 0 0 ~
/ 1
3 cur_state_3_port ~ 2 6964 19004 0 0 ~
/ 1
3 n64 ~ 2 6924 18016 0 0 ~
/ 1
3 cur_state_1_port ~ 2 7124 19004 0 0 ~
/ 1
3 n66 ~ 2 7124 19562 0 0 ~
/ 1
3 n95 ~ 2 6324 18574 0 0 ~
/ 1
3 n69 ~ 2 8164 18574 0 0 ~
_I0/chip/game_controller controller 0
draw_erase_draw 2 478 13492
/ 0
draw_erase_start 2 12598 14942
/ 0
clear_shift_ready 2 12598 9572
/ 0
timer_1_done 2 12598 9046
/ 0
vdd 2 1558 19277
/ 0
vss 2 1558 18783
/ 0
clear_shift_start 2 12598 10768
/ 0
lut_rot_1_0_0 2 478 15468
/ 0
lut_y_3_0_0 2 478 15214
/ 0
lut_y_3_0_1 2 478 19102
/ 0
lut_y_3_0_2 2 478 12712
/ 0
lut_y_3_0_3 2 478 13986
/ 0
check_start 3 5078 7954
/ 0
next_piece_2_0_2 3 3558 7954
/ 0
next_piece_2_0_1 3 10078 7954
/ 0
next_piece_2_0_0 3 2638 7954
/ 0
inputs_5_0_5 3 5518 19732
/ 0
inputs_5_0_4 3 9678 7954
/ 0
draw_score_ready 3 11038 19732
/ 0
timer_1_reset 3 6998 7954
/ 0
timer_1_start 3 10878 19732
/ 0
timer_1_time 3 9278 7954
/ 0
check_empty 3 6558 7954
/ 0
check_ready 3 8198 19732
/ 0
inputs_5_0_0 3 6598 7954
/ 0
inputs_5_0_1 3 5718 19732
/ 0
inputs_5_0_2 3 5638 19732
/ 0
inputs_5_0_3 3 5838 19732
/ 0
draw_erase_ready 3 5558 19732
/ 0
rst 3 6158 19732
/ 0
clk 3 7638 19732
/ 0
draw_score_draw 3 11078 19732
/ 0
new_piece 3 8558 19732
/ 0
lut_rot_1_0_1 3 2478 19732
/ 0
lut_x_2_0_0 3 2758 19732
/ 0
lut_x_2_0_1 3 2198 19732
/ 0
lut_x_2_0_2 3 3758 19732
/ 0
lut_next_piece 3 4918 19732
/ 0
lut_piece_type_2_0_0 3 4438 7954
/ 0
lut_piece_type_2_0_1 3 6038 7954
/ 0
lut_piece_type_2_0_2 3 5358 7954
/ 1
3 n535 ~ 2 5044 16040 0 0 ~
/ 1
3 n356 ~ 2 2164 11658 0 0 ~
/ 1
3 n452 ~ 2 5244 12120 0 0 ~
/ 1
3 n337 ~ 2 7324 14622 0 0 ~
/ 1
3 n274 ~ 2 6924 13634 0 0 ~
/ 1
3 n333 ~ 2 7524 11100 0 0 ~
/ 1
3 n427 ~ 2 8404 9650 0 0 ~
/ 1
3 n548 ~ 2 6364 13634 0 0 ~
/ 1
3 n500 ~ 2 2764 14622 0 0 ~
/ 1
3 n322 ~ 2 5204 15578 0 0 ~
/ 1
3 n428 ~ 2 8444 9682 0 0 ~
/ 1
3 n317 ~ 2 9204 16598 0 0 ~
/ 1
3 n534 ~ 2 8044 14622 0 0 ~
/ 1
3 n514 ~ 2 10604 18574 0 0 ~
/ 1
3 next_state_4_port ~ 2 11364 17554 0 0 ~
/ 1
3 n517 ~ 2 8524 14064 0 0 ~
/ 1
3 n455 ~ 2 1124 19004 0 0 ~
/ 1
3 n434 ~ 2 684 16040 0 0 ~
/ 1
3 n430 ~ 2 7884 9682 0 0 ~
/ 1
3 n473 ~ 2 6084 11658 0 0 ~
/ 1
3 n503 ~ 2 8084 14622 0 0 ~
/ 1
3 n505 ~ 2 2364 16040 0 0 ~
/ 1
3 n418 ~ 2 12084 12120 0 0 ~
/ 1
3 n355 ~ 2 2204 11658 0 0 ~
/ 1
3 n352 ~ 2 9484 12646 0 0 ~
/ 1
3 n287 ~ 2 1204 19004 0 0 ~
/ 1
3 n296 ~ 2 8684 16040 0 0 ~
/ 1
3 n286 ~ 2 644 17762 0 0 ~
/ 1
3 n285 ~ 2 1284 11834 0 0 ~
/ 1
3 n519 ~ 2 10364 9682 0 0 ~
/ 1
3 n279 ~ 2 1284 9858 0 0 ~
/ 1
3 n291 ~ 2 764 16040 0 0 ~
/ 1
3 n422 ~ 2 11564 12088 0 0 ~
/ 1
3 n281 ~ 2 5484 8948 0 0 ~
/ 1
3 n550 ~ 2 4684 12088 0 0 ~
/ 1
3 n426 ~ 2 9684 15610 0 0 ~
/ 1
3 n429 ~ 2 7844 9682 0 0 ~
/ 1
3 n488 ~ 2 1924 9682 0 0 ~
/ 1
3 n532 ~ 2 8844 18016 0 0 ~
/ 1
3 n460 ~ 2 524 11658 0 0 ~
/ 1
3 n443 ~ 2 9084 11658 0 0 ~
/ 1
3 n417 ~ 2 11884 11100 0 0 ~
/ 1
3 n497 ~ 2 4244 9682 0 0 ~
/ 1
3 n449 ~ 2 6084 12088 0 0 ~
/ 1
3 n470 ~ 2 3764 10670 0 0 ~
/ 1
3 n280 ~ 2 8324 11834 0 0 ~
/ 1
3 n457 ~ 2 484 17028 0 0 ~
/ 1
3 n406 ~ 2 5644 12646 0 0 ~
/ 1
3 n544 ~ 2 6644 15052 0 0 ~
/ 1
3 n401 ~ 2 7564 11658 0 0 ~
/ 1
3 n341 ~ 2 11804 15578 0 0 ~
/ 1
3 n526 ~ 2 1164 9124 0 0 ~
/ 1
3 n506 ~ 2 7684 15578 0 0 ~
/ 1
3 n345 ~ 2 11084 11658 0 0 ~
/ 1
3 n459 ~ 2 484 11658 0 0 ~
/ 1
3 n282 ~ 2 3204 11834 0 0 ~
/ 1
3 n410 ~ 2 2364 13634 0 0 ~
/ 1
3 n472 ~ 2 3844 10670 0 0 ~
/ 1
3 n454 ~ 2 4684 13634 0 0 ~
/ 1
3 n348 ~ 2 12124 9682 0 0 ~
/ 1
3 n289 ~ 2 8964 9858 0 0 ~
/ 1
3 n309 ~ 2 11964 18542 0 0 ~
/ 1
3 n496 ~ 2 4204 9682 0 0 ~
/ 1
3 n323 ~ 2 10724 12120 0 0 ~
/ 1
3 n435 ~ 2 724 16040 0 0 ~
/ 1
3 n507 ~ 2 8604 14622 0 0 ~
/ 1
3 n390 ~ 2 8124 8662 0 0 ~
/ 1
3 next_state_2_port ~ 2 10724 15084 0 0 ~
/ 1
3 n361 ~ 2 11804 10670 0 0 ~
/ 1
3 n357 ~ 2 2404 11626 0 0 ~
/ 1
3 n283 ~ 2 2084 14876 0 0 ~
/ 1
3 n376 ~ 2 2244 10670 0 0 ~
/ 1
3 n294 ~ 2 10644 9124 0 0 ~
/ 1
3 n478 ~ 2 5684 9682 0 0 ~
/ 1
3 n267 ~ 2 9644 19738 0 0 ~
/ 1
3 n528 ~ 2 7164 15052 0 0 ~
/ 1
3 n485 ~ 2 4084 16566 0 0 ~
/ 1
3 n461 ~ 2 1084 13634 0 0 ~
/ 1
3 n290 ~ 2 8284 11132 0 0 ~
/ 1
3 n540 ~ 2 3284 14064 0 0 ~
/ 1
3 n304 ~ 2 1764 16598 0 0 ~
/ 1
3 n288 ~ 2 2884 15786 0 0 ~
/ 1
3 cur_y_1_port ~ 2 1124 17554 0 0 ~
/ 1
3 n448 ~ 2 6404 12646 0 0 ~
/ 1
3 n549 ~ 2 5004 9124 0 0 ~
/ 1
3 n311 ~ 2 8164 10670 0 0 ~
/ 1
3 n397 ~ 2 9644 10638 0 0 ~
/ 1
3 n336 ~ 2 6124 13108 0 0 ~
/ 1
3 n331 ~ 2 4924 11658 0 0 ~
/ 1
3 n292 ~ 2 1004 12646 0 0 ~
/ 1
3 cur_future_piece_1_port ~ 2 3684 15052 0 0 ~
/ 1
3 n484 ~ 2 2364 16598 0 0 ~
/ 1
3 n431 ~ 2 4804 16566 0 0 ~
/ 1
3 n512 ~ 2 4404 15610 0 0 ~
/ 1
3 n423 ~ 2 9764 16566 0 0 ~
/ 1
3 n525 ~ 2 1204 9124 0 0 ~
/ 1
3 n332 ~ 2 7484 11132 0 0 ~
/ 1
3 n515 ~ 2 10404 15052 0 0 ~
/ 1
3 n340 ~ 2 11124 11626 0 0 ~
/ 1
3 n468 ~ 2 4404 15052 0 0 ~
/ 1
3 n284 ~ 2 2564 10846 0 0 ~
/ 1
3 n539 ~ 2 4124 17028 0 0 ~
/ 1
3 n297 ~ 2 9884 16566 0 0 ~
/ 1
3 n375 ~ 2 4724 9682 0 0 ~
/ 1
3 n362 ~ 2 11724 15578 0 0 ~
/ 1
3 n270 ~ 2 4044 18646 0 0 ~
/ 1
3 n439 ~ 2 8204 11100 0 0 ~
/ 1
3 n546 ~ 2 7684 15052 0 0 ~
/ 1
3 n450 ~ 2 9044 12088 0 0 ~
/ 1
3 n318 ~ 2 10724 12614 0 0 ~
/ 1
3 n320 ~ 2 7964 12088 0 0 ~
/ 1
3 cur_state_2_port ~ 2 11524 15084 0 0 ~
/ 1
3 n467 ~ 2 2404 13076 0 0 ~
/ 1
3 n464 ~ 2 3364 12088 0 0 ~
/ 1
3 n384 ~ 2 5084 9650 0 0 ~
/ 1
3 n481 ~ 2 6444 11100 0 0 ~
/ 1
3 n476 ~ 2 5604 9682 0 0 ~
/ 1
3 n306 ~ 2 10844 9682 0 0 ~
/ 1
3 n471 ~ 2 1604 8694 0 0 ~
/ 1
3 cur_future_piece_2_port ~ 2 2204 13602 0 0 ~
/ 1
3 n342 ~ 2 12524 14622 0 0 ~
/ 1
3 n298 ~ 2 10764 19004 0 0 ~
/ 1
3 n523 ~ 2 11884 18016 0 0 ~
/ 1
3 n374 ~ 2 4684 9682 0 0 ~
/ 1
3 n319 ~ 2 10764 12646 0 0 ~
/ 1
3 n343 ~ 2 12564 14622 0 0 ~
/ 1
3 n326 ~ 2 9324 16072 0 0 ~
/ 1
3 n315 ~ 2 10124 16598 0 0 ~
/ 1
3 n547 ~ 2 4004 12646 0 0 ~
/ 1
3 n360 ~ 2 11764 10638 0 0 ~
/ 1
3 n458 ~ 2 524 17028 0 0 ~
/ 1
3 n416 ~ 2 11844 11132 0 0 ~
/ 1
3 n412 ~ 2 4004 12088 0 0 ~
/ 1
3 n432 ~ 2 6124 14064 0 0 ~
/ 1
3 n350 ~ 2 10324 12614 0 0 ~
/ 1
3 n382 ~ 2 5164 15578 0 0 ~
/ 1
3 n383 ~ 2 4404 16598 0 0 ~
/ 1
3 n367 ~ 2 5444 10670 0 0 ~
/ 1
3 n324 ~ 2 11084 16566 0 0 ~
/ 1
3 n531 ~ 2 8804 18016 0 0 ~
/ 1
3 n353 ~ 2 2324 11132 0 0 ~
/ 1
3 n487 ~ 2 1884 9682 0 0 ~
/ 1
3 n415 ~ 2 5084 15578 0 0 ~
/ 1
3 n389 ~ 2 8204 8662 0 0 ~
/ 1
3 n527 ~ 2 5324 16040 0 0 ~
/ 1
3 n456 ~ 2 1164 19004 0 0 ~
/ 1
3 n438 ~ 2 8164 11100 0 0 ~
/ 1
3 n469 ~ 2 4684 13076 0 0 ~
/ 1
3 n533 ~ 2 8124 14622 0 0 ~
/ 1
3 n501 ~ 2 3244 14622 0 0 ~
/ 1
3 n403 ~ 2 5804 14064 0 0 ~
/ 1
3 n510 ~ 2 4364 17554 0 0 ~
/ 1
3 n335 ~ 2 6364 15610 0 0 ~
/ 1
3 n329 ~ 2 4844 11658 0 0 ~
/ 1
3 n300 ~ 2 6884 13076 0 0 ~
/ 1
3 n480 ~ 2 3524 12088 0 0 ~
/ 1
3 n441 ~ 2 4724 10670 0 0 ~
/ 1
3 n308 ~ 2 11364 17028 0 0 ~
/ 1
3 n268 ~ 2 644 10924 0 0 ~
/ 1
3 n445 ~ 2 6084 11100 0 0 ~
/ 1
3 n395 ~ 2 9164 8136 0 0 ~
/ 1
3 n301 ~ 2 10324 14622 0 0 ~
/ 1
3 n498 ~ 2 804 12088 0 0 ~
/ 1
3 n479 ~ 2 8964 12646 0 0 ~
/ 1
3 n402 ~ 2 6084 14622 0 0 ~
/ 1
3 n354 ~ 2 1244 15650 0 0 ~
/ 1
3 move_x ~ 2 5604 16988 0 0 ~
/ 1
3 next_state_0_port ~ 2 9444 13602 0 0 ~
/ 1
3 n492 ~ 2 5324 10670 0 0 ~
/ 1
3 n363 ~ 2 11764 15610 0 0 ~
/ 1
3 move_draw_erase_draw ~ 2 5604 18120 0 0 ~
/ 1
3 n421 ~ 2 10244 12088 0 0 ~
/ 1
3 n413 ~ 2 10044 15052 0 0 ~
/ 1
3 n269 ~ 2 8284 14876 0 0 ~
/ 1
3 move_y ~ 3 6164 16852 0 0 ~
/ 1
3 n489 ~ 2 1964 9682 0 0 ~
/ 1
3 n444 ~ 2 9124 11658 0 0 ~
/ 1
3 n351 ~ 2 9004 12088 0 0 ~
/ 1
3 n524 ~ 2 4644 9124 0 0 ~
/ 1
3 n366 ~ 2 1964 15578 0 0 ~
/ 1
3 n302 ~ 2 6884 12088 0 0 ~
/ 1
3 cur_y_0_port ~ 2 1124 18542 0 0 ~
/ 1
3 n358 ~ 2 1244 16638 0 0 ~
/ 1
3 n278 ~ 2 3844 15786 0 0 ~
/ 1
3 n545 ~ 2 7604 15052 0 0 ~
/ 1
3 n404 ~ 2 8564 14622 0 0 ~
/ 1
3 n330 ~ 2 4884 11658 0 0 ~
/ 1
3 n370 ~ 2 5044 19562 0 0 ~
/ 1
3 n440 ~ 2 8244 11100 0 0 ~
/ 1
3 n338 ~ 2 4204 10670 0 0 ~
/ 1
3 n537 ~ 2 4644 15610 0 0 ~
/ 1
3 n388 ~ 2 5044 9650 0 0 ~
/ 1
3 n307 ~ 2 12484 18574 0 0 ~
/ 1
3 n529 ~ 2 11484 19004 0 0 ~
/ 1
3 n405 ~ 2 5444 14622 0 0 ~
/ 1
3 n303 ~ 2 4084 16040 0 0 ~
/ 1
3 n277 ~ 2 1724 13810 0 0 ~
/ 1
3 n466 ~ 2 3324 12088 0 0 ~
/ 1
3 n502 ~ 2 3284 14590 0 0 ~
/ 1
3 n276 ~ 2 8204 13076 0 0 ~
/ 1
3 n521 ~ 2 6444 12088 0 0 ~
/ 1
3 n442 ~ 2 12124 12646 0 0 ~
/ 1
3 n538 ~ 2 8884 18542 0 0 ~
/ 1
3 n380 ~ 2 2204 10670 0 0 ~
/ 1
3 n453 ~ 2 7764 12646 0 0 ~
/ 1
3 n398 ~ 2 9524 10638 0 0 ~
/ 1
3 n377 ~ 2 7964 10144 0 0 ~
/ 1
3 cur_future_piece_0_port ~ 2 1764 9650 0 0 ~
/ 1
3 n313 ~ 2 10564 10144 0 0 ~
/ 1
3 n482 ~ 2 5124 17028 0 0 ~
/ 1
3 n424 ~ 2 9604 15610 0 0 ~
/ 1
3 n393 ~ 2 5164 15084 0 0 ~
/ 1
3 cur_state_0_port ~ 2 9844 17586 0 0 ~
/ 1
3 cur_rot_1_port ~ 2 2564 15084 0 0 ~
/ 1
3 n437 ~ 2 1004 16040 0 0 ~
/ 1
3 move_add_sub ~ 2 5604 19108 0 0 ~
/ 1
3 n516 ~ 2 7204 15052 0 0 ~
/ 1
3 n536 ~ 2 4324 17586 0 0 ~
/ 1
3 n477 ~ 2 3764 15052 0 0 ~
/ 1
3 n385 ~ 2 6964 14590 0 0 ~
/ 1
3 next_state_3_port ~ 2 2564 16566 0 0 ~
/ 1
3 cur_y_3_port ~ 2 2004 16072 0 0 ~
/ 1
3 n414 ~ 2 3484 12646 0 0 ~
/ 1
3 n409 ~ 2 3204 14064 0 0 ~
/ 1
3 n394 ~ 2 4604 13076 0 0 ~
/ 1
3 n373 ~ 2 11124 11132 0 0 ~
/ 1
3 n447 ~ 2 724 15052 0 0 ~
/ 1
3 n369 ~ 2 3484 14622 0 0 ~
/ 1
3 n504 ~ 2 2044 9124 0 0 ~
/ 1
3 n381 ~ 2 4644 15052 0 0 ~
/ 1
3 n325 ~ 2 8924 17554 0 0 ~
/ 1
3 n379 ~ 2 2164 10670 0 0 ~
/ 1
3 n295 ~ 2 8724 16040 0 0 ~
/ 1
3 n411 ~ 2 3644 9124 0 0 ~
/ 1
3 n542 ~ 2 7564 14096 0 0 ~
/ 1
3 n407 ~ 2 5604 12646 0 0 ~
/ 1
3 n316 ~ 2 10804 12614 0 0 ~
/ 1
3 n509 ~ 2 11924 18016 0 0 ~
/ 1
3 cur_timer_1_time ~ 2 8644 16040 0 0 ~
/ 1
3 n530 ~ 2 9284 16040 0 0 ~
/ 1
3 n518 ~ 2 7364 14622 0 0 ~
/ 1
3 n499 ~ 2 6404 12088 0 0 ~
/ 1
3 n486 ~ 2 3204 14590 0 0 ~
/ 1
3 n359 ~ 2 10084 16040 0 0 ~
/ 1
3 n462 ~ 2 7804 12646 0 0 ~
/ 1
3 n310 ~ 2 11444 17028 0 0 ~
/ 1
3 move_ready ~ 2 7924 13076 0 0 ~
/ 1
3 n494 ~ 2 10364 15610 0 0 ~
/ 1
3 n347 ~ 2 10604 16072 0 0 ~
/ 1
3 n543 ~ 2 9724 9124 0 0 ~
/ 1
3 n334 ~ 2 7564 11132 0 0 ~
/ 1
3 n408 ~ 2 4764 15578 0 0 ~
/ 1
3 cur_state_3_port ~ 2 8804 18542 0 0 ~
/ 1
3 n508 ~ 2 7164 15578 0 0 ~
/ 1
3 n425 ~ 2 2804 13634 0 0 ~
/ 1
3 n387 ~ 2 4964 9650 0 0 ~
/ 1
3 rot ~ 2 4044 19172 0 0 ~
/ 1
3 n436 ~ 2 2084 14064 0 0 ~
/ 1
3 n386 ~ 2 6924 14622 0 0 ~
/ 1
3 n371 ~ 2 5924 15610 0 0 ~
/ 1
3 n327 ~ 2 9444 12646 0 0 ~
/ 1
3 n293 ~ 2 7324 12646 0 0 ~
/ 1
3 cur_y_2_port ~ 2 764 14622 0 0 ~
/ 1
3 n495 ~ 2 2204 14622 0 0 ~
/ 1
3 n420 ~ 2 7764 11658 0 0 ~
/ 1
3 n399 ~ 2 4844 17554 0 0 ~
/ 1
3 n396 ~ 2 6004 13602 0 0 ~
/ 1
3 n392 ~ 2 11644 12088 0 0 ~
/ 1
3 cur_state_4_port ~ 2 12044 16040 0 0 ~
/ 1
3 n368 ~ 2 9684 15052 0 0 ~
/ 1
3 n491 ~ 2 6564 10144 0 0 ~
/ 1
3 n372 ~ 2 4444 16598 0 0 ~
/ 1
3 n465 ~ 2 1124 15084 0 0 ~
/ 1
3 n314 ~ 2 9644 15052 0 0 ~
/ 1
3 x ~ 2 1044 12646 0 0 ~
/ 1
3 n513 ~ 2 10444 9682 0 0 ~
/ 1
3 n339 ~ 2 5364 13602 0 0 ~
/ 1
3 n474 ~ 2 3484 12088 0 0 ~
/ 1
3 n493 ~ 2 6284 10112 0 0 ~
/ 1
3 n451 ~ 2 5564 12120 0 0 ~
/ 1
3 cur_rot_0_port ~ 2 3284 12088 0 0 ~
/ 1
3 n328 ~ 2 8244 13634 0 0 ~
/ 1
3 n511 ~ 2 7404 13602 0 0 ~
/ 1
3 n305 ~ 2 3684 16072 0 0 ~
/ 1
3 cur_state_1_port ~ 2 5004 16040 0 0 ~
/ 1
3 next_state_1_port ~ 2 4324 18542 0 0 ~
/ 1
3 n299 ~ 2 6924 13076 0 0 ~
/ 1
3 cur_timer_1_start ~ 2 9484 18574 0 0 ~
/ 1
3 n483 ~ 2 7924 12088 0 0 ~
/ 1
3 cur_timer_1_reset ~ 2 1124 11132 0 0 ~
/ 1
3 n400 ~ 2 9444 17028 0 0 ~
/ 1
3 n463 ~ 2 1164 13634 0 0 ~
/ 1
3 n378 ~ 2 7604 11626 0 0 ~
/ 1
3 n346 ~ 2 11124 18574 0 0 ~
/ 1
3 n541 ~ 2 8484 19004 0 0 ~
/ 1
3 n490 ~ 2 3724 13602 0 0 ~
/ 1
3 add_sub ~ 3 2044 19738 0 0 ~
/ 1
3 n520 ~ 2 10844 19530 0 0 ~
/ 1
3 n433 ~ 2 9244 16566 0 0 ~
/ 1
3 n312 ~ 2 11484 19530 0 0 ~
/ 1
3 move_check_start ~ 2 8364 19172 0 0 ~
/ 1
3 n419 ~ 2 9844 16072 0 0 ~
/ 1
3 n344 ~ 2 9564 10670 0 0 ~
/ 1
3 move_draw_erase_start ~ 2 5604 18470 0 0 ~
/ 1
3 n349 ~ 2 8764 16566 0 0 ~
/ 1
3 n446 ~ 2 684 15052 0 0 ~
/ 1
3 move_rot ~ 2 5604 18964 0 0 ~
/ 1
3 n364 ~ 2 12164 18542 0 0 ~
/ 1
3 n475 ~ 2 9964 9682 0 0 ~
/ 1
3 n522 ~ 2 6364 12088 0 0 ~
/ 1
3 n321 ~ 2 11724 15052 0 0 ~
/ 1
3 n365 ~ 2 9244 16040 0 0 ~
/ 1
3 cur_x_2_port ~ 2 3364 15578 0 0 ~
/ 1
3 n391 ~ 2 9204 16040 0 0 ~
/ 1
3 cur_x_1_port ~ 2 9284 10670 0 0 ~
/ 1
3 cur_x_0_port ~ 2 10724 11626 0 0 ~
_I0/chip top_level2 0
vga_v_sync 2 16438 18640
/ 0
dbg_draw_erase_start 2 12598 14942
/ 0
dbg_clear_shift_start 2 12598 10768
/ 0
dbg_clear_shift_ready 2 12598 9572
/ 0
dbg_draw_score_start 2 13638 13596
/ 0
dbg_timer_start 2 13638 18432
/ 0
dbg_timer_ready 2 13638 18640
/ 0
dbg_ram_data_in 2 13878 5302
/ 0
clk 2 13638 10990
/ 0
vss 2 3078 5939
/ 0
vdd 2 3078 6433
/ 0
vga_h_sync 2 38878 12504
/ 0
vga_green 2 38878 12966
/ 0
dbg_lut_start 2 24198 11094
/ 0
dbg_check_start 3 15638 6888
/ 0
dbg_check_ready 3 8198 19732
/ 0
dbg_draw_erase_ready 3 5558 19732
/ 0
dbg_draw_score_ready 3 11038 19732
/ 0
dbg_lut_ready 3 17238 6888
/ 0
dbg_ram_we 3 18678 9852
/ 0
dbg_ram_data_out 3 16318 6888
/ 0
dbg_ram_data_vga 3 26998 10346
/ 0
dbg_ram_addr_part_1_0_1 3 15598 4002
/ 0
dbg_ram_addr_part_1_0_0 3 15398 4002
/ 0
rst 3 12198 6888
/ 0
inputs_5_0_5 3 1838 7876
/ 0
inputs_5_0_4 3 2158 7876
/ 0
inputs_5_0_3 3 1878 7876
/ 0
inputs_5_0_2 3 1798 7876
/ 0
inputs_5_0_1 3 1638 7876
/ 0
inputs_5_0_0 3 2398 7876
/ 0
vga_red 3 36038 11906
/ 0
vga_blue 3 36118 11906
/ 1
3 n3 ~ 2 23524 11100 0 0 ~
/ 1
3 n21 ~ 2 24164 11100 0 0 ~
/ 1
3 vga_addr_5_port ~ 3 34284 11912 0 0 ~
/ 1
3 vga_addr_7_port ~ 3 33284 11912 0 0 ~
/ 1
3 score_data_7_port ~ 2 16604 14168 0 0 ~
/ 1
3 score_data_6_port ~ 3 15284 15786 0 0 ~
/ 1
3 score_data_3_port ~ 2 14844 15786 0 0 ~
/ 1
3 score_data_1_port ~ 2 16604 15156 0 0 ~
/ 1
3 score_data_4_port ~ 3 14804 12328 0 0 ~
/ 1
3 score_data_0_port ~ 3 14964 15786 0 0 ~
/ 1
3 mask_2_port ~ 3 15044 4008 0 0 ~
/ 1
3 next_piece_1_port ~ 3 10084 7960 0 0 ~
/ 1
3 vga_addr_6_port ~ 3 32164 11912 0 0 ~
/ 1
3 score_data_2_port ~ 3 14764 15786 0 0 ~
/ 1
3 score_data_5_port ~ 3 16204 15786 0 0 ~
/ 1
3 mask_5_port ~ 2 14844 5068 0 0 ~
/ 1
3 n18 ~ 2 19284 8766 0 0 ~
/ 1
3 mask_1_port ~ 3 13164 4008 0 0 ~
/ 1
3 next_piece_0_port ~ 3 2644 7960 0 0 ~
/ 1
3 inputs_debounced_0_port ~ 3 6604 7960 0 0 ~
/ 1
3 mask_0_port ~ 3 14924 3930 0 0 ~
/ 1
3 mask_7_port ~ 3 13484 4008 0 0 ~
/ 1
3 n14 ~ 2 24724 11132 0 0 ~
/ 1
3 mask_select_0_port ~ 3 16124 4008 0 0 ~
/ 1
3 mask_3_port ~ 3 13444 3930 0 0 ~
/ 1
3 next_piece_2_port ~ 3 3564 7960 0 0 ~
/ 1
3 mask_6_port ~ 2 13884 4638 0 0 ~
/ 1
3 button_seed ~ 3 8804 6400 0 0 ~
/ 1
3 n7 ~ 2 21204 11132 0 0 ~
/ 1
3 vga_addr_1_port ~ 2 25364 11132 0 0 ~
/ 1
3 lut_error ~ 3 15484 56 0 0 ~
/ 1
3 inputs_debounced_4_port ~ 3 3004 4996 0 0 ~
/ 1
3 check_empty ~ 3 6564 7960 0 0 ~
/ 1
3 mask_4_port ~ 2 14844 5834 0 0 ~
/ 1
3 n13 ~ 3 17924 11912 0 0 ~
/ 1
3 mask_select_1_port ~ 3 16444 4008 0 0 ~
/ 1
3 n19 ~ 2 27844 11132 0 0 ~
/ 1
3 n5 ~ 2 23924 11132 0 0 ~
/ 1
3 vga_addr_0_port ~ 2 22724 11132 0 0 ~
/ 1
3 vga_addr_4_port ~ 2 20444 11132 0 0 ~
/ 1
3 vga_addr_2_port ~ 2 19324 11132 0 0 ~
/ 1
3 n4 ~ 2 23564 11100 0 0 ~
/ 1
3 n15 ~ 2 22004 11132 0 0 ~
/ 1
3 vga_addr_3_port ~ 2 19884 11132 0 0 ~
/ 1
3 n6 ~ 2 23324 11132 0 0 ~
/ 1
3 timer_1_time ~ 3 9284 7960 0 0 ~
/ 1
3 n20 ~ 2 26484 11132 0 0 ~
/ 1
3 new_piece ~ 3 7884 6400 0 0 ~
/ 1
3 inputs_debounced_5_port ~ 3 3004 7882 0 0 ~
/ 1
3 score ~ 2 16604 11522 0 0 ~
/ 1
3 lut_piece_type_0_port ~ 3 4444 7960 0 0 ~
/ 1
3 rom_addr_4_port ~ 3 16644 3930 0 0 ~
/ 1
3 lut_piece_type_2_port ~ 3 5364 7960 0 0 ~
/ 1
3 rom_addr_1_port ~ 2 17844 1292 0 0 ~
/ 1
3 n16 ~ 2 26924 11132 0 0 ~
/ 1
3 n9 ~ 2 20084 11132 0 0 ~
/ 1
3 rom_addr_5_port ~ 2 23724 11132 0 0 ~
/ 1
3 lut_piece_type_1_port ~ 3 15964 56 0 0 ~
/ 1
3 inputs_debounced_2_port ~ 3 3044 4996 0 0 ~
/ 1
3 timer_1_reset ~ 3 7004 7960 0 0 ~
/ 1
3 rom_addr_3_port ~ 3 13924 56 0 0 ~
/ 1
3 rom_addr_0_port ~ 2 17844 1850 0 0 ~
/ 1
3 n10 ~ 2 20644 11132 0 0 ~
/ 1
3 inputs_debounced_1_port ~ 3 2164 4996 0 0 ~
/ 1
3 inputs_debounced_3_port ~ 3 2124 4996 0 0 ~
/ 1
3 n12 ~ 2 19524 11132 0 0 ~
/ 1
3 n8 ~ 2 25564 11132 0 0 ~
/ 1
3 lut_start_check ~ 3 16524 6894 0 0 ~
/ 1
3 draw_erase_draw ~ 2 13884 5068 0 0 ~
/ 1
3 rom_addr_2_port ~ 3 12204 56 0 0 ~
/ 1
3 lut_y_2_port ~ 3 14724 3930 0 0 ~
/ 1
3 n11 ~ 2 38844 2630 0 0 ~
/ 1
3 lut_start_de ~ 3 12644 6894 0 0 ~
/ 1
3 lut_next_piece ~ 3 13324 3930 0 0 ~
/ 1
3 lut_y_3_port ~ 3 15404 3930 0 0 ~
/ 1
3 lut_y_0_port ~ 3 14084 3930 0 0 ~
/ 1
3 rom_data_2_port ~ 3 14404 3930 0 0 ~
/ 1
3 n17 ~ 2 21684 11132 0 0 ~
/ 1
3 lut_x_2_port ~ 2 11324 2344 0 0 ~
/ 1
3 rom_data_3_port ~ 3 14004 3930 0 0 ~
/ 1
3 rom_data_0_port ~ 3 13124 3930 0 0 ~
/ 1
3 lut_x_0_port ~ 3 13164 3930 0 0 ~
/ 1
3 lut_x_1_port ~ 2 11324 1850 0 0 ~
/ 1
3 lut_rot_0_port ~ 3 13604 56 0 0 ~
/ 1
3 rom_data_1_port ~ 2 11324 1882 0 0 ~
/ 1
3 ram_addr_4_port ~ 2 14844 5276 0 0 ~
/ 1
3 rom_addr_6_port ~ 2 24204 19394 0 0 ~
/ 1
3 ram_addr_6_port ~ 2 14844 5308 0 0 ~
/ 1
3 lut_rot_1_port ~ 3 14164 56 0 0 ~
/ 1
3 lut_y_1_port ~ 2 484 19108 0 0 ~
/ 1
3 ram_addr_3_port ~ 3 16164 4008 0 0 ~
/ 1
3 ram_addr_5_port ~ 2 14844 5626 0 0 ~
/ 1
3 ram_addr_2_port ~ 3 14964 4008 0 0 ~
/ 1
3 ram_addr_7_port ~ 2 14844 6264 0 0 ~
_I0/clock osc10 0
F 2 1078 4250
/ 0
XO 2 918 4250
/ 0
E 2 478 4178
/ 0
XI 2 478 4210
/ 0
vdd 2 478 4457
/ 0
vss 2 478 3963
_I0/U2 buf40 0
A 2 1158 4210
/ 0
Y 2 1358 4210
/ 0
vdd 2 1158 4457
/ 0
vss 2 1158 3963
_I0/chip/U12 buf40 0
A 2 19318 11126
/ 0
Y 2 19518 11126
/ 0
vdd 2 19318 11373
/ 0
vss 2 19318 10879
_I0/chip/U7 buf40 0
A 2 20998 11126
/ 0
Y 2 21198 11126
/ 0
vdd 2 20998 11373
/ 0
vss 2 20998 10879
_I0/chip/U15 buf40 0
A 2 21798 11126
/ 0
Y 2 21998 11126
/ 0
vdd 2 21798 11373
/ 0
vss 2 21798 10879
_I0/chip/U9 buf40 0
A 2 19878 11126
/ 0
Y 2 20078 11126
/ 0
vdd 2 19878 11373
/ 0
vss 2 19878 10879
_I0/chip/U10 buf40 0
A 2 20438 11126
/ 0
Y 2 20638 11126
/ 0
vdd 2 20438 11373
/ 0
vss 2 20438 10879
_I0/chip/U17 buf40 0
A 2 21478 11126
/ 0
Y 2 21678 11126
/ 0
vdd 2 21478 11373
/ 0
vss 2 21478 10879
_I0/chip/U16 buf40 0
A 2 26718 11126
/ 0
Y 2 26918 11126
/ 0
vdd 2 26718 11373
/ 0
vss 2 26718 10879
_I0/chip/U19 buf40 0
A 2 27638 11126
/ 0
Y 2 27838 11126
/ 0
vdd 2 27638 11373
/ 0
vss 2 27638 10879
_I0/chip/U18 buf40 0
A 2 22318 11126
/ 0
Y 2 22518 11126
/ 0
vdd 2 22318 11373
/ 0
vss 2 22318 10879
_I0/chip/U11 buf40 0
A 2 22718 11126
/ 0
Y 2 22918 11126
/ 0
vdd 2 22718 11373
/ 0
vss 2 22718 10879
_I0/chip/U6 buf40 0
A 2 23118 11126
/ 0
Y 2 23318 11126
/ 0
vdd 2 23118 11373
/ 0
vss 2 23118 10879
_I0/chip/U5 buf40 0
A 2 23718 11126
/ 0
Y 2 23918 11126
/ 0
vdd 2 23718 11373
/ 0
vss 2 23718 10879
_I0/chip/U14 buf40 0
A 2 24518 11126
/ 0
Y 2 24718 11126
/ 0
vdd 2 24518 11373
/ 0
vss 2 24518 10879
_I0/chip/U8 buf40 0
A 2 25358 11126
/ 0
Y 2 25558 11126
/ 0
vdd 2 25358 11373
/ 0
vss 2 25358 10879
_I0/chip/U20 buf40 0
A 2 26278 11126
/ 0
Y 2 26478 11126
/ 0
vdd 2 26278 11373
/ 0
vss 2 26278 10879
_I0/chip/U13 buf40 0
A 2 27198 11126
/ 0
Y 2 27398 11126
/ 0
vdd 2 27198 11373
/ 0
vss 2 27198 10879
_I0/chip/video_ram/U5 buf40 0
A 2 35278 9150
/ 0
Y 2 35478 9150
/ 0
vdd 2 35278 9397
/ 0
vss 2 35278 8903
_I0/chip/video_ram/U7 buf40 0
A 2 27438 9150
/ 0
Y 2 27638 9150
/ 0
vdd 2 27438 9397
/ 0
vss 2 27438 8903
_I0/chip/video_ram/U6 buf40 0
A 2 23518 9150
/ 0
Y 2 23718 9150
/ 0
vdd 2 23518 9397
/ 0
vss 2 23518 8903
_I0/chip/video_ram/U3 buf40 0
A 2 31358 9150
/ 0
Y 2 31558 9150
/ 0
vdd 2 31358 9397
/ 0
vss 2 31358 8903
_I0/chip/video_ram/U4 buf40 0
A 2 19598 9150
/ 0
Y 2 19798 9150
/ 0
vdd 2 19598 9397
/ 0
vss 2 19598 8903
_I0 top_top_level 0
vdd 2 478 4178
/ 0
xi 2 478 4210
/ 0
xo 2 918 4250
/ 0
vss 2 478 3963
/ 0
vga_h_sync 2 38878 12504
/ 0
vga_v_sync 2 16438 18640
/ 0
vga_green 2 38878 12966
/ 0
dbg_draw_erase_start 2 12598 14942
/ 0
dbg_clear_shift_start 2 12598 10768
/ 0
dbg_clear_shift_ready 2 12598 9572
/ 0
dbg_draw_score_start 2 13638 13596
/ 0
dbg_lut_start 2 24198 11094
/ 0
dbg_timer_start 2 13638 18432
/ 0
dbg_timer_ready 2 13638 18640
/ 0
dbg_ram_data_in 2 13878 5302
/ 0
rst 3 12198 6888
/ 0
inputs_5_0_5 3 1838 7876
/ 0
inputs_5_0_4 3 2158 7876
/ 0
inputs_5_0_3 3 1878 7876
/ 0
inputs_5_0_2 3 1798 7876
/ 0
inputs_5_0_1 3 1638 7876
/ 0
inputs_5_0_0 3 2398 7876
/ 0
vga_red 3 36038 11906
/ 0
vga_blue 3 36118 11906
/ 0
dbg_check_start 3 15638 6888
/ 0
dbg_check_ready 3 8198 19732
/ 0
dbg_draw_erase_ready 3 5558 19732
/ 0
dbg_draw_score_ready 3 11038 19732
/ 0
dbg_lut_ready 3 17238 6888
/ 0
dbg_ram_we 3 18678 9852
/ 0
dbg_ram_data_out 3 16318 6888
/ 0
dbg_ram_data_vga 3 26998 10346
/ 0
dbg_ram_addr_part_1_0_1 3 15598 4002
/ 0
dbg_ram_addr_part_1_0_0 3 15398 4002
/ 1
3 clk ~ 2 1164 4216 0 0 ~
/ 1
3 X_Logic1_port ~ 2 1164 4463 0 0 ~
/ 1
3 n1 ~ 2 1364 4216 0 0 ~
_I1 bond_bar 0
t2 2 38 1636
/ 0
t1 2 38 1350
/ 0
t32 2 39598 8552
/ 0
t31 2 39598 8266
/ 0
t30 2 39598 7564
/ 0
t29 2 39598 7278
/ 0
t28 2 39598 6576
/ 0
t27 2 39598 6290
/ 0
t26 2 39598 5588
/ 0
t25 2 39598 5302
/ 0
t24 2 39598 4600
/ 0
t23 2 39598 4314
/ 0
t22 2 39598 3612
/ 0
t21 2 39598 3326
/ 0
t16 2 38 8552
/ 0
t15 2 38 8266
/ 0
t14 2 38 7564
/ 0
t13 2 38 7278
/ 0
t12 2 38 6576
/ 0
t11 2 38 6290
/ 0
t10 2 38 5588
/ 0
t9 2 38 5302
/ 0
t8 2 38 4600
/ 0
t7 2 38 4314
/ 0
t6 2 38 3612
/ 0
t5 2 38 3326
/ 0
t4 2 38 2624
/ 0
t3 2 38 2338
/ 0
t17 2 39598 1350
/ 0
t18 2 39598 1636
/ 0
t19 2 39598 2338
/ 0
t20 2 39598 2624
