Co-synthesis of pipelined structures and instruction reordering constraints for instruction set processors