
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -245.75

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[43]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3493.15    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.87    1.53    1.97 ^ cs_registers_i.minstret_counter_i.counter_q[43]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.97   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.minstret_counter_i.counter_q[43]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.52    2.52   library removal time
                                  2.52   data required time
-----------------------------------------------------------------------------
                                  2.52   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.55   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.93    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.01    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[43]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3493.15    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.87    1.53    1.97 ^ cs_registers_i.minstret_counter_i.counter_q[43]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.97   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[43]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.39    1.81   library recovery time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    4.01    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.01    0.00    0.09 ^ _16818_/A (BUF_X1)
     3    7.56    0.02    0.04    0.13 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.02    0.00    0.13 ^ _16819_/A (BUF_X4)
    10   28.85    0.02    0.04    0.16 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.17 ^ _16820_/A (BUF_X2)
    10   37.87    0.04    0.06    0.23 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.00    0.23 ^ _16914_/A (BUF_X1)
    10   48.77    0.11    0.14    0.37 ^ _16914_/Z (BUF_X1)
                                         _11092_ (net)
                  0.11    0.00    0.37 ^ _16915_/A (BUF_X2)
    10   45.11    0.05    0.07    0.45 ^ _16915_/Z (BUF_X2)
                                         _11093_ (net)
                  0.05    0.00    0.45 ^ _16916_/A (BUF_X2)
    10   42.23    0.05    0.07    0.52 ^ _16916_/Z (BUF_X2)
                                         _11094_ (net)
                  0.05    0.01    0.53 ^ _19889_/S (MUX2_X1)
     1    4.26    0.01    0.07    0.60 v _19889_/Z (MUX2_X1)
                                         _03300_ (net)
                  0.01    0.00    0.60 v _19892_/A2 (AOI222_X1)
     1    1.87    0.05    0.06    0.67 ^ _19892_/ZN (AOI222_X1)
                                         _03303_ (net)
                  0.05    0.00    0.67 ^ _19893_/A2 (NAND2_X1)
     1    1.64    0.02    0.02    0.68 v _19893_/ZN (NAND2_X1)
                                         _03304_ (net)
                  0.02    0.00    0.68 v _19904_/A (AOI21_X1)
     2    8.10    0.05    0.08    0.76 ^ _19904_/ZN (AOI21_X1)
                                         _03315_ (net)
                  0.05    0.00    0.76 ^ _20613_/A2 (OR2_X1)
     4    9.32    0.02    0.05    0.82 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.02    0.00    0.82 ^ _20614_/B (MUX2_X1)
     5   13.25    0.03    0.07    0.89 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.89 ^ _20615_/A (CLKBUF_X1)
    10   24.59    0.06    0.09    0.98 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.06    0.00    0.98 ^ _21060_/A2 (NAND2_X1)
     1    3.41    0.02    0.03    1.00 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.02    0.00    1.00 v _30148_/B (FA_X1)
     1    3.99    0.02    0.10    1.11 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.11 v _30149_/B (FA_X1)
     1    1.81    0.01    0.12    1.23 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.23 ^ _21484_/A (INV_X1)
     1    3.62    0.01    0.01    1.24 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.24 v _30525_/A (HA_X1)
     1    2.99    0.01    0.05    1.29 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.29 v _30150_/CI (FA_X1)
     1    1.78    0.01    0.11    1.40 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.40 ^ _21163_/A (INV_X1)
     1    3.47    0.01    0.01    1.41 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.41 v _30151_/B (FA_X1)
     1    2.94    0.01    0.12    1.53 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.53 ^ _30152_/CI (FA_X1)
     1    1.69    0.01    0.09    1.62 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.62 v _21682_/A (INV_X1)
     1    3.57    0.01    0.02    1.64 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.64 ^ _30526_/B (HA_X1)
     4    8.45    0.05    0.08    1.72 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.72 ^ _23473_/A3 (AND3_X1)
     2    3.56    0.01    0.06    1.78 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.78 ^ _23533_/A3 (NAND3_X1)
     2    4.50    0.02    0.03    1.81 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.81 v _23589_/A1 (AND3_X1)
     2    3.83    0.01    0.04    1.85 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.85 v _23633_/A2 (NOR3_X1)
     2    4.59    0.05    0.07    1.92 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.92 ^ _23682_/A2 (NOR2_X1)
     1    3.35    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   12.59    0.04    0.06    1.99 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.99 ^ _23908_/A3 (AND4_X1)
     2    3.84    0.02    0.07    2.06 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.06 ^ _23912_/A2 (NOR3_X1)
     1    2.45    0.01    0.01    2.08 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.08 v _23913_/B (XOR2_X1)
     1    6.16    0.04    0.05    2.13 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.04    0.00    2.13 ^ _23914_/B (MUX2_X1)
     2    4.79    0.02    0.05    2.19 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.19 ^ _23915_/A2 (NAND2_X1)
     1    5.73    0.02    0.02    2.21 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.21 v _23924_/B2 (AOI221_X1)
     1    6.50    0.07    0.12    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   12.73    0.04    0.06    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.04    0.00    2.39 v _24289_/A (BUF_X1)
    10   16.33    0.02    0.06    2.45 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.46 v _25166_/B (MUX2_X1)
     1    1.38    0.01    0.06    2.52 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[43]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3493.15    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.87    1.53    1.97 ^ cs_registers_i.minstret_counter_i.counter_q[43]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.97   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[43]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.39    1.81   library recovery time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    4.01    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.01    0.00    0.09 ^ _16818_/A (BUF_X1)
     3    7.56    0.02    0.04    0.13 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.02    0.00    0.13 ^ _16819_/A (BUF_X4)
    10   28.85    0.02    0.04    0.16 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.17 ^ _16820_/A (BUF_X2)
    10   37.87    0.04    0.06    0.23 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.00    0.23 ^ _16914_/A (BUF_X1)
    10   48.77    0.11    0.14    0.37 ^ _16914_/Z (BUF_X1)
                                         _11092_ (net)
                  0.11    0.00    0.37 ^ _16915_/A (BUF_X2)
    10   45.11    0.05    0.07    0.45 ^ _16915_/Z (BUF_X2)
                                         _11093_ (net)
                  0.05    0.00    0.45 ^ _16916_/A (BUF_X2)
    10   42.23    0.05    0.07    0.52 ^ _16916_/Z (BUF_X2)
                                         _11094_ (net)
                  0.05    0.01    0.53 ^ _19889_/S (MUX2_X1)
     1    4.26    0.01    0.07    0.60 v _19889_/Z (MUX2_X1)
                                         _03300_ (net)
                  0.01    0.00    0.60 v _19892_/A2 (AOI222_X1)
     1    1.87    0.05    0.06    0.67 ^ _19892_/ZN (AOI222_X1)
                                         _03303_ (net)
                  0.05    0.00    0.67 ^ _19893_/A2 (NAND2_X1)
     1    1.64    0.02    0.02    0.68 v _19893_/ZN (NAND2_X1)
                                         _03304_ (net)
                  0.02    0.00    0.68 v _19904_/A (AOI21_X1)
     2    8.10    0.05    0.08    0.76 ^ _19904_/ZN (AOI21_X1)
                                         _03315_ (net)
                  0.05    0.00    0.76 ^ _20613_/A2 (OR2_X1)
     4    9.32    0.02    0.05    0.82 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.02    0.00    0.82 ^ _20614_/B (MUX2_X1)
     5   13.25    0.03    0.07    0.89 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.89 ^ _20615_/A (CLKBUF_X1)
    10   24.59    0.06    0.09    0.98 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.06    0.00    0.98 ^ _21060_/A2 (NAND2_X1)
     1    3.41    0.02    0.03    1.00 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.02    0.00    1.00 v _30148_/B (FA_X1)
     1    3.99    0.02    0.10    1.11 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.11 v _30149_/B (FA_X1)
     1    1.81    0.01    0.12    1.23 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.23 ^ _21484_/A (INV_X1)
     1    3.62    0.01    0.01    1.24 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.24 v _30525_/A (HA_X1)
     1    2.99    0.01    0.05    1.29 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.29 v _30150_/CI (FA_X1)
     1    1.78    0.01    0.11    1.40 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.40 ^ _21163_/A (INV_X1)
     1    3.47    0.01    0.01    1.41 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.41 v _30151_/B (FA_X1)
     1    2.94    0.01    0.12    1.53 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.53 ^ _30152_/CI (FA_X1)
     1    1.69    0.01    0.09    1.62 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.62 v _21682_/A (INV_X1)
     1    3.57    0.01    0.02    1.64 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.64 ^ _30526_/B (HA_X1)
     4    8.45    0.05    0.08    1.72 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.72 ^ _23473_/A3 (AND3_X1)
     2    3.56    0.01    0.06    1.78 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.78 ^ _23533_/A3 (NAND3_X1)
     2    4.50    0.02    0.03    1.81 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.81 v _23589_/A1 (AND3_X1)
     2    3.83    0.01    0.04    1.85 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.85 v _23633_/A2 (NOR3_X1)
     2    4.59    0.05    0.07    1.92 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.92 ^ _23682_/A2 (NOR2_X1)
     1    3.35    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   12.59    0.04    0.06    1.99 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.99 ^ _23908_/A3 (AND4_X1)
     2    3.84    0.02    0.07    2.06 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.06 ^ _23912_/A2 (NOR3_X1)
     1    2.45    0.01    0.01    2.08 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.08 v _23913_/B (XOR2_X1)
     1    6.16    0.04    0.05    2.13 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.04    0.00    2.13 ^ _23914_/B (MUX2_X1)
     2    4.79    0.02    0.05    2.19 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.19 ^ _23915_/A2 (NAND2_X1)
     1    5.73    0.02    0.02    2.21 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.21 v _23924_/B2 (AOI221_X1)
     1    6.50    0.07    0.12    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   12.73    0.04    0.06    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.04    0.00    2.39 v _24289_/A (BUF_X1)
    10   16.33    0.02    0.06    2.45 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.46 v _25166_/B (MUX2_X1)
     1    1.38    0.01    0.06    2.52 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.45e-03   1.56e-04   1.29e-02  16.5%
Combinational          2.99e-02   3.46e-02   4.29e-04   6.49e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.65e-02   5.85e-04   7.82e-02 100.0%
                          52.6%      46.6%       0.7%
