$date
	Sun Aug 16 15:16:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbmux41 $end
$var wire 1 ! Ya $end
$var reg 1 " Da00 $end
$var reg 1 # Da01 $end
$var reg 1 $ Da10 $end
$var reg 1 % Da11 $end
$var reg 1 & Sa0 $end
$var reg 1 ' Sa1 $end
$scope module dut $end
$var wire 1 " D00 $end
$var wire 1 # D01 $end
$var wire 1 $ D10 $end
$var wire 1 % D11 $end
$var wire 1 ' S0 $end
$var wire 1 & S1 $end
$var wire 1 ( YD1011 $end
$var wire 1 ) YD0001 $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
0'
0&
1%
0$
0#
1"
1!
$end
#1
0!
1)
0(
1'
#2
0)
1(
0!
0'
1&
#3
1!
1)
0(
1'
#100
