;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SPL 0, -1
	SUB @195, -106
	ADD 10, 20
	JMN 0, -3
	ADD 0, @10
	SUB @0, @2
	SUB @121, 106
	SUB @121, -107
	SUB 96, <-720
	JMN 12, #10
	SUB @121, 106
	SPL <121, 106
	SUB #0, 700
	JMN 0, 700
	JMN <127, 100
	SUB 80, -1
	SPL 0, -1
	SUB #12, @290
	SUB -907, <-420
	CMP @-186, 0
	CMP -7, <-420
	SUB #0, 700
	SPL 0, -3
	SPL 80, <-1
	SUB 80, -1
	CMP -7, <-420
	JMN -0, 90
	MOV -105, -20
	SUB @127, 100
	SUB #72, @200
	JMN 0, -3
	SLT 100, 9
	JMP -105, #-20
	SUB @127, -100
	CMP -7, <-420
	JMP <-71, <20
	MOV -7, <-20
	CMP @195, -106
	CMP @121, 106
	MOV -7, <-20
	SPL 0, <402
	DJN 100, 9
	SUB -907, <-420
	SUB #10, 0
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
