Analysis & Synthesis report for top2
Tue Mar  1 15:50:40 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Mar  1 15:50:40 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; top2                                        ;
; Top-level Entity Name              ; top2                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top2               ; top2               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Mar  1 15:50:24 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top2 -c top2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top2.v
    Info (12023): Found entity 1: top2 File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 20
Info (12127): Elaborating entity "top2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top2.v(63): object "soc_rst" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at top2.v(64): object "cpu_rst" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at top2.v(68): object "scratch_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at top2.v(70): object "bus_errors_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at top2.v(71): object "bus_errors_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 71
Warning (10036): Verilog HDL or VHDL warning at top2.v(80): object "serial_bridge_tx_sink_last" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at top2.v(88): object "serial_bridge_rx_source_ready" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 88
Warning (10036): Verilog HDL or VHDL warning at top2.v(107): object "serial_bridge_wishbone_err" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 107
Warning (10036): Verilog HDL or VHDL warning at top2.v(121): object "dna_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at top2.v(122): object "dna_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at top2.v(127): object "xadc_temperature_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 127
Warning (10036): Verilog HDL or VHDL warning at top2.v(128): object "xadc_temperature_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 128
Warning (10036): Verilog HDL or VHDL warning at top2.v(130): object "xadc_vccint_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 130
Warning (10036): Verilog HDL or VHDL warning at top2.v(131): object "xadc_vccint_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 131
Warning (10036): Verilog HDL or VHDL warning at top2.v(133): object "xadc_vccaux_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 133
Warning (10036): Verilog HDL or VHDL warning at top2.v(134): object "xadc_vccaux_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 134
Warning (10036): Verilog HDL or VHDL warning at top2.v(136): object "xadc_vccbram_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at top2.v(137): object "xadc_vccbram_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 137
Warning (10036): Verilog HDL or VHDL warning at top2.v(140): object "xadc_eoc_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 140
Warning (10036): Verilog HDL or VHDL warning at top2.v(143): object "xadc_eos_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 143
Warning (10036): Verilog HDL or VHDL warning at top2.v(158): object "leds_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at top2.v(160): object "switches_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at top2.v(161): object "switches_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 161
Warning (10036): Verilog HDL or VHDL warning at top2.v(163): object "buttons_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 163
Warning (10036): Verilog HDL or VHDL warning at top2.v(164): object "buttons_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at top2.v(168): object "de10lite_acc_irq" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at top2.v(181): object "de10lite_acc_status_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at top2.v(182): object "de10lite_acc_status_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 182
Warning (10036): Verilog HDL or VHDL warning at top2.v(184): object "de10lite_acc_mosi_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at top2.v(186): object "de10lite_acc_miso_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at top2.v(187): object "de10lite_acc_miso_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at top2.v(191): object "de10lite_acc_cs_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 191
Warning (10036): Verilog HDL or VHDL warning at top2.v(194): object "de10lite_acc_loopback_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 194
Warning (10036): Verilog HDL or VHDL warning at top2.v(294): object "basesoc_wishbone_cti" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 294
Warning (10036): Verilog HDL or VHDL warning at top2.v(295): object "basesoc_wishbone_bte" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 295
Warning (10036): Verilog HDL or VHDL warning at top2.v(302): object "csr_bankarray_csrbank0_in_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 302
Warning (10036): Verilog HDL or VHDL warning at top2.v(312): object "csr_bankarray_csrbank1_reset0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 312
Warning (10036): Verilog HDL or VHDL warning at top2.v(316): object "csr_bankarray_csrbank1_scratch0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 316
Warning (10036): Verilog HDL or VHDL warning at top2.v(319): object "csr_bankarray_csrbank1_bus_errors_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 319
Warning (10036): Verilog HDL or VHDL warning at top2.v(329): object "csr_bankarray_csrbank2_control0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 329
Warning (10036): Verilog HDL or VHDL warning at top2.v(332): object "csr_bankarray_csrbank2_status_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 332
Warning (10036): Verilog HDL or VHDL warning at top2.v(337): object "csr_bankarray_csrbank2_mosi0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 337
Warning (10036): Verilog HDL or VHDL warning at top2.v(340): object "csr_bankarray_csrbank2_miso_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 340
Warning (10036): Verilog HDL or VHDL warning at top2.v(345): object "csr_bankarray_csrbank2_cs0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 345
Warning (10036): Verilog HDL or VHDL warning at top2.v(349): object "csr_bankarray_csrbank2_loopback0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 349
Warning (10036): Verilog HDL or VHDL warning at top2.v(356): object "csr_bankarray_csrbank3_id1_re" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 356
Warning (10036): Verilog HDL or VHDL warning at top2.v(357): object "csr_bankarray_csrbank3_id1_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 357
Warning (10036): Verilog HDL or VHDL warning at top2.v(358): object "csr_bankarray_csrbank3_id1_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 358
Warning (10036): Verilog HDL or VHDL warning at top2.v(361): object "csr_bankarray_csrbank3_id0_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 361
Warning (10036): Verilog HDL or VHDL warning at top2.v(366): object "csr_bankarray_sram_bus_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 366
Warning (10036): Verilog HDL or VHDL warning at top2.v(367): object "csr_bankarray_sram_bus_dat_w" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 367
Warning (10036): Verilog HDL or VHDL warning at top2.v(379): object "csr_bankarray_csrbank4_out0_we" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 379
Warning (10036): Verilog HDL or VHDL warning at top2.v(387): object "csr_bankarray_csrbank5_in_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 387
Warning (10036): Verilog HDL or VHDL warning at top2.v(396): object "csr_bankarray_csrbank6_temperature_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 396
Warning (10036): Verilog HDL or VHDL warning at top2.v(400): object "csr_bankarray_csrbank6_vccint_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 400
Warning (10036): Verilog HDL or VHDL warning at top2.v(404): object "csr_bankarray_csrbank6_vccaux_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 404
Warning (10036): Verilog HDL or VHDL warning at top2.v(408): object "csr_bankarray_csrbank6_vccbram_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 408
Warning (10036): Verilog HDL or VHDL warning at top2.v(412): object "csr_bankarray_csrbank6_eoc_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 412
Warning (10036): Verilog HDL or VHDL warning at top2.v(416): object "csr_bankarray_csrbank6_eos_r" assigned a value but never read File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 416
Warning (10230): Verilog HDL assignment warning at top2.v(450): truncated value with size 32 to match size of target (30) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 450
Warning (10230): Verilog HDL assignment warning at top2.v(460): truncated value with size 16 to match size of target (8) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 460
Warning (10230): Verilog HDL assignment warning at top2.v(463): truncated value with size 24 to match size of target (8) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 463
Warning (10230): Verilog HDL assignment warning at top2.v(466): truncated value with size 32 to match size of target (8) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 466
Warning (10230): Verilog HDL assignment warning at top2.v(486): truncated value with size 8 to match size of target (1) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 486
Warning (10230): Verilog HDL assignment warning at top2.v(582): truncated value with size 40 to match size of target (32) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 582
Warning (10230): Verilog HDL assignment warning at top2.v(606): truncated value with size 40 to match size of target (32) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 606
Info (10264): Verilog HDL Case Statement information at top2.v(570): all case item expressions in this case statement are onehot File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 570
Info (10264): Verilog HDL Case Statement information at top2.v(709): all case item expressions in this case statement are onehot File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 709
Warning (10230): Verilog HDL assignment warning at top2.v(1094): truncated value with size 30 to match size of target (14) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1094
Warning (10230): Verilog HDL assignment warning at top2.v(1568): truncated value with size 58 to match size of target (57) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1568
Warning (10230): Verilog HDL assignment warning at top2.v(1574): truncated value with size 16 to match size of target (12) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1574
Warning (10230): Verilog HDL assignment warning at top2.v(1577): truncated value with size 16 to match size of target (12) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1577
Warning (10230): Verilog HDL assignment warning at top2.v(1580): truncated value with size 16 to match size of target (12) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1580
Warning (10230): Verilog HDL assignment warning at top2.v(1583): truncated value with size 16 to match size of target (12) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1583
Warning (10230): Verilog HDL assignment warning at top2.v(1612): truncated value with size 33 to match size of target (32) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1612
Warning (10230): Verilog HDL assignment warning at top2.v(1614): truncated value with size 33 to match size of target (32) File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1614
Warning (10030): Net "mem.data_a" at top2.v(1895) has no driver or initial value, using a default initial value '0' File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1895
Warning (10030): Net "mem.waddr_a" at top2.v(1895) has no driver or initial value, using a default initial value '0' File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1895
Warning (10030): Net "mem.we_a" at top2.v(1895) has no driver or initial value, using a default initial value '0' File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1895
Error (12006): Node instance "DNA_PORT" instantiates undefined entity "DNA_PORT". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1912
Error (12006): Node instance "XADC" instantiates undefined entity "XADC". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v Line: 1957
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 78 warnings
    Error: Peak virtual memory: 877 megabytes
    Error: Processing ended: Tue Mar  1 15:50:40 2022
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:24


