# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/spbhi/OneDrive/Documents/SV\ files/EE469_Labs_correct {C:/Users/spbhi/OneDrive/Documents/SV files/EE469_Labs_correct/ALU_control_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:13:22 on Nov 20,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/spbhi/OneDrive/Documents/SV files/EE469_Labs_correct" C:/Users/spbhi/OneDrive/Documents/SV files/EE469_Labs_correct/ALU_control_unit.sv 
# -- Compiling module ALU_control_unit
# -- Compiling module alu_control_unit_tb
# 
# Top level modules:
# 	alu_control_unit_tb
# End time: 02:13:22 on Nov 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.alu_control_unit_tb
# vsim -gui -l msim_transcript work.alu_control_unit_tb 
# Start time: 02:14:31 on Nov 20,2022
# Loading sv_std.std
# Loading work.alu_control_unit_tb
# Loading work.ALU_control_unit
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gerin  Hostname: ULTRA-PC  ProcessID: 41564
#           Attempting to use alternate WLF file "./wlftnfbkkb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnfbkkb
run -all
# End time: 03:14:03 on Nov 20,2022, Elapsed time: 0:59:32
# Errors: 0, Warnings: 2
