Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Sat Dec  5 20:25:57 2020
| Host         : DESKTOP-M4CE5BS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Digital_Clock_timing_summary_routed.rpt -pb Digital_Clock_timing_summary_routed.pb -rpx Digital_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.899      -27.895                      7                  335        0.106        0.000                      0                  335        4.500        0.000                       0                   159  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.899      -27.895                      7                  335        0.106        0.000                      0                  335        4.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -4.899ns,  Total Violation      -27.895ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.899ns  (required time - arrival time)
  Source:                 Hours_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digit_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.859ns  (logic 7.079ns (47.640%)  route 7.780ns (52.360%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  Hours_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  Hours_reg[1]_replica_1/Q
                         net (fo=22, routed)          1.152     6.757    Hours_reg[1]_repN_1
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.881 r  Digit_3[2]_i_118/O
                         net (fo=8, routed)           0.492     7.373    Digit_3[2]_i_118_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.497 r  Digit_3[2]_i_245/O
                         net (fo=1, routed)           0.000     7.497    Digit_3[2]_i_245_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.895 r  Digit_3_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.895    Digit_3_reg[2]_i_171_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  Digit_3_reg[2]_i_125/CO[3]
                         net (fo=36, routed)          0.922     8.931    Digit_3_reg[2]_i_125_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.526 r  Digit_3_reg[2]_i_349/CO[3]
                         net (fo=6, routed)           0.946    10.472    Digit_3_reg[2]_i_349_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    11.064 r  Digit_3_reg[2]_i_293/CO[2]
                         net (fo=32, routed)          0.926    11.990    Digit_3_reg[2]_i_293_n_1
    SLICE_X60Y25         LUT5 (Prop_lut5_I2_O)        0.313    12.303 r  Digit_3[2]_i_391/O
                         net (fo=1, routed)           0.000    12.303    Digit_3[2]_i_391_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.836 r  Digit_3_reg[2]_i_340/CO[3]
                         net (fo=1, routed)           0.000    12.836    Digit_3_reg[2]_i_340_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  Digit_3_reg[2]_i_280/O[0]
                         net (fo=3, routed)           0.851    13.906    Digit_3_reg[2]_i_280_n_7
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.295    14.201 r  Digit_3[2]_i_278/O
                         net (fo=1, routed)           0.000    14.201    Digit_3[2]_i_278_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.751 r  Digit_3_reg[2]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.760    Digit_3_reg[2]_i_193_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.094 r  Digit_3_reg[2]_i_138/O[1]
                         net (fo=3, routed)           0.866    15.960    Digit_3_reg[2]_i_138_n_6
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.263 r  Digit_3[2]_i_141/O
                         net (fo=1, routed)           0.000    16.263    Digit_3[2]_i_141_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.903 r  Digit_3_reg[2]_i_93/O[3]
                         net (fo=3, routed)           0.624    17.527    Digit_3_reg[2]_i_93_n_4
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.306    17.833 r  Digit_3[2]_i_87/O
                         net (fo=1, routed)           0.323    18.156    Digit_3[2]_i_87_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.676 r  Digit_3_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.676    Digit_3_reg[2]_i_32_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.905 f  Digit_3_reg[2]_i_15/CO[2]
                         net (fo=1, routed)           0.292    19.197    Digit_3_reg[2]_i_15_n_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.310    19.507 r  Digit_3[2]_i_4/O
                         net (fo=4, routed)           0.378    19.885    Digit_3[2]_i_4_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I3_O)        0.124    20.009 r  Digit_3[1]_i_1/O
                         net (fo=1, routed)           0.000    20.009    Digit_3[1]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  Digit_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  Digit_3_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X63Y33         FDRE (Setup_fdre_C_D)        0.032    15.110    Digit_3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -20.009    
  -------------------------------------------------------------------
                         slack                                 -4.899    

Slack (VIOLATED) :        -4.895ns  (required time - arrival time)
  Source:                 Hours_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digit_3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.854ns  (logic 7.079ns (47.656%)  route 7.775ns (52.344%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  Hours_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  Hours_reg[1]_replica_1/Q
                         net (fo=22, routed)          1.152     6.757    Hours_reg[1]_repN_1
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.881 r  Digit_3[2]_i_118/O
                         net (fo=8, routed)           0.492     7.373    Digit_3[2]_i_118_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.497 r  Digit_3[2]_i_245/O
                         net (fo=1, routed)           0.000     7.497    Digit_3[2]_i_245_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.895 r  Digit_3_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.895    Digit_3_reg[2]_i_171_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  Digit_3_reg[2]_i_125/CO[3]
                         net (fo=36, routed)          0.922     8.931    Digit_3_reg[2]_i_125_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.526 r  Digit_3_reg[2]_i_349/CO[3]
                         net (fo=6, routed)           0.946    10.472    Digit_3_reg[2]_i_349_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    11.064 r  Digit_3_reg[2]_i_293/CO[2]
                         net (fo=32, routed)          0.926    11.990    Digit_3_reg[2]_i_293_n_1
    SLICE_X60Y25         LUT5 (Prop_lut5_I2_O)        0.313    12.303 r  Digit_3[2]_i_391/O
                         net (fo=1, routed)           0.000    12.303    Digit_3[2]_i_391_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.836 r  Digit_3_reg[2]_i_340/CO[3]
                         net (fo=1, routed)           0.000    12.836    Digit_3_reg[2]_i_340_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  Digit_3_reg[2]_i_280/O[0]
                         net (fo=3, routed)           0.851    13.906    Digit_3_reg[2]_i_280_n_7
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.295    14.201 r  Digit_3[2]_i_278/O
                         net (fo=1, routed)           0.000    14.201    Digit_3[2]_i_278_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.751 r  Digit_3_reg[2]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.760    Digit_3_reg[2]_i_193_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.094 r  Digit_3_reg[2]_i_138/O[1]
                         net (fo=3, routed)           0.866    15.960    Digit_3_reg[2]_i_138_n_6
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.263 r  Digit_3[2]_i_141/O
                         net (fo=1, routed)           0.000    16.263    Digit_3[2]_i_141_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.903 r  Digit_3_reg[2]_i_93/O[3]
                         net (fo=3, routed)           0.624    17.527    Digit_3_reg[2]_i_93_n_4
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.306    17.833 r  Digit_3[2]_i_87/O
                         net (fo=1, routed)           0.323    18.156    Digit_3[2]_i_87_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.676 r  Digit_3_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.676    Digit_3_reg[2]_i_32_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.905 f  Digit_3_reg[2]_i_15/CO[2]
                         net (fo=1, routed)           0.292    19.197    Digit_3_reg[2]_i_15_n_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.310    19.507 r  Digit_3[2]_i_4/O
                         net (fo=4, routed)           0.373    19.880    Digit_3[2]_i_4_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I4_O)        0.124    20.004 r  Digit_3[0]_i_1/O
                         net (fo=1, routed)           0.000    20.004    Digit_3[0]_i_1_n_0
    SLICE_X63Y33         FDSE                                         r  Digit_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X63Y33         FDSE                                         r  Digit_3_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X63Y33         FDSE (Setup_fdse_C_D)        0.031    15.109    Digit_3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -20.004    
  -------------------------------------------------------------------
                         slack                                 -4.895    

Slack (VIOLATED) :        -4.834ns  (required time - arrival time)
  Source:                 Hours_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digit_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.790ns  (logic 7.079ns (47.862%)  route 7.711ns (52.138%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  Hours_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  Hours_reg[1]_replica_1/Q
                         net (fo=22, routed)          1.152     6.757    Hours_reg[1]_repN_1
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.881 r  Digit_3[2]_i_118/O
                         net (fo=8, routed)           0.492     7.373    Digit_3[2]_i_118_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.497 r  Digit_3[2]_i_245/O
                         net (fo=1, routed)           0.000     7.497    Digit_3[2]_i_245_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.895 r  Digit_3_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.895    Digit_3_reg[2]_i_171_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  Digit_3_reg[2]_i_125/CO[3]
                         net (fo=36, routed)          0.922     8.931    Digit_3_reg[2]_i_125_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.526 r  Digit_3_reg[2]_i_349/CO[3]
                         net (fo=6, routed)           0.946    10.472    Digit_3_reg[2]_i_349_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    11.064 r  Digit_3_reg[2]_i_293/CO[2]
                         net (fo=32, routed)          0.926    11.990    Digit_3_reg[2]_i_293_n_1
    SLICE_X60Y25         LUT5 (Prop_lut5_I2_O)        0.313    12.303 r  Digit_3[2]_i_391/O
                         net (fo=1, routed)           0.000    12.303    Digit_3[2]_i_391_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.836 r  Digit_3_reg[2]_i_340/CO[3]
                         net (fo=1, routed)           0.000    12.836    Digit_3_reg[2]_i_340_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  Digit_3_reg[2]_i_280/O[0]
                         net (fo=3, routed)           0.851    13.906    Digit_3_reg[2]_i_280_n_7
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.295    14.201 r  Digit_3[2]_i_278/O
                         net (fo=1, routed)           0.000    14.201    Digit_3[2]_i_278_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.751 r  Digit_3_reg[2]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.760    Digit_3_reg[2]_i_193_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.094 r  Digit_3_reg[2]_i_138/O[1]
                         net (fo=3, routed)           0.866    15.960    Digit_3_reg[2]_i_138_n_6
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.263 r  Digit_3[2]_i_141/O
                         net (fo=1, routed)           0.000    16.263    Digit_3[2]_i_141_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.903 r  Digit_3_reg[2]_i_93/O[3]
                         net (fo=3, routed)           0.624    17.527    Digit_3_reg[2]_i_93_n_4
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.306    17.833 r  Digit_3[2]_i_87/O
                         net (fo=1, routed)           0.323    18.156    Digit_3[2]_i_87_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.676 r  Digit_3_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.676    Digit_3_reg[2]_i_32_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.905 f  Digit_3_reg[2]_i_15/CO[2]
                         net (fo=1, routed)           0.292    19.197    Digit_3_reg[2]_i_15_n_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.310    19.507 r  Digit_3[2]_i_4/O
                         net (fo=4, routed)           0.309    19.816    Digit_3[2]_i_4_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I1_O)        0.124    19.940 r  Digit_3[3]_i_1/O
                         net (fo=1, routed)           0.000    19.940    Digit_3[3]_i_1_n_0
    SLICE_X65Y32         FDRE                                         r  Digit_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  Digit_3_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)        0.029    15.106    Digit_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -19.940    
  -------------------------------------------------------------------
                         slack                                 -4.834    

Slack (VIOLATED) :        -4.809ns  (required time - arrival time)
  Source:                 Hours_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digit_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.767ns  (logic 7.079ns (47.937%)  route 7.688ns (52.063%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  Hours_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  Hours_reg[1]_replica_1/Q
                         net (fo=22, routed)          1.152     6.757    Hours_reg[1]_repN_1
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.881 r  Digit_3[2]_i_118/O
                         net (fo=8, routed)           0.492     7.373    Digit_3[2]_i_118_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.497 r  Digit_3[2]_i_245/O
                         net (fo=1, routed)           0.000     7.497    Digit_3[2]_i_245_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.895 r  Digit_3_reg[2]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.895    Digit_3_reg[2]_i_171_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  Digit_3_reg[2]_i_125/CO[3]
                         net (fo=36, routed)          0.922     8.931    Digit_3_reg[2]_i_125_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.526 r  Digit_3_reg[2]_i_349/CO[3]
                         net (fo=6, routed)           0.946    10.472    Digit_3_reg[2]_i_349_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    11.064 r  Digit_3_reg[2]_i_293/CO[2]
                         net (fo=32, routed)          0.926    11.990    Digit_3_reg[2]_i_293_n_1
    SLICE_X60Y25         LUT5 (Prop_lut5_I2_O)        0.313    12.303 r  Digit_3[2]_i_391/O
                         net (fo=1, routed)           0.000    12.303    Digit_3[2]_i_391_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.836 r  Digit_3_reg[2]_i_340/CO[3]
                         net (fo=1, routed)           0.000    12.836    Digit_3_reg[2]_i_340_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  Digit_3_reg[2]_i_280/O[0]
                         net (fo=3, routed)           0.851    13.906    Digit_3_reg[2]_i_280_n_7
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.295    14.201 r  Digit_3[2]_i_278/O
                         net (fo=1, routed)           0.000    14.201    Digit_3[2]_i_278_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.751 r  Digit_3_reg[2]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.760    Digit_3_reg[2]_i_193_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.094 r  Digit_3_reg[2]_i_138/O[1]
                         net (fo=3, routed)           0.866    15.960    Digit_3_reg[2]_i_138_n_6
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.263 r  Digit_3[2]_i_141/O
                         net (fo=1, routed)           0.000    16.263    Digit_3[2]_i_141_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.903 r  Digit_3_reg[2]_i_93/O[3]
                         net (fo=3, routed)           0.624    17.527    Digit_3_reg[2]_i_93_n_4
    SLICE_X63Y31         LUT5 (Prop_lut5_I0_O)        0.306    17.833 r  Digit_3[2]_i_87/O
                         net (fo=1, routed)           0.323    18.156    Digit_3[2]_i_87_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.676 r  Digit_3_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.676    Digit_3_reg[2]_i_32_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.905 f  Digit_3_reg[2]_i_15/CO[2]
                         net (fo=1, routed)           0.292    19.197    Digit_3_reg[2]_i_15_n_1
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.310    19.507 r  Digit_3[2]_i_4/O
                         net (fo=4, routed)           0.286    19.793    Digit_3[2]_i_4_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I3_O)        0.124    19.917 r  Digit_3[2]_i_1/O
                         net (fo=1, routed)           0.000    19.917    Digit_3[2]_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  Digit_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  Digit_3_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)        0.031    15.108    Digit_3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                 -4.809    

Slack (VIOLATED) :        -2.945ns  (required time - arrival time)
  Source:                 Hours_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digit_2_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.900ns  (logic 5.581ns (43.265%)  route 7.319ns (56.735%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  Hours_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  Hours_reg[1]_replica_1/Q
                         net (fo=22, routed)          1.152     6.757    Hours_reg[1]_repN_1
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.881 r  Digit_3[2]_i_118/O
                         net (fo=8, routed)           0.690     7.571    Digit_3[2]_i_118_n_0
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.695 r  Digit_2[3]_i_165/O
                         net (fo=1, routed)           0.000     7.695    Digit_2[3]_i_165_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.093 r  Digit_2_reg[3]_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.093    Digit_2_reg[3]_i_129_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 f  Digit_2_reg[3]_i_108/CO[3]
                         net (fo=27, routed)          1.535     9.742    Digit_2_reg[3]_i_108_n_0
    SLICE_X58Y25         LUT3 (Prop_lut3_I1_O)        0.150     9.892 r  Digit_2[3]_i_71/O
                         net (fo=16, routed)          0.888    10.780    Digit_2[3]_i_71_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.326    11.106 r  Digit_2[3]_i_98/O
                         net (fo=1, routed)           0.000    11.106    Digit_2[3]_i_98_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  Digit_2_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.507    Digit_2_reg[3]_i_53_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.746 r  Digit_2_reg[3]_i_42/O[2]
                         net (fo=2, routed)           0.818    12.564    Digit_2_reg[3]_i_42_n_5
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.331    12.895 r  Digit_2[3]_i_30/O
                         net (fo=2, routed)           0.679    13.574    Digit_2[3]_i_30_n_0
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.331    13.905 r  Digit_2[3]_i_34/O
                         net (fo=1, routed)           0.000    13.905    Digit_2[3]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.281 r  Digit_2_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    14.290    Digit_2_reg[3]_i_19_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.613 r  Digit_2_reg[3]_i_16/O[1]
                         net (fo=2, routed)           0.578    15.191    Digit_2_reg[3]_i_16_n_6
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.306    15.497 r  Digit_2[3]_i_18/O
                         net (fo=1, routed)           0.000    15.497    Digit_2[3]_i_18_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.727 r  Digit_2_reg[3]_i_15/O[1]
                         net (fo=1, routed)           0.407    16.135    Digit_2_reg[3]_i_15_n_6
    SLICE_X57Y28         LUT3 (Prop_lut3_I2_O)        0.306    16.441 r  Digit_2[3]_i_10/O
                         net (fo=1, routed)           0.000    16.441    Digit_2[3]_i_10_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.842 r  Digit_2_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.842    Digit_2_reg[3]_i_4_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.064 f  Digit_2_reg[3]_i_5/O[0]
                         net (fo=3, routed)           0.413    17.477    Digit_2_reg[3]_i_5_n_7
    SLICE_X59Y29         LUT4 (Prop_lut4_I3_O)        0.299    17.776 r  Digit_2[1]_i_2/O
                         net (fo=1, routed)           0.149    17.925    Digit_2[1]_i_2_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I1_O)        0.124    18.049 r  Digit_2[1]_i_1/O
                         net (fo=1, routed)           0.000    18.049    Digit_2[1]_i_1_n_0
    SLICE_X59Y29         FDSE                                         r  Digit_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X59Y29         FDSE                                         r  Digit_2_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y29         FDSE (Setup_fdse_C_D)        0.031    15.104    Digit_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -18.049    
  -------------------------------------------------------------------
                         slack                                 -2.945    

Slack (VIOLATED) :        -2.902ns  (required time - arrival time)
  Source:                 Hours_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digit_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 5.457ns (42.657%)  route 7.336ns (57.343%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  Hours_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  Hours_reg[1]_replica_1/Q
                         net (fo=22, routed)          1.152     6.757    Hours_reg[1]_repN_1
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.881 r  Digit_3[2]_i_118/O
                         net (fo=8, routed)           0.690     7.571    Digit_3[2]_i_118_n_0
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.695 r  Digit_2[3]_i_165/O
                         net (fo=1, routed)           0.000     7.695    Digit_2[3]_i_165_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.093 r  Digit_2_reg[3]_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.093    Digit_2_reg[3]_i_129_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 f  Digit_2_reg[3]_i_108/CO[3]
                         net (fo=27, routed)          1.535     9.742    Digit_2_reg[3]_i_108_n_0
    SLICE_X58Y25         LUT3 (Prop_lut3_I1_O)        0.150     9.892 r  Digit_2[3]_i_71/O
                         net (fo=16, routed)          0.888    10.780    Digit_2[3]_i_71_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.326    11.106 r  Digit_2[3]_i_98/O
                         net (fo=1, routed)           0.000    11.106    Digit_2[3]_i_98_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  Digit_2_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.507    Digit_2_reg[3]_i_53_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.746 r  Digit_2_reg[3]_i_42/O[2]
                         net (fo=2, routed)           0.818    12.564    Digit_2_reg[3]_i_42_n_5
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.331    12.895 r  Digit_2[3]_i_30/O
                         net (fo=2, routed)           0.679    13.574    Digit_2[3]_i_30_n_0
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.331    13.905 r  Digit_2[3]_i_34/O
                         net (fo=1, routed)           0.000    13.905    Digit_2[3]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.281 r  Digit_2_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    14.290    Digit_2_reg[3]_i_19_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.613 r  Digit_2_reg[3]_i_16/O[1]
                         net (fo=2, routed)           0.578    15.191    Digit_2_reg[3]_i_16_n_6
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.306    15.497 r  Digit_2[3]_i_18/O
                         net (fo=1, routed)           0.000    15.497    Digit_2[3]_i_18_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.727 r  Digit_2_reg[3]_i_15/O[1]
                         net (fo=1, routed)           0.407    16.135    Digit_2_reg[3]_i_15_n_6
    SLICE_X57Y28         LUT3 (Prop_lut3_I2_O)        0.306    16.441 r  Digit_2[3]_i_10/O
                         net (fo=1, routed)           0.000    16.441    Digit_2[3]_i_10_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.842 r  Digit_2_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.842    Digit_2_reg[3]_i_4_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.064 r  Digit_2_reg[3]_i_5/O[0]
                         net (fo=3, routed)           0.580    17.643    Digit_2_reg[3]_i_5_n_7
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.299    17.942 r  Digit_2[2]_i_1/O
                         net (fo=1, routed)           0.000    17.942    Digit_2[2]_i_1_n_0
    SLICE_X57Y30         FDRE                                         r  Digit_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  Digit_2_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.032    15.040    Digit_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -17.942    
  -------------------------------------------------------------------
                         slack                                 -2.902    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 Hours_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digit_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.552ns  (logic 5.457ns (43.476%)  route 7.095ns (56.524%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  Hours_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  Hours_reg[1]_replica_1/Q
                         net (fo=22, routed)          1.152     6.757    Hours_reg[1]_repN_1
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.881 r  Digit_3[2]_i_118/O
                         net (fo=8, routed)           0.690     7.571    Digit_3[2]_i_118_n_0
    SLICE_X57Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.695 r  Digit_2[3]_i_165/O
                         net (fo=1, routed)           0.000     7.695    Digit_2[3]_i_165_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.093 r  Digit_2_reg[3]_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.093    Digit_2_reg[3]_i_129_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 f  Digit_2_reg[3]_i_108/CO[3]
                         net (fo=27, routed)          1.535     9.742    Digit_2_reg[3]_i_108_n_0
    SLICE_X58Y25         LUT3 (Prop_lut3_I1_O)        0.150     9.892 r  Digit_2[3]_i_71/O
                         net (fo=16, routed)          0.888    10.780    Digit_2[3]_i_71_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.326    11.106 r  Digit_2[3]_i_98/O
                         net (fo=1, routed)           0.000    11.106    Digit_2[3]_i_98_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.507 r  Digit_2_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.507    Digit_2_reg[3]_i_53_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.746 r  Digit_2_reg[3]_i_42/O[2]
                         net (fo=2, routed)           0.818    12.564    Digit_2_reg[3]_i_42_n_5
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.331    12.895 r  Digit_2[3]_i_30/O
                         net (fo=2, routed)           0.679    13.574    Digit_2[3]_i_30_n_0
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.331    13.905 r  Digit_2[3]_i_34/O
                         net (fo=1, routed)           0.000    13.905    Digit_2[3]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.281 r  Digit_2_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    14.290    Digit_2_reg[3]_i_19_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.613 r  Digit_2_reg[3]_i_16/O[1]
                         net (fo=2, routed)           0.578    15.191    Digit_2_reg[3]_i_16_n_6
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.306    15.497 r  Digit_2[3]_i_18/O
                         net (fo=1, routed)           0.000    15.497    Digit_2[3]_i_18_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.727 r  Digit_2_reg[3]_i_15/O[1]
                         net (fo=1, routed)           0.407    16.135    Digit_2_reg[3]_i_15_n_6
    SLICE_X57Y28         LUT3 (Prop_lut3_I2_O)        0.306    16.441 r  Digit_2[3]_i_10/O
                         net (fo=1, routed)           0.000    16.441    Digit_2[3]_i_10_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.842 r  Digit_2_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.842    Digit_2_reg[3]_i_4_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.064 r  Digit_2_reg[3]_i_5/O[0]
                         net (fo=3, routed)           0.338    17.402    Digit_2_reg[3]_i_5_n_7
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.299    17.701 r  Digit_2[3]_i_2/O
                         net (fo=1, routed)           0.000    17.701    Digit_2[3]_i_2_n_0
    SLICE_X56Y30         FDRE                                         r  Digit_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  Digit_2_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y30         FDRE (Setup_fdre_C_D)        0.081    15.089    Digit_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 Hours_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hours_reg[2]_rep_replica_4/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 0.974ns (11.636%)  route 7.397ns (88.364%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  Hours_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Hours_reg[1]/Q
                         net (fo=32, routed)          1.947     7.553    Hours_reg[1]
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.124     7.677 r  Digit_2[3]_i_3/O
                         net (fo=2, routed)           0.896     8.573    Digit_2[3]_i_3_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  Minutes[5]_i_9/O
                         net (fo=4, routed)           0.905     9.602    Minutes[5]_i_9_n_0
    SLICE_X54Y30         LUT4 (Prop_lut4_I1_O)        0.124     9.726 f  Hours[5]_i_4/O
                         net (fo=1, routed)           0.802    10.528    Hours[5]_i_4_n_0
    SLICE_X54Y29         LUT4 (Prop_lut4_I1_O)        0.146    10.674 r  Hours[5]_i_2/O
                         net (fo=34, routed)          2.847    13.521    Hours[5]_i_2_n_0
    SLICE_X58Y18         FDRE                                         r  Hours_reg[2]_rep_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  Hours_reg[2]_rep_replica_4/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y18         FDRE (Setup_fdre_C_CE)      -0.409    14.665    Hours_reg[2]_rep_replica_4
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -13.521    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 Hours_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hours_reg[4]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 0.974ns (11.636%)  route 7.397ns (88.364%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  Hours_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Hours_reg[1]/Q
                         net (fo=32, routed)          1.947     7.553    Hours_reg[1]
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.124     7.677 r  Digit_2[3]_i_3/O
                         net (fo=2, routed)           0.896     8.573    Digit_2[3]_i_3_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  Minutes[5]_i_9/O
                         net (fo=4, routed)           0.905     9.602    Minutes[5]_i_9_n_0
    SLICE_X54Y30         LUT4 (Prop_lut4_I1_O)        0.124     9.726 f  Hours[5]_i_4/O
                         net (fo=1, routed)           0.802    10.528    Hours[5]_i_4_n_0
    SLICE_X54Y29         LUT4 (Prop_lut4_I1_O)        0.146    10.674 r  Hours[5]_i_2/O
                         net (fo=34, routed)          2.847    13.521    Hours[5]_i_2_n_0
    SLICE_X59Y18         FDRE                                         r  Hours_reg[4]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  Hours_reg[4]_replica_1/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X59Y18         FDRE (Setup_fdre_C_CE)      -0.409    14.665    Hours_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -13.521    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 Hours_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hours_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 0.974ns (11.636%)  route 7.397ns (88.364%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  Hours_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Hours_reg[1]/Q
                         net (fo=32, routed)          1.947     7.553    Hours_reg[1]
    SLICE_X58Y30         LUT2 (Prop_lut2_I1_O)        0.124     7.677 r  Digit_2[3]_i_3/O
                         net (fo=2, routed)           0.896     8.573    Digit_2[3]_i_3_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  Minutes[5]_i_9/O
                         net (fo=4, routed)           0.905     9.602    Minutes[5]_i_9_n_0
    SLICE_X54Y30         LUT4 (Prop_lut4_I1_O)        0.124     9.726 f  Hours[5]_i_4/O
                         net (fo=1, routed)           0.802    10.528    Hours[5]_i_4_n_0
    SLICE_X54Y29         LUT4 (Prop_lut4_I1_O)        0.146    10.674 r  Hours[5]_i_2/O
                         net (fo=34, routed)          2.847    13.521    Hours[5]_i_2_n_0
    SLICE_X58Y18         FDRE                                         r  Hours_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  Hours_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y18         FDRE (Setup_fdre_C_CE)      -0.409    14.665    Hours_reg[5]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -13.521    
  -------------------------------------------------------------------
                         slack                                  1.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  display/LED_out_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display/LED_out_reg[0][6]/Q
                         net (fo=1, routed)           0.054     1.669    display/LED_out_reg_n_0_[0][6]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.714 r  display/IO_SSEG[6]_i_1/O
                         net (fo=1, routed)           0.000     1.714    display/IO_SSEG[6]_i_1_n_0
    SLICE_X64Y34         FDRE                                         r  display/IO_SSEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.860     1.987    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/IO_SSEG_reg[6]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X64Y34         FDRE (Hold_fdre_C_D)         0.121     1.608    display/IO_SSEG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  display/LED_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display/LED_out_reg[0][3]/Q
                         net (fo=1, routed)           0.101     1.716    display/LED_out_reg_n_0_[0][3]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  display/IO_SSEG[3]_i_1/O
                         net (fo=1, routed)           0.000     1.761    display/IO_SSEG[3]_i_1_n_0
    SLICE_X64Y34         FDRE                                         r  display/IO_SSEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.860     1.987    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/IO_SSEG_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X64Y34         FDRE (Hold_fdre_C_D)         0.120     1.608    display/IO_SSEG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  display/LED_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display/LED_out_reg[0][0]/Q
                         net (fo=1, routed)           0.097     1.712    display/LED_out_reg_n_0_[0][0]
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  display/IO_SSEG[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    display/IO_SSEG[0]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  display/IO_SSEG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.860     1.987    display/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  display/IO_SSEG_reg[0]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X62Y34         FDRE (Hold_fdre_C_D)         0.091     1.578    display/IO_SSEG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 display/LED_out_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.473    display/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  display/LED_out_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  display/LED_out_reg[3][5]/Q
                         net (fo=1, routed)           0.116     1.731    display/LED_out_reg_n_0_[3][5]
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  display/IO_SSEG[5]_i_1/O
                         net (fo=1, routed)           0.000     1.776    display/IO_SSEG[5]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  display/IO_SSEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.860     1.987    display/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  display/IO_SSEG_reg[5]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X62Y34         FDRE (Hold_fdre_C_D)         0.092     1.580    display/IO_SSEG_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 display/LED_out_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.164%)  route 0.145ns (43.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  display/LED_out_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display/LED_out_reg[2][4]/Q
                         net (fo=1, routed)           0.145     1.760    display/LED_out_reg_n_0_[2][4]
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  display/IO_SSEG[4]_i_1/O
                         net (fo=1, routed)           0.000     1.805    display/IO_SSEG[4]_i_1_n_0
    SLICE_X64Y34         FDRE                                         r  display/IO_SSEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.860     1.987    display/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  display/IO_SSEG_reg[4]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X64Y34         FDRE (Hold_fdre_C_D)         0.121     1.609    display/IO_SSEG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  display/LED_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display/LED_out_reg[0][1]/Q
                         net (fo=1, routed)           0.137     1.752    display/LED_out_reg_n_0_[0][1]
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  display/IO_SSEG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    display/IO_SSEG[1]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  display/IO_SSEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.860     1.987    display/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  display/IO_SSEG_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X62Y34         FDRE (Hold_fdre_C_D)         0.092     1.579    display/IO_SSEG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Seconds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.762%)  route 0.135ns (39.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  Seconds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Seconds_reg[1]/Q
                         net (fo=5, routed)           0.135     1.741    Seconds_reg_n_0_[1]
    SLICE_X54Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  Seconds[4]_i_1/O
                         net (fo=1, routed)           0.000     1.786    Seconds[4]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  Seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  Seconds_reg[4]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.121     1.563    Seconds_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.474    display/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  display/LED_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display/LED_out_reg[0][2]/Q
                         net (fo=1, routed)           0.143     1.759    display/LED_out_reg_n_0_[0][2]
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  display/IO_SSEG[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    display/IO_SSEG[2]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  display/IO_SSEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.860     1.987    display/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  display/IO_SSEG_reg[2]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X62Y34         FDRE (Hold_fdre_C_D)         0.092     1.579    display/IO_SSEG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Minutes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Minutes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.410%)  route 0.186ns (49.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  Minutes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Minutes_reg[0]/Q
                         net (fo=8, routed)           0.186     1.774    Minutes_reg[0]
    SLICE_X56Y34         LUT5 (Prop_lut5_I3_O)        0.048     1.822 r  Minutes[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    p_0_in__0[2]
    SLICE_X56Y34         FDRE                                         r  Minutes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  Minutes_reg[2]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X56Y34         FDRE (Hold_fdre_C_D)         0.131     1.591    Minutes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Minutes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Minutes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.010%)  route 0.186ns (49.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  Minutes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Minutes_reg[0]/Q
                         net (fo=8, routed)           0.186     1.774    Minutes_reg[0]
    SLICE_X56Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.819 r  Minutes[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    p_0_in__0[1]
    SLICE_X56Y34         FDRE                                         r  Minutes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  Minutes_reg[1]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X56Y34         FDRE (Hold_fdre_C_D)         0.120     1.580    Minutes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y31   AM_PM_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y33   Digit_0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   Digit_0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   Digit_0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   Digit_0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   Digit_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   Digit_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   Digit_1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   FSM_sequential_Current_Mode_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   Digit_2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   Minutes_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   Minutes_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y34   Minutes_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   Minutes_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   Minutes_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   Digit_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   Digit_0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   Digit_0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   Digit_0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   Digit_0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   Digit_0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   Digit_0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   Digit_0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   Digit_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   Digit_1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   Digit_1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   FSM_sequential_Current_Mode_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   display/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   display/counter_reg[2]/C



