Running: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/seba/Documents/proyectoTD/proyectoTD/Torres_1469344/tb_div_36e2_isim_beh.exe -prj /home/seba/Documents/proyectoTD/proyectoTD/Torres_1469344/tb_div_36e2_beh.prj work.tb_div_36e2 
ISim P.49d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/seba/Documents/proyectoTD/proyectoTD/Torres_1469344/div_36e2.vhd" into library work
Parsing VHDL file "/home/seba/Documents/proyectoTD/proyectoTD/Torres_1469344/tb_div_36e2.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96540 KB
Fuse CPU Usage: 1030 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity div_36e2 [div_36e2_default]
Compiling architecture behavior of entity tb_div_36e2
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/seba/Documents/proyectoTD/proyectoTD/Torres_1469344/tb_div_36e2_isim_beh.exe
Fuse Memory Usage: 1192584 KB
Fuse CPU Usage: 1130 ms
GCC CPU Usage: 190 ms
