$date
	Thu Feb 24 23:04:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux8x1_test $end
$var wire 1 ! outp $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module mux8x1obj $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! out $end
$var wire 3 & S [2:0] $end
$var wire 8 ' I [0:7] $end
$scope module M $end
$var wire 1 ( I0 $end
$var wire 1 ) I1 $end
$var wire 1 * I2 $end
$var wire 1 + I3 $end
$var wire 1 , I4 $end
$var wire 1 - I5 $end
$var wire 1 . I6 $end
$var wire 1 / I7 $end
$var wire 1 0 S0 $end
$var wire 1 1 S1 $end
$var wire 1 2 S2 $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
1.
1-
0,
0+
1*
1)
1(
b11100110 '
b0 &
0%
0$
0#
0"
1!
$end
#10
10
b1 &
1%
#20
00
11
0%
b10 &
1$
#30
10
b11 &
1%
#40
00
01
12
0%
0$
b100 &
1#
#50
10
b101 &
1%
#60
00
11
0%
b110 &
1$
#70
10
b111 &
1%
#80
0*
00
01
02
1/
1+
0%
0$
b0 &
0#
b11010111 '
1"
#90
10
b1 &
1%
#100
00
11
0%
b10 &
1$
#110
10
b11 &
1%
#120
00
01
12
0%
0$
b100 &
1#
#130
10
b101 &
1%
#140
00
11
0%
b110 &
1$
#150
10
b111 &
1%
#160
