{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481023443574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481023443576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 11:24:03 2016 " "Processing started: Tue Dec 06 11:24:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481023443576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023443576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex18 -c ex18_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex18 -c ex18_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023443576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481023444023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481023444023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../mylib/FIFO.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "../mylib/spi2dac.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "../mylib/spi2adc.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../mylib/pwm.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "../mylib/pulse_gen.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/pulse_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/multiply_k.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/multiply_k.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_k " "Found entity 1: multiply_k" {  } { { "../mylib/multiply_k.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/multiply_k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452457 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult4 ../mylib/mult4.v " "Entity \"mult4\" obtained from \"../mylib/mult4.v\" instead of from Quartus Prime megafunction library" {  } { { "../mylib/mult4.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/mult4.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1481023452459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/mult4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/mult4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult4 " "Found entity 1: mult4" {  } { { "../mylib/mult4.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/mult4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../mylib/hex_to_7seg.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/hex_to_7seg.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/clktick_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/clktick_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_16 " "Found entity 1: clktick_16" {  } { { "../mylib/clktick_16.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/clktick_16.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex18_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex18_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex18_top " "Found entity 1: ex18_top" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_echo.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_echo " "Found entity 1: mult_echo" {  } { { "mult_echo.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/mult_echo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex18_top " "Elaborating entity \"ex18_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481023452498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_16 clktick_16:GEN_10K " "Elaborating entity \"clktick_16\" for hierarchy \"clktick_16:GEN_10K\"" {  } { { "ex18_top.v" "GEN_10K" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:SPI_DAC " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:SPI_DAC\"" {  } { { "ex18_top.v" "SPI_DAC" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:PWM_DC " "Elaborating entity \"pwm\" for hierarchy \"pwm:PWM_DC\"" {  } { { "ex18_top.v" "PWM_DC" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2adc spi2adc:SPI_ADC " "Elaborating entity \"spi2adc\" for hierarchy \"spi2adc:SPI_ADC\"" {  } { { "ex18_top.v" "SPI_ADC" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_echo mult_echo:ECHO " "Elaborating entity \"mult_echo\" for hierarchy \"mult_echo:ECHO\"" {  } { { "ex18_top.v" "ECHO" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen mult_echo:ECHO\|pulse_gen:PULSE " "Elaborating entity \"pulse_gen\" for hierarchy \"mult_echo:ECHO\|pulse_gen:PULSE\"" {  } { { "mult_echo.v" "PULSE" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/mult_echo.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO mult_echo:ECHO\|FIFO:fifo1 " "Elaborating entity \"FIFO\" for hierarchy \"mult_echo:ECHO\|FIFO:fifo1\"" {  } { { "mult_echo.v" "fifo1" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/mult_echo.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\"" {  } { { "../mylib/FIFO.v" "scfifo_component" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/FIFO.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\"" {  } { { "../mylib/FIFO.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/FIFO.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component " "Instantiated megafunction \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481023452794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481023452794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481023452794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481023452794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481023452794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481023452794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481023452794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481023452794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481023452794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481023452794 ""}  } { { "../mylib/FIFO.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/FIFO.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481023452794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6i81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6i81 " "Found entity 1: scfifo_6i81" {  } { { "db/scfifo_6i81.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/scfifo_6i81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6i81 mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated " "Elaborating entity \"scfifo_6i81\" for hierarchy \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_do81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_do81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_do81 " "Found entity 1: a_dpfifo_do81" {  } { { "db/a_dpfifo_do81.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/a_dpfifo_do81.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_do81 mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo " "Elaborating entity \"a_dpfifo_do81\" for hierarchy \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\"" {  } { { "db/scfifo_6i81.tdf" "dpfifo" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/scfifo_6i81.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqn1 " "Found entity 1: altsyncram_fqn1" {  } { { "db/altsyncram_fqn1.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/altsyncram_fqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqn1 mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|altsyncram_fqn1:FIFOram " "Elaborating entity \"altsyncram_fqn1\" for hierarchy \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|altsyncram_fqn1:FIFOram\"" {  } { { "db/a_dpfifo_do81.tdf" "FIFOram" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/a_dpfifo_do81.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jm8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jm8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jm8 " "Found entity 1: cmpr_jm8" {  } { { "db/cmpr_jm8.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/cmpr_jm8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023452962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023452962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jm8 mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cmpr_jm8:almost_full_comparer " "Elaborating entity \"cmpr_jm8\" for hierarchy \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cmpr_jm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_do81.tdf" "almost_full_comparer" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/a_dpfifo_do81.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jm8 mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cmpr_jm8:two_comparison " "Elaborating entity \"cmpr_jm8\" for hierarchy \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cmpr_jm8:two_comparison\"" {  } { { "db/a_dpfifo_do81.tdf" "two_comparison" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/a_dpfifo_do81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023452967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u3b " "Found entity 1: cntr_u3b" {  } { { "db/cntr_u3b.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/cntr_u3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023453019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023453019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u3b mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_u3b:rd_ptr_msb " "Elaborating entity \"cntr_u3b\" for hierarchy \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_u3b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_do81.tdf" "rd_ptr_msb" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/a_dpfifo_do81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023453019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b47 " "Found entity 1: cntr_b47" {  } { { "db/cntr_b47.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/cntr_b47.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023453071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023453071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b47 mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_b47:usedw_counter " "Elaborating entity \"cntr_b47\" for hierarchy \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_b47:usedw_counter\"" {  } { { "db/a_dpfifo_do81.tdf" "usedw_counter" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/a_dpfifo_do81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023453071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v3b " "Found entity 1: cntr_v3b" {  } { { "db/cntr_v3b.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/cntr_v3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481023453118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023453118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v3b mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_v3b:wr_ptr " "Elaborating entity \"cntr_v3b\" for hierarchy \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_v3b:wr_ptr\"" {  } { { "db/a_dpfifo_do81.tdf" "wr_ptr" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/a_dpfifo_do81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023453118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:SEG0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:SEG0\"" {  } { { "ex18_top.v" "SEG0" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023453126 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|altsyncram_fqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"mult_echo:ECHO\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|altsyncram_fqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_fqn1.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/altsyncram_fqn1.tdf" 40 2 0 } } { "db/a_dpfifo_do81.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/a_dpfifo_do81.tdf" 44 2 0 } } { "db/scfifo_6i81.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/db/scfifo_6i81.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../mylib/FIFO.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/FIFO.v" 73 0 0 } } { "mult_echo.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/mult_echo.v" 42 0 0 } } { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481023453223 "|ex18_top|mult_echo:ECHO|FIFO:fifo1|scfifo:scfifo_component|scfifo_6i81:auto_generated|a_dpfifo_do81:dpfifo|altsyncram_fqn1:FIFOram|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1481023453223 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1481023453223 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481023453780 "|ex18_top|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481023453780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481023453857 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481023454064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481023454197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481023454197 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481023454259 "|ex18_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481023454259 "|ex18_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481023454259 "|ex18_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481023454259 "|ex18_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481023454259 "|ex18_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481023454259 "|ex18_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481023454259 "|ex18_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481023454259 "|ex18_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481023454259 "|ex18_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ex18_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_18/ex18_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481023454259 "|ex18_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481023454259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "291 " "Implemented 291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481023454261 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481023454261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "241 " "Implemented 241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481023454261 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481023454261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481023454261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "932 " "Peak virtual memory: 932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481023454276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 11:24:14 2016 " "Processing ended: Tue Dec 06 11:24:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481023454276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481023454276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481023454276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481023454276 ""}
