// Seed: 2189958468
`define pp_7 0
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2,
    output logic id_3,
    output logic id_4,
    input logic id_5,
    output id_6
);
  type_13(
      1, 1
  );
  logic id_7 = 1;
endmodule
