\hypertarget{stm32f0xx__hal__uart__ex_8h_source}{}\doxysection{stm32f0xx\+\_\+hal\+\_\+uart\+\_\+ex.\+h}
\label{stm32f0xx__hal__uart__ex_8h_source}\index{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_uart\_ex.h@{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_uart\_ex.h}}
\mbox{\hyperlink{stm32f0xx__hal__uart__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32F0xx\_HAL\_UART\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32F0xx\_HAL\_UART\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f0xx__hal__def_8h}{stm32f0xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00038}00038\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00043}00043\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_UESM)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00047}00047\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00048}00048\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00049}00049\ \ \ uint32\_t\ WakeUpEvent;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00054}00054\ \ \ uint16\_t\ AddressLength;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00057}00057\ \ \ uint8\_t\ Address;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00058}00058\ \}\ UART\_WakeUpTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00060}00060\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_UESM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00065}00065\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00073}00073\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_M1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00074}00074\ \textcolor{preprocessor}{\#define\ UART\_WORDLENGTH\_7B\ \ \ \ \ \ \ \ \ \ USART\_CR1\_M1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00075}00075\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_M1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00076}\mbox{\hyperlink{group___u_a_r_t_ex___word___length_gaf394e9abaf17932ee89591f990fe6407}{00076}}\ \textcolor{preprocessor}{\#define\ UART\_WORDLENGTH\_8B\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00077}00077\ \textcolor{preprocessor}{\#if\ defined\ (USART\_CR1\_M0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00078}00078\ \textcolor{preprocessor}{\#define\ UART\_WORDLENGTH\_9B\ \ \ \ \ \ \ \ \ \ USART\_CR1\_M0\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00079}00079\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00080}\mbox{\hyperlink{group___u_a_r_t_ex___word___length_gaf867be43de35fd3c32fe0b4dd4058f7e}{00080}}\ \textcolor{preprocessor}{\#define\ UART\_WORDLENGTH\_9B\ \ \ \ \ \ \ \ \ \ USART\_CR1\_M\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00081}00081\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_M0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00089}\mbox{\hyperlink{group___u_a_r_t_ex___wake_up___address___length_ga6599292020c484faeea894307d9dc6d5}{00089}}\ \textcolor{preprocessor}{\#define\ UART\_ADDRESS\_DETECT\_4B\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00090}\mbox{\hyperlink{group___u_a_r_t_ex___wake_up___address___length_ga4dbd5995e0e4998cb1a312c183d7cbb0}{00090}}\ \textcolor{preprocessor}{\#define\ UART\_ADDRESS\_DETECT\_7B\ \ \ \ \ \ USART\_CR2\_ADDM7\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00099}00099\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00100}00100\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00109}00109\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ \ ****************************/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00110}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group1_ga27862dc24258939a758a877b674977af}{00110}}\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group1_ga27862dc24258939a758a877b674977af}{HAL\_RS485Ex\_Init}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint32\_t\ Polarity,\ uint32\_t\ AssertionTime,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00111}00111\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DeassertionTime);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00112}00112\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00121}00121\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_UESM)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00122}00122\ \textcolor{keywordtype}{void}\ HAL\_UARTEx\_WakeupCallback(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00123}00123\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00124}00124\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_UESM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00133}00133\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ **********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00134}00134\ \textcolor{preprocessor}{\#if\ defined(USART\_CR1\_UESM)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00135}00135\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_UARTEx\_StopModeWakeUpSourceConfig(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ UART\_WakeUpTypeDef\ WakeUpSelection);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00136}00136\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_UARTEx\_EnableStopMode(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00137}00137\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_UARTEx\_DisableStopMode(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00138}00138\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00139}00139\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_UESM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00140}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gabb9d4edfed47241a86a304856cb4e3c6}{00140}}\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gabb9d4edfed47241a86a304856cb4e3c6}{HAL\_MultiProcessorEx\_AddressLength\_Set}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint32\_t\ AddressLength);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00141}00141\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00142}00142\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00143}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga33da590bebd5fd13ce9020ac1fc05e15}{00143}}\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga33da590bebd5fd13ce9020ac1fc05e15}{HAL\_UARTEx\_ReceiveToIdle}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint8\_t\ *pData,\ uint16\_t\ Size,\ uint16\_t\ *RxLen,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00144}00144\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00145}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gae70c60d3f42f1c205ebc834de99342a7}{00145}}\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gae70c60d3f42f1c205ebc834de99342a7}{HAL\_UARTEx\_ReceiveToIdle\_IT}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00146}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gaf482a22a09d594e0aa687937aef17949}{00146}}\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_gaf482a22a09d594e0aa687937aef17949}{HAL\_UARTEx\_ReceiveToIdle\_DMA}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00147}00147\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00148}\mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga31c033bf82e6ec4ce88d7cd6083b2c16}{00148}}\ \mbox{\hyperlink{group___u_a_r_t___exported___types_gadddf3d5480235c945dc8eec58f961203}{HAL\_UART\_RxEventTypeTypeDef}}\ \mbox{\hyperlink{group___u_a_r_t_ex___exported___functions___group3_ga31c033bf82e6ec4ce88d7cd6083b2c16}{HAL\_UARTEx\_GetRxEventType}}(\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00150}00150\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00159}00159\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00170}00170\ \textcolor{preprocessor}{\#if\ defined(STM32F030x6)\ ||\ defined(STM32F031x6)\ ||\ defined(STM32F038xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00171}00171\ \textcolor{preprocessor}{\#define\ UART\_GETCLOCKSOURCE(\_\_HANDLE\_\_,\_\_CLOCKSOURCE\_\_)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00172}00172\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00173}00173\ \textcolor{preprocessor}{\ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00174}00174\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00175}00175\ \textcolor{preprocessor}{\ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00176}00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00177}00177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00178}00178\ \textcolor{preprocessor}{\ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00179}00179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00180}00180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00181}00181\ \textcolor{preprocessor}{\ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00182}00182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00183}00183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00184}00184\ \textcolor{preprocessor}{\ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00185}00185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00186}00186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00187}00187\ \textcolor{preprocessor}{\ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00188}00188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00189}00189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00190}00190\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00191}00191\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00192}00192\ \textcolor{preprocessor}{\#elif\ defined\ (STM32F030x8)\ ||\ defined\ (STM32F070x6)\ ||\ defined\ (STM32F042x6)\ ||\ defined\ (STM32F048xx)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00193}00193\ \textcolor{preprocessor}{\ \ \ ||\ defined\ (STM32F051x8)\ ||\ defined\ (STM32F058xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ UART\_GETCLOCKSOURCE(\_\_HANDLE\_\_,\_\_CLOCKSOURCE\_\_)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00195}00195\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00196}00196\ \textcolor{preprocessor}{\ \ \ \ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00197}00197\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00198}00198\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00199}00199\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00200}00200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00201}00201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00202}00202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00203}00203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00204}00204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00205}00205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00206}00206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00207}00207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00208}00208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00209}00209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00210}00210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00211}00211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00212}00212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00213}00213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00214}00214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00215}00215\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00216}00216\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00217}00217\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00218}00218\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00219}00219\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00220}00220\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00221}00221\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00222}00222\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00223}00223\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00224}00224\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00225}00225\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00226}00226\ \textcolor{preprocessor}{\#elif\ defined(STM32F070xB)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00227}00227\ \textcolor{preprocessor}{\#define\ UART\_GETCLOCKSOURCE(\_\_HANDLE\_\_,\_\_CLOCKSOURCE\_\_)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00228}00228\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00229}00229\ \textcolor{preprocessor}{\ \ \ \ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00230}00230\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00231}00231\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00232}00232\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00233}00233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00234}00234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00235}00235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00236}00236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00237}00237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00238}00238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00239}00239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00240}00240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00241}00241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00242}00242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00243}00243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00244}00244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00245}00245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00246}00246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00247}00247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00248}00248\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00249}00249\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00250}00250\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00251}00251\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00252}00252\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00253}00253\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00254}00254\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00255}00255\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00256}00256\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00257}00257\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00258}00258\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00259}00259\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00260}00260\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00261}00261\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00262}00262\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00263}00263\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00264}00264\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00265}00265\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00266}00266\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00267}00267\ \textcolor{preprocessor}{\#elif\ defined(STM32F071xB)\ ||\ defined(STM32F072xB)\ ||\ defined(STM32F078xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00268}00268\ \textcolor{preprocessor}{\#define\ UART\_GETCLOCKSOURCE(\_\_HANDLE\_\_,\_\_CLOCKSOURCE\_\_)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00269}00269\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00270}00270\ \textcolor{preprocessor}{\ \ \ \ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00271}00271\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00272}00272\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00273}00273\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00274}00274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00275}00275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00276}00276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00277}00277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00278}00278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00279}00279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00280}00280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00281}00281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00282}00282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00283}00283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00284}00284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00285}00285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00286}00286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00287}00287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00288}00288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00289}00289\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00290}00290\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00291}00291\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00292}00292\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00293}00293\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART2\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00294}00294\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00295}00295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00296}00296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00297}00297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00298}00298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00299}00299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00300}00300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00301}00301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00302}00302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00303}00303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00304}00304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00305}00305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00306}00306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00307}00307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00308}00308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00309}00309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00310}00310\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00311}00311\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00312}00312\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00313}00313\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00314}00314\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00315}00315\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00316}00316\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00317}00317\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00318}00318\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00319}00319\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00320}00320\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00321}00321\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00322}00322\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00323}00323\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00324}00324\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00325}00325\ \textcolor{preprocessor}{\#elif\ defined(STM32F091xC)\ ||\ defined\ (STM32F098xx)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00326}00326\ \textcolor{preprocessor}{\#define\ UART\_GETCLOCKSOURCE(\_\_HANDLE\_\_,\_\_CLOCKSOURCE\_\_)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00327}00327\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00328}00328\ \textcolor{preprocessor}{\ \ \ \ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00329}00329\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00330}00330\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00331}00331\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00332}00332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00333}00333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00334}00334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00335}00335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00336}00336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00337}00337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00338}00338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00339}00339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00340}00340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00341}00341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00342}00342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00343}00343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00344}00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00345}00345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00346}00346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00347}00347\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00348}00348\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00349}00349\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00350}00350\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00351}00351\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART2\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00352}00352\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00353}00353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00354}00354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00355}00355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00356}00356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00357}00357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00358}00358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00359}00359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00360}00360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00361}00361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00362}00362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00363}00363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00364}00364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00365}00365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00366}00366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00367}00367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00368}00368\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00369}00369\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00370}00370\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00371}00371\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00372}00372\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART3\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00373}00373\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00374}00374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00375}00375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00376}00376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00377}00377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00378}00378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00379}00379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00380}00380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00381}00381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00382}00382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00383}00383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART3CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00384}00384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00385}00385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00386}00386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00387}00387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00388}00388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00389}00389\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00390}00390\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00391}00391\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00392}00392\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00393}00393\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00394}00394\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00395}00395\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART5)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00396}00396\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00397}00397\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00398}00398\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00399}00399\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART6)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00400}00400\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00401}00401\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00402}00402\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00403}00403\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART7)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00404}00404\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00405}00405\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00406}00406\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00407}00407\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART8)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00408}00408\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00409}00409\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00410}00410\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00411}00411\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00412}00412\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00413}00413\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00414}00414\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00415}00415\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00416}00416\ \textcolor{preprocessor}{\#elif\ defined(STM32F030xC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00417}00417\ \textcolor{preprocessor}{\#define\ UART\_GETCLOCKSOURCE(\_\_HANDLE\_\_,\_\_CLOCKSOURCE\_\_)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00418}00418\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00419}00419\ \textcolor{preprocessor}{\ \ \ \ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00420}00420\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00421}00421\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00422}00422\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00423}00423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00424}00424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00425}00425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00426}00426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00427}00427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00428}00428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00429}00429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00430}00430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00431}00431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00432}00432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00433}00433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00434}00434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00435}00435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00436}00436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00437}00437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00438}00438\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00439}00439\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00440}00440\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00441}00441\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00442}00442\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00443}00443\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00444}00444\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00445}00445\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00446}00446\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00447}00447\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00448}00448\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00449}00449\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00450}00450\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00451}00451\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00452}00452\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART5)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00453}00453\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00454}00454\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00455}00455\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00456}00456\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART6)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00457}00457\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00458}00458\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00459}00459\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00460}00460\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00461}00461\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00462}00462\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00463}00463\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00464}00464\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00465}00465\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00466}00466\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(STM32F030x6)\ ||\ defined(STM32F031x6)\ ||\ defined(STM32F038xx)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00467}00467\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00477}00477\ \textcolor{preprocessor}{\#if\ defined\ (USART\_CR1\_M1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00478}00478\ \textcolor{preprocessor}{\#define\ UART\_MASK\_COMPUTATION(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00479}00479\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00480}00480\ \textcolor{preprocessor}{\ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_9B)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00481}00481\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00482}00482\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00483}00483\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00484}00484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x01FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00485}00485\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00486}00486\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00487}00487\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00488}00488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x00FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00489}00489\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00490}00490\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00491}00491\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_8B)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00492}00492\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00493}00493\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00494}00494\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00495}00495\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x00FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00496}00496\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00497}00497\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00498}00498\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00499}00499\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x007FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00500}00500\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00501}00501\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00502}00502\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_7B)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00503}00503\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00504}00504\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00505}00505\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00506}00506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x007FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00507}00507\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00508}00508\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00509}00509\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00510}00510\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x003FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00511}00511\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00512}00512\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00513}00513\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00514}00514\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00515}00515\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x0000U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00516}00516\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00517}00517\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00518}00518\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00519}00519\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00520}\mbox{\hyperlink{group___u_a_r_t_ex___private___macros_gad9330184a8bd9399a36bcc93215a50d1}{00520}}\ \textcolor{preprocessor}{\#define\ UART\_MASK\_COMPUTATION(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00521}00521\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00522}00522\ \textcolor{preprocessor}{\ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_9B)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00523}00523\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00524}00524\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00525}00525\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00526}00526\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x01FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00527}00527\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00528}00528\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00529}00529\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00530}00530\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x00FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00531}00531\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00532}00532\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00533}00533\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_8B)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00534}00534\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00535}00535\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00536}00536\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00537}00537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x00FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00538}00538\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00539}00539\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00540}00540\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00541}00541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x007FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00542}00542\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00543}00543\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00544}00544\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00545}00545\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00546}00546\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x0000U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00547}00547\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00548}00548\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00549}00549\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00550}00550\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_M1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00551}00551\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00557}00557\ \textcolor{preprocessor}{\#if\ defined\ (USART\_CR1\_M1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00558}00558\ \textcolor{preprocessor}{\#define\ IS\_UART\_WORD\_LENGTH(\_\_LENGTH\_\_)\ (((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_7B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00559}00559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_8B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00560}00560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_9B))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00561}00561\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00562}\mbox{\hyperlink{group___u_a_r_t_ex___private___macros_gaf856254e5a61d2ee81086918bffabde5}{00562}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_WORD\_LENGTH(\_\_LENGTH\_\_)\ (((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_8B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00563}00563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_9B))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00564}00564\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART\_CR1\_M1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00565}00565\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00571}\mbox{\hyperlink{group___u_a_r_t_ex___private___macros_gaa4cf2a15ad7ae46e2905debeef35a908}{00571}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_ADDRESSLENGTH\_DETECT(\_\_ADDRESS\_\_)\ (((\_\_ADDRESS\_\_)\ ==\ UART\_ADDRESS\_DETECT\_4B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00572}00572\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADDRESS\_\_)\ ==\ UART\_ADDRESS\_DETECT\_7B))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00573}00573\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00578}00578\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00579}00579\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00588}00588\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00589}00589\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00590}00590\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00591}00591\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00592}00592\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F0xx\_HAL\_UART\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__uart__ex_8h_source_l00593}00593\ }

\end{DoxyCode}
