#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 29 16:26:46 2016
# Process ID: 10554
# Current directory: /home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.runs/impl_1
# Command line: vivado -log dsgn_can_test_intr_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source dsgn_can_test_intr_wrapper.tcl -notrace
# Log file: /home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.runs/impl_1/dsgn_can_test_intr_wrapper.vdi
# Journal file: /home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source dsgn_can_test_intr_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/sources_1/bd/dsgn_can_test_intr/ip/dsgn_can_test_intr_processing_system7_0_0/dsgn_can_test_intr_processing_system7_0_0.xdc] for cell 'dsgn_can_test_intr_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/sources_1/bd/dsgn_can_test_intr/ip/dsgn_can_test_intr_processing_system7_0_0/dsgn_can_test_intr_processing_system7_0_0.xdc] for cell 'dsgn_can_test_intr_i/processing_system7_0/inst'
Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/sources_1/bd/dsgn_can_test_intr/ip/dsgn_can_test_intr_axi_gpio_0_0/dsgn_can_test_intr_axi_gpio_0_0_board.xdc] for cell 'dsgn_can_test_intr_i/axi_gpio_in_intr/U0'
Finished Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/sources_1/bd/dsgn_can_test_intr/ip/dsgn_can_test_intr_axi_gpio_0_0/dsgn_can_test_intr_axi_gpio_0_0_board.xdc] for cell 'dsgn_can_test_intr_i/axi_gpio_in_intr/U0'
Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/sources_1/bd/dsgn_can_test_intr/ip/dsgn_can_test_intr_axi_gpio_0_0/dsgn_can_test_intr_axi_gpio_0_0.xdc] for cell 'dsgn_can_test_intr_i/axi_gpio_in_intr/U0'
Finished Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/sources_1/bd/dsgn_can_test_intr/ip/dsgn_can_test_intr_axi_gpio_0_0/dsgn_can_test_intr_axi_gpio_0_0.xdc] for cell 'dsgn_can_test_intr_i/axi_gpio_in_intr/U0'
Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/sources_1/bd/dsgn_can_test_intr/ip/dsgn_can_test_intr_rst_processing_system7_0_100M_0/dsgn_can_test_intr_rst_processing_system7_0_100M_0_board.xdc] for cell 'dsgn_can_test_intr_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/sources_1/bd/dsgn_can_test_intr/ip/dsgn_can_test_intr_rst_processing_system7_0_100M_0/dsgn_can_test_intr_rst_processing_system7_0_100M_0_board.xdc] for cell 'dsgn_can_test_intr_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/sources_1/bd/dsgn_can_test_intr/ip/dsgn_can_test_intr_rst_processing_system7_0_100M_0/dsgn_can_test_intr_rst_processing_system7_0_100M_0.xdc] for cell 'dsgn_can_test_intr_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/sources_1/bd/dsgn_can_test_intr/ip/dsgn_can_test_intr_rst_processing_system7_0_100M_0/dsgn_can_test_intr_rst_processing_system7_0_100M_0.xdc] for cell 'dsgn_can_test_intr_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [/home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.srcs/constrs_1/new/constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.434 ; gain = 291.926 ; free physical = 9600 ; free virtual = 27297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1316.465 ; gain = 65.023 ; free physical = 9595 ; free virtual = 27292
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1381ec63d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14048a249

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1702.957 ; gain = 0.000 ; free physical = 9251 ; free virtual = 26948

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant Propagation | Checksum: 14c105cfe

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1702.957 ; gain = 0.000 ; free physical = 9250 ; free virtual = 26948

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 175 unconnected nets.
INFO: [Opt 31-11] Eliminated 254 unconnected cells.
Phase 3 Sweep | Checksum: 17fe14dd6

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1702.957 ; gain = 0.000 ; free physical = 9250 ; free virtual = 26948

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1702.957 ; gain = 0.000 ; free physical = 9250 ; free virtual = 26948
Ending Logic Optimization Task | Checksum: 17fe14dd6

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1702.957 ; gain = 0.000 ; free physical = 9250 ; free virtual = 26948

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17fe14dd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1702.957 ; gain = 0.000 ; free physical = 9250 ; free virtual = 26948
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.957 ; gain = 451.516 ; free physical = 9250 ; free virtual = 26948
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1734.973 ; gain = 0.000 ; free physical = 9249 ; free virtual = 26948
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.runs/impl_1/dsgn_can_test_intr_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.988 ; gain = 0.000 ; free physical = 9248 ; free virtual = 26946
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.988 ; gain = 0.000 ; free physical = 9248 ; free virtual = 26946

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 7761276a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1766.988 ; gain = 0.000 ; free physical = 9248 ; free virtual = 26947

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 7761276a

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1766.988 ; gain = 0.000 ; free physical = 9248 ; free virtual = 26947

Phase 1.1.1.5 IOBufferPlacementChecker

Phase 1.1.1.3 IOLockPlacementChecker

Phase 1.1.1.4 ClockRegionPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.5 IOBufferPlacementChecker | Checksum: 7761276a

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947

Phase 1.1.1.7 DisallowedInsts
Phase 1.1.1.4 ClockRegionPlacementChecker | Checksum: 7761276a

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947

Phase 1.1.1.8 CheckerForUnsupportedConstraints
Phase 1.1.1.6 DSPChecker | Checksum: 7761276a

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947

Phase 1.1.1.9 V7IOVoltageChecker
Phase 1.1.1.3 IOLockPlacementChecker | Checksum: 7761276a

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947

Phase 1.1.1.10 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.7 DisallowedInsts | Checksum: 7761276a

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947

Phase 1.1.1.11 Laguna PBlock Checker
Phase 1.1.1.8 CheckerForUnsupportedConstraints | Checksum: 7761276a

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947

Phase 1.1.1.12 ShapesExcludeCompatibilityChecker
Phase 1.1.1.9 V7IOVoltageChecker | Checksum: 7761276a

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947

Phase 1.1.1.13 OverlappingPBlocksChecker
Phase 1.1.1.10 CheckerForMandatoryPrePlacedCells | Checksum: 7761276a

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947

Phase 1.1.1.14 CascadeElementConstraintsChecker
Phase 1.1.1.11 Laguna PBlock Checker | Checksum: 7761276a

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947

Phase 1.1.1.15 ShapePlacementValidityChecker
Phase 1.1.1.12 ShapesExcludeCompatibilityChecker | Checksum: 7761276a

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947

Phase 1.1.1.16 IOStdCompatabilityChecker
Phase 1.1.1.13 OverlappingPBlocksChecker | Checksum: 7761276a

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947
Phase 1.1.1.14 CascadeElementConstraintsChecker | Checksum: 7761276a

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947

Phase 1.1.1.17 HdioRelatedChecker
Phase 1.1.1.16 IOStdCompatabilityChecker | Checksum: 7761276a

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947
Phase 1.1.1.17 HdioRelatedChecker | Checksum: 7761276a

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947
Phase 1.1.1.15 ShapePlacementValidityChecker | Checksum: 7761276a

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9247 ; free virtual = 26947
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 7761276a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9244 ; free virtual = 26947
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 7761276a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9244 ; free virtual = 26947

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 7761276a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9243 ; free virtual = 26947

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 5b1f7735

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9244 ; free virtual = 26947
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 5b1f7735

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9244 ; free virtual = 26947
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f872d926

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9244 ; free virtual = 26947

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 165b23c85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9242 ; free virtual = 26947

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 165b23c85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1782.996 ; gain = 16.008 ; free physical = 9242 ; free virtual = 26947
Phase 1.2.1 Place Init Design | Checksum: 193fcaf9e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1789.016 ; gain = 22.027 ; free physical = 9234 ; free virtual = 26940
Phase 1.2 Build Placer Netlist Model | Checksum: 193fcaf9e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1789.016 ; gain = 22.027 ; free physical = 9234 ; free virtual = 26940

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 193fcaf9e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1789.016 ; gain = 22.027 ; free physical = 9234 ; free virtual = 26940
Phase 1 Placer Initialization | Checksum: 193fcaf9e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1789.016 ; gain = 22.027 ; free physical = 9234 ; free virtual = 26940

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 146b7a0b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26933

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 146b7a0b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26933

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 88ba1fcb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12051ac2a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 12051ac2a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15a902a5c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15a902a5c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 14cc50257

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 209ced055

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 209ced055

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 209ced055

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934
Phase 3 Detail Placement | Checksum: 209ced055

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1988c1ca5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26935

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.423. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1f2dfe972

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934
Phase 4.1 Post Commit Optimization | Checksum: 1f2dfe972

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1f2dfe972

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1f2dfe972

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1f2dfe972

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1f2dfe972

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 2686f1ee3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2686f1ee3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934
Ending Placer Task | Checksum: 1caae9b9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.043 ; gain = 78.055 ; free physical = 9226 ; free virtual = 26934
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9224 ; free virtual = 26936
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9220 ; free virtual = 26929
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9218 ; free virtual = 26928
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9218 ; free virtual = 26928
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cec637fa ConstDB: 0 ShapeSum: fbe863a2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ef0539ce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9155 ; free virtual = 26867

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ef0539ce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9155 ; free virtual = 26867

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ef0539ce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9128 ; free virtual = 26841

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ef0539ce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9128 ; free virtual = 26841
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1aa9ce669

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.433  | TNS=0.000  | WHS=-0.144 | THS=-13.170|

Phase 2 Router Initialization | Checksum: 1a4461a3e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f880d361

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 11889ba01

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.663  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 227eecaf6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1fa926b58

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.663  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18c3a5371

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829
Phase 4 Rip-up And Reroute | Checksum: 18c3a5371

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 27c341813

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.778  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 27c341813

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27c341813

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829
Phase 5 Delay and Skew Optimization | Checksum: 27c341813

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dfe190b8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.778  | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2421a3b3b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829
Phase 6 Post Hold Fix | Checksum: 2421a3b3b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.306729 %
  Global Horizontal Routing Utilization  = 0.443015 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e8094b11

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9115 ; free virtual = 26829

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e8094b11

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9114 ; free virtual = 26828

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a5721edc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9114 ; free virtual = 26828

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.778  | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a5721edc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9114 ; free virtual = 26828
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9114 ; free virtual = 26828

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1845.043 ; gain = 0.000 ; free physical = 9114 ; free virtual = 26828
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1862.852 ; gain = 0.000 ; free physical = 9110 ; free virtual = 26827
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/catalin/M.E.Electronics/Project_2/SEM2PRO/Vivado/can_network_v2/can_network_v2.runs/impl_1/dsgn_can_test_intr_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dsgn_can_test_intr_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.172 ; gain = 212.234 ; free physical = 8781 ; free virtual = 26500
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 16:27:35 2016...
