// Seed: 3560346012
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5,
    input supply1 id_6
);
  for (id_8 = ~1; id_1 ^ id_5; id_8 = 1) begin
    assign id_0 = 1;
  end
  module_2(
      id_8, id_8, id_8
  );
endmodule
module module_1 (
    output wand  id_0,
    output wand  id_1,
    output wire  id_2,
    input  uwire id_3
);
  wire id_5;
  module_0(
      id_0, id_3, id_2, id_3, id_3, id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge id_3 ? 1 : id_2) id_3 = id_1;
endmodule
