Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,5417
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002672805916517973
power__switching__total,0.0016502602957189083
power__leakage__total,0.0000012967417433173978
power__total,0.004324363078922033
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26057293171828444
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26130981451614427
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11790796450705708
timing__setup__ws__corner:nom_fast_1p32V_m40C,7.87710985401788
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117908
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.814317
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2749980598852096
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2705043210436452
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6267901375333219
timing__setup__ws__corner:nom_slow_1p08V_125C,0.5350919858659723
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.626790
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,0.535092
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2646061222806335
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2638613291434995
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3024875435748672
timing__setup__ws__corner:nom_typ_1p20V_25C,5.763536477877307
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.302488
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,5.763536
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26057293171828444
clock__skew__worst_setup,0.26130981451614427
timing__hold__ws,0.11790796450705708
timing__setup__ws,0.5350919858659723
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117908
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.535092
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3307
design__instance__area__stdcell,47662.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.792931
design__instance__utilization__stdcell,0.792931
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,117
design__instance__area__class:inverter,716.688
design__instance__count__class:sequential_cell,229
design__instance__area__class:sequential_cell,11521.4
design__instance__count__class:multi_input_combinational_cell,2274
design__instance__area__class:multi_input_combinational_cell,22854.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,644
design__instance__area__class:timing_repair_buffer,11572.2
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,96407.1
design__violations,0
design__instance__count__class:clock_buffer,42
design__instance__area__class:clock_buffer,990.662
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,365
global_route__vias,24103
global_route__wirelength,156693
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3322
route__net__special,2
route__drc_errors__iter:0,1433
route__wirelength__iter:0,107759
route__drc_errors__iter:1,770
route__wirelength__iter:1,106972
route__drc_errors__iter:2,537
route__wirelength__iter:2,106900
route__drc_errors__iter:3,18
route__wirelength__iter:3,106707
route__drc_errors__iter:4,0
route__wirelength__iter:4,106691
route__drc_errors,0
route__wirelength,106691
route__vias,22973
route__vias__singlecut,22973
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,528.055
design__instance__count__class:fill_cell,2110
design__instance__area__class:fill_cell,12446.8
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,9
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,9
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,9
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,9
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19937
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19968
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000627504
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000640427
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000316959
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000640427
design_powergrid__voltage__worst,0.000640427
design_powergrid__voltage__worst__net:VPWR,1.19937
design_powergrid__drop__worst,0.000640427
design_powergrid__drop__worst__net:VPWR,0.000627504
design_powergrid__voltage__worst__net:VGND,0.000640427
design_powergrid__drop__worst__net:VGND,0.000640427
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0003229999999999999906775960401006386746303178369998931884765625
ir__drop__worst,0.000627999999999999977511044857436672828043811023235321044921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
