Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 29 12:10:55 2024
| Host         : DESKTOP-KKVBLF0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file safe_box_top_timing_summary_routed.rpt -pb safe_box_top_timing_summary_routed.pb -rpx safe_box_top_timing_summary_routed.rpx -warn_on_violation
| Design       : safe_box_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.638        0.000                      0                  639        0.120        0.000                      0                  639        4.500        0.000                       0                   416  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.638        0.000                      0                  639        0.120        0.000                      0                  639        4.500        0.000                       0                   416  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.056ns  (logic 1.253ns (30.890%)  route 2.803ns (69.110%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.614    10.135    lcd/CLK
    SLICE_X60Y81         FDCE                                         r  lcd/count_microsec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.524    10.659 r  lcd/count_microsec_reg[11]/Q
                         net (fo=3, routed)           0.856    11.515    lcd/count_microsec_reg[11]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.154    11.669 f  lcd/next_state[5]_i_14/O
                         net (fo=1, routed)           0.710    12.380    lcd/next_state[5]_i_14_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.327    12.707 f  lcd/next_state[5]_i_9/O
                         net (fo=2, routed)           0.165    12.872    lcd/next_state[5]_i_9_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I3_O)        0.124    12.996 r  lcd/next_state[5]_i_6/O
                         net (fo=1, routed)           0.733    13.729    lcd/lcd/next_state_reg[0]_1
    SLICE_X57Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.853 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.338    14.191    lcd/next_state
    SLICE_X54Y83         FDPE                                         r  lcd/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.435    14.776    lcd/CLK
    SLICE_X54Y83         FDPE                                         r  lcd/next_state_reg[0]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X54Y83         FDPE (Setup_fdpe_C_CE)      -0.169    14.830    lcd/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.056ns  (logic 1.253ns (30.890%)  route 2.803ns (69.110%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.614    10.135    lcd/CLK
    SLICE_X60Y81         FDCE                                         r  lcd/count_microsec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.524    10.659 r  lcd/count_microsec_reg[11]/Q
                         net (fo=3, routed)           0.856    11.515    lcd/count_microsec_reg[11]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.154    11.669 f  lcd/next_state[5]_i_14/O
                         net (fo=1, routed)           0.710    12.380    lcd/next_state[5]_i_14_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.327    12.707 f  lcd/next_state[5]_i_9/O
                         net (fo=2, routed)           0.165    12.872    lcd/next_state[5]_i_9_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I3_O)        0.124    12.996 r  lcd/next_state[5]_i_6/O
                         net (fo=1, routed)           0.733    13.729    lcd/lcd/next_state_reg[0]_1
    SLICE_X57Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.853 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.338    14.191    lcd/next_state
    SLICE_X54Y83         FDCE                                         r  lcd/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.435    14.776    lcd/CLK
    SLICE_X54Y83         FDCE                                         r  lcd/next_state_reg[1]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X54Y83         FDCE (Setup_fdce_C_CE)      -0.169    14.830    lcd/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.056ns  (logic 1.253ns (30.890%)  route 2.803ns (69.110%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.614    10.135    lcd/CLK
    SLICE_X60Y81         FDCE                                         r  lcd/count_microsec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.524    10.659 r  lcd/count_microsec_reg[11]/Q
                         net (fo=3, routed)           0.856    11.515    lcd/count_microsec_reg[11]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.154    11.669 f  lcd/next_state[5]_i_14/O
                         net (fo=1, routed)           0.710    12.380    lcd/next_state[5]_i_14_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.327    12.707 f  lcd/next_state[5]_i_9/O
                         net (fo=2, routed)           0.165    12.872    lcd/next_state[5]_i_9_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I3_O)        0.124    12.996 r  lcd/next_state[5]_i_6/O
                         net (fo=1, routed)           0.733    13.729    lcd/lcd/next_state_reg[0]_1
    SLICE_X57Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.853 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.338    14.191    lcd/next_state
    SLICE_X54Y83         FDCE                                         r  lcd/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.435    14.776    lcd/CLK
    SLICE_X54Y83         FDCE                                         r  lcd/next_state_reg[2]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X54Y83         FDCE (Setup_fdce_C_CE)      -0.169    14.830    lcd/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.056ns  (logic 1.253ns (30.890%)  route 2.803ns (69.110%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.614    10.135    lcd/CLK
    SLICE_X60Y81         FDCE                                         r  lcd/count_microsec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.524    10.659 r  lcd/count_microsec_reg[11]/Q
                         net (fo=3, routed)           0.856    11.515    lcd/count_microsec_reg[11]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.154    11.669 f  lcd/next_state[5]_i_14/O
                         net (fo=1, routed)           0.710    12.380    lcd/next_state[5]_i_14_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.327    12.707 f  lcd/next_state[5]_i_9/O
                         net (fo=2, routed)           0.165    12.872    lcd/next_state[5]_i_9_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I3_O)        0.124    12.996 r  lcd/next_state[5]_i_6/O
                         net (fo=1, routed)           0.733    13.729    lcd/lcd/next_state_reg[0]_1
    SLICE_X57Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.853 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.338    14.191    lcd/next_state
    SLICE_X54Y83         FDCE                                         r  lcd/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.435    14.776    lcd/CLK
    SLICE_X54Y83         FDCE                                         r  lcd/next_state_reg[3]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X54Y83         FDCE (Setup_fdce_C_CE)      -0.169    14.830    lcd/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.056ns  (logic 1.253ns (30.890%)  route 2.803ns (69.110%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.614    10.135    lcd/CLK
    SLICE_X60Y81         FDCE                                         r  lcd/count_microsec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.524    10.659 r  lcd/count_microsec_reg[11]/Q
                         net (fo=3, routed)           0.856    11.515    lcd/count_microsec_reg[11]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.154    11.669 f  lcd/next_state[5]_i_14/O
                         net (fo=1, routed)           0.710    12.380    lcd/next_state[5]_i_14_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.327    12.707 f  lcd/next_state[5]_i_9/O
                         net (fo=2, routed)           0.165    12.872    lcd/next_state[5]_i_9_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I3_O)        0.124    12.996 r  lcd/next_state[5]_i_6/O
                         net (fo=1, routed)           0.733    13.729    lcd/lcd/next_state_reg[0]_1
    SLICE_X57Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.853 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.338    14.191    lcd/next_state
    SLICE_X54Y83         FDCE                                         r  lcd/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.435    14.776    lcd/CLK
    SLICE_X54Y83         FDCE                                         r  lcd/next_state_reg[4]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X54Y83         FDCE (Setup_fdce_C_CE)      -0.169    14.830    lcd/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.056ns  (logic 1.253ns (30.890%)  route 2.803ns (69.110%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns = ( 10.135 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.614    10.135    lcd/CLK
    SLICE_X60Y81         FDCE                                         r  lcd/count_microsec_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.524    10.659 r  lcd/count_microsec_reg[11]/Q
                         net (fo=3, routed)           0.856    11.515    lcd/count_microsec_reg[11]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.154    11.669 f  lcd/next_state[5]_i_14/O
                         net (fo=1, routed)           0.710    12.380    lcd/next_state[5]_i_14_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.327    12.707 f  lcd/next_state[5]_i_9/O
                         net (fo=2, routed)           0.165    12.872    lcd/next_state[5]_i_9_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I3_O)        0.124    12.996 r  lcd/next_state[5]_i_6/O
                         net (fo=1, routed)           0.733    13.729    lcd/lcd/next_state_reg[0]_1
    SLICE_X57Y83         LUT6 (Prop_lut6_I3_O)        0.124    13.853 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.338    14.191    lcd/next_state
    SLICE_X54Y83         FDCE                                         r  lcd/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.435    14.776    lcd/CLK
    SLICE_X54Y83         FDCE                                         r  lcd/next_state_reg[5]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X54Y83         FDCE (Setup_fdce_C_CE)      -0.169    14.830    lcd/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 hc_sr04_instance/counter_usec_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/next_state_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.250ns (32.828%)  route 2.558ns (67.172%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 9.767 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.068    hc_sr04_instance/CLK
    SLICE_X52Y80         FDCE                                         r  hc_sr04_instance/counter_usec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  hc_sr04_instance/counter_usec_reg[15]/Q
                         net (fo=3, routed)           0.657     6.242    hc_sr04_instance/counter_usec_reg[15]
    SLICE_X51Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.394 f  hc_sr04_instance/next_state[3]_i_12/O
                         net (fo=2, routed)           0.824     7.218    hc_sr04_instance/next_state[3]_i_12_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I3_O)        0.332     7.550 r  hc_sr04_instance/next_state[3]_i_10/O
                         net (fo=1, routed)           0.295     7.845    hc_sr04_instance/next_state[3]_i_10_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.969 r  hc_sr04_instance/next_state[3]_i_5/O
                         net (fo=1, routed)           0.403     8.373    hc_sr04_instance/edge_detector_0/next_state_reg[0]_2
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.497 r  hc_sr04_instance/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.379     8.876    hc_sr04_instance/next_state__0
    SLICE_X49Y76         FDPE                                         r  hc_sr04_instance/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.426     9.767    hc_sr04_instance/CLK
    SLICE_X49Y76         FDPE                                         r  hc_sr04_instance/next_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.258    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X49Y76         FDPE (Setup_fdpe_C_CE)      -0.202     9.788    hc_sr04_instance/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 hc_sr04_instance/counter_usec_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/next_state_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.250ns (32.828%)  route 2.558ns (67.172%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 9.767 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.068    hc_sr04_instance/CLK
    SLICE_X52Y80         FDCE                                         r  hc_sr04_instance/counter_usec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  hc_sr04_instance/counter_usec_reg[15]/Q
                         net (fo=3, routed)           0.657     6.242    hc_sr04_instance/counter_usec_reg[15]
    SLICE_X51Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.394 f  hc_sr04_instance/next_state[3]_i_12/O
                         net (fo=2, routed)           0.824     7.218    hc_sr04_instance/next_state[3]_i_12_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I3_O)        0.332     7.550 r  hc_sr04_instance/next_state[3]_i_10/O
                         net (fo=1, routed)           0.295     7.845    hc_sr04_instance/next_state[3]_i_10_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.969 r  hc_sr04_instance/next_state[3]_i_5/O
                         net (fo=1, routed)           0.403     8.373    hc_sr04_instance/edge_detector_0/next_state_reg[0]_2
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.497 r  hc_sr04_instance/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.379     8.876    hc_sr04_instance/next_state__0
    SLICE_X49Y76         FDCE                                         r  hc_sr04_instance/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.426     9.767    hc_sr04_instance/CLK
    SLICE_X49Y76         FDCE                                         r  hc_sr04_instance/next_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.258    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X49Y76         FDCE (Setup_fdce_C_CE)      -0.202     9.788    hc_sr04_instance/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 hc_sr04_instance/counter_usec_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/next_state_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.250ns (32.828%)  route 2.558ns (67.172%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 9.767 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.068    hc_sr04_instance/CLK
    SLICE_X52Y80         FDCE                                         r  hc_sr04_instance/counter_usec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  hc_sr04_instance/counter_usec_reg[15]/Q
                         net (fo=3, routed)           0.657     6.242    hc_sr04_instance/counter_usec_reg[15]
    SLICE_X51Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.394 f  hc_sr04_instance/next_state[3]_i_12/O
                         net (fo=2, routed)           0.824     7.218    hc_sr04_instance/next_state[3]_i_12_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I3_O)        0.332     7.550 r  hc_sr04_instance/next_state[3]_i_10/O
                         net (fo=1, routed)           0.295     7.845    hc_sr04_instance/next_state[3]_i_10_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.969 r  hc_sr04_instance/next_state[3]_i_5/O
                         net (fo=1, routed)           0.403     8.373    hc_sr04_instance/edge_detector_0/next_state_reg[0]_2
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.497 r  hc_sr04_instance/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.379     8.876    hc_sr04_instance/next_state__0
    SLICE_X49Y76         FDCE                                         r  hc_sr04_instance/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.426     9.767    hc_sr04_instance/CLK
    SLICE_X49Y76         FDCE                                         r  hc_sr04_instance/next_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.258    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X49Y76         FDCE (Setup_fdce_C_CE)      -0.202     9.788    hc_sr04_instance/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 hc_sr04_instance/counter_usec_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/next_state_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.250ns (32.828%)  route 2.558ns (67.172%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 9.767 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.547     5.068    hc_sr04_instance/CLK
    SLICE_X52Y80         FDCE                                         r  hc_sr04_instance/counter_usec_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  hc_sr04_instance/counter_usec_reg[15]/Q
                         net (fo=3, routed)           0.657     6.242    hc_sr04_instance/counter_usec_reg[15]
    SLICE_X51Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.394 f  hc_sr04_instance/next_state[3]_i_12/O
                         net (fo=2, routed)           0.824     7.218    hc_sr04_instance/next_state[3]_i_12_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I3_O)        0.332     7.550 r  hc_sr04_instance/next_state[3]_i_10/O
                         net (fo=1, routed)           0.295     7.845    hc_sr04_instance/next_state[3]_i_10_n_0
    SLICE_X49Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.969 r  hc_sr04_instance/next_state[3]_i_5/O
                         net (fo=1, routed)           0.403     8.373    hc_sr04_instance/edge_detector_0/next_state_reg[0]_2
    SLICE_X49Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.497 r  hc_sr04_instance/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.379     8.876    hc_sr04_instance/next_state__0
    SLICE_X49Y76         FDCE                                         r  hc_sr04_instance/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         1.426     9.767    hc_sr04_instance/CLK
    SLICE_X49Y76         FDCE                                         r  hc_sr04_instance/next_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.258    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X49Y76         FDCE (Setup_fdce_C_CE)      -0.202     9.788    hc_sr04_instance/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  0.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 clk_ms/ed2/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_ms/ed2/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 6.973 - 5.000 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.579     6.462    clk_ms/ed2/CLK
    SLICE_X61Y75         FDCE                                         r  clk_ms/ed2/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.146     6.608 r  clk_ms/ed2/ff_cur_reg/Q
                         net (fo=2, routed)           0.056     6.664    clk_ms/ed2/clk_s/ed1/p_0_in[1]
    SLICE_X61Y75         FDCE                                         r  clk_ms/ed2/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.845     6.973    clk_ms/ed2/CLK
    SLICE_X61Y75         FDCE                                         r  clk_ms/ed2/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.462    
    SLICE_X61Y75         FDCE (Hold_fdce_C_D)         0.082     6.544    clk_ms/ed2/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.544    
                         arrival time                           6.664    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 hc_sr04_instance/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.191ns (65.723%)  route 0.100ns (34.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 6.957 - 5.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 6.443 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.560     6.443    hc_sr04_instance/usec_clk/CLK
    SLICE_X51Y85         FDCE                                         r  hc_sr04_instance/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.146     6.589 r  hc_sr04_instance/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=6, routed)           0.100     6.689    hc_sr04_instance/usec_clk/cnt_sysclk_reg[4]
    SLICE_X50Y85         LUT6 (Prop_lut6_I3_O)        0.045     6.734 r  hc_sr04_instance/usec_clk/cnt_sysclk[6]_i_1/O
                         net (fo=1, routed)           0.000     6.734    hc_sr04_instance/usec_clk/p_0_in__0[6]
    SLICE_X50Y85         FDCE                                         r  hc_sr04_instance/usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.829     6.957    hc_sr04_instance/usec_clk/CLK
    SLICE_X50Y85         FDCE                                         r  hc_sr04_instance/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.456    
    SLICE_X50Y85         FDCE (Hold_fdce_C_D)         0.125     6.581    hc_sr04_instance/usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.734    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.266ns  (logic 0.191ns (71.816%)  route 0.075ns (28.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.591     6.474    lcd/lcd/nolabel_line526/usec_clk/CLK
    SLICE_X62Y88         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]/Q
                         net (fo=7, routed)           0.075     6.695    lcd/lcd/nolabel_line526/usec_clk/ed1/Q[5]
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.045     6.740 r  lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_i_1__1/O
                         net (fo=1, routed)           0.000     6.740    lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_i_1__1_n_0
    SLICE_X63Y88         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.861     6.989    lcd/lcd/nolabel_line526/usec_clk/ed1/CLK
    SLICE_X63Y88         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.487    
    SLICE_X63Y88         FDCE (Hold_fdce_C_D)         0.099     6.586    lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.740    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.267ns  (logic 0.191ns (71.547%)  route 0.076ns (28.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.591     6.474    lcd/lcd/nolabel_line526/usec_clk/CLK
    SLICE_X62Y88         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDCE (Prop_fdce_C_Q)         0.146     6.620 f  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]/Q
                         net (fo=7, routed)           0.076     6.696    lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.045     6.741 r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.741    lcd/lcd/nolabel_line526/usec_clk/p_0_in__1[3]
    SLICE_X63Y88         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.861     6.989    lcd/lcd/nolabel_line526/usec_clk/CLK
    SLICE_X63Y88         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.487    
    SLICE_X63Y88         FDCE (Hold_fdce_C_D)         0.098     6.585    lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lcd/lcd/usec_clk/cnt_sysclk_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/usec_clk/cnt_sysclk_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.275ns  (logic 0.191ns (69.446%)  route 0.084ns (30.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.592     6.475    lcd/lcd/usec_clk/CLK
    SLICE_X62Y90         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.146     6.621 f  lcd/lcd/usec_clk/cnt_sysclk_reg[5]/Q
                         net (fo=7, routed)           0.084     6.705    lcd/lcd/usec_clk/cnt_sysclk_reg[5]
    SLICE_X63Y90         LUT6 (Prop_lut6_I4_O)        0.045     6.750 r  lcd/lcd/usec_clk/cnt_sysclk[3]_i_1__2/O
                         net (fo=1, routed)           0.000     6.750    lcd/lcd/usec_clk/p_0_in__2[3]
    SLICE_X63Y90         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.862     6.990    lcd/lcd/usec_clk/CLK
    SLICE_X63Y90         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.488    
    SLICE_X63Y90         FDCE (Hold_fdce_C_D)         0.099     6.587    lcd/lcd/usec_clk/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.750    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clk_us/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_us/ed1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.277ns  (logic 0.191ns (68.878%)  route 0.086ns (31.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 6.973 - 5.000 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.579     6.462    clk_us/CLK
    SLICE_X58Y75         FDCE                                         r  clk_us/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.146     6.608 r  clk_us/cnt_sysclk_reg[4]/Q
                         net (fo=6, routed)           0.086     6.695    clk_us/ed1/Q[3]
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.045     6.740 r  clk_us/ed1/ff_cur_i_1__3/O
                         net (fo=1, routed)           0.000     6.740    clk_us/ed1/cp
    SLICE_X59Y75         FDCE                                         r  clk_us/ed1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.845     6.973    clk_us/ed1/CLK
    SLICE_X59Y75         FDCE                                         r  clk_us/ed1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.475    
    SLICE_X59Y75         FDCE (Hold_fdce_C_D)         0.099     6.574    clk_us/ed1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.740    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 lcd/microsec_clk/cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/microsec_clk/cnt_sysclk_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.279ns  (logic 0.191ns (68.436%)  route 0.088ns (31.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.583     6.466    lcd/microsec_clk/CLK
    SLICE_X58Y79         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.146     6.612 f  lcd/microsec_clk/cnt_sysclk_reg[6]/Q
                         net (fo=7, routed)           0.088     6.700    lcd/microsec_clk/cnt_sysclk_reg[6]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.045     6.745 r  lcd/microsec_clk/cnt_sysclk[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.745    lcd/microsec_clk/p_0_in__0[0]
    SLICE_X59Y79         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.850     6.978    lcd/microsec_clk/CLK
    SLICE_X59Y79         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.479    
    SLICE_X59Y79         FDCE (Hold_fdce_C_D)         0.098     6.577    lcd/microsec_clk/cnt_sysclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.745    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 lcd/lcd/nolabel_line526/COMM_GO_P/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/nolabel_line526/COMM_GO_P/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.615%)  route 0.126ns (46.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.590     6.473    lcd/lcd/nolabel_line526/COMM_GO_P/CLK
    SLICE_X61Y88         FDCE                                         r  lcd/lcd/nolabel_line526/COMM_GO_P/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.146     6.619 r  lcd/lcd/nolabel_line526/COMM_GO_P/ff_cur_reg/Q
                         net (fo=2, routed)           0.126     6.746    lcd/lcd/nolabel_line526/COMM_GO_P/p_0_in[1]
    SLICE_X64Y88         FDCE                                         r  lcd/lcd/nolabel_line526/COMM_GO_P/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.861     6.989    lcd/lcd/nolabel_line526/COMM_GO_P/CLK
    SLICE_X64Y88         FDCE                                         r  lcd/lcd/nolabel_line526/COMM_GO_P/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.511    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.063     6.574    lcd/lcd/nolabel_line526/COMM_GO_P/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.746    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 lcd/microsec_clk/cnt_sysclk_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/microsec_clk/ed1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.287ns  (logic 0.191ns (66.511%)  route 0.096ns (33.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.583     6.466    lcd/microsec_clk/CLK
    SLICE_X58Y79         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.146     6.612 r  lcd/microsec_clk/cnt_sysclk_reg[5]/Q
                         net (fo=7, routed)           0.096     6.708    lcd/microsec_clk/ed1/Q[4]
    SLICE_X59Y79         LUT6 (Prop_lut6_I4_O)        0.045     6.753 r  lcd/microsec_clk/ed1/ff_cur_i_1__0/O
                         net (fo=1, routed)           0.000     6.753    lcd/microsec_clk/ed1/p_0_out
    SLICE_X59Y79         FDCE                                         r  lcd/microsec_clk/ed1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.850     6.978    lcd/microsec_clk/ed1/CLK
    SLICE_X59Y79         FDCE                                         r  lcd/microsec_clk/ed1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.479    
    SLICE_X59Y79         FDCE (Hold_fdce_C_D)         0.099     6.578    lcd/microsec_clk/ed1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.578    
                         arrival time                           6.753    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 clk_us/cnt_sysclk_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_us/cnt_sysclk_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.296ns  (logic 0.191ns (64.587%)  route 0.105ns (35.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 6.973 - 5.000 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.579     6.462    clk_us/CLK
    SLICE_X59Y75         FDCE                                         r  clk_us/cnt_sysclk_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDCE (Prop_fdce_C_Q)         0.146     6.608 f  clk_us/cnt_sysclk_reg[5]/Q
                         net (fo=7, routed)           0.105     6.713    clk_us/cnt_sysclk_reg[5]
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.045     6.758 r  clk_us/cnt_sysclk[0]_i_1__3/O
                         net (fo=1, routed)           0.000     6.758    clk_us/p_0_in__3[0]
    SLICE_X58Y75         FDCE                                         r  clk_us/cnt_sysclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=415, routed)         0.845     6.973    clk_us/CLK
    SLICE_X58Y75         FDCE                                         r  clk_us/cnt_sysclk_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.475    
    SLICE_X58Y75         FDCE (Hold_fdce_C_D)         0.099     6.574    clk_us/cnt_sysclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.758    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y77   ERROR_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y77   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y77   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y74   count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y82   ed/ff_cur_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y77   ed/ff_old_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y56   fnd/rc/com_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y56   fnd/rc/com_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88   lcd/lcd/nolabel_line526/sda_tristate_oe_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   lcd/lcd/nolabel_line526/stop_flag_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   lcd/send_buffer_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   lcd/send_buffer_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   fnd/hex_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   fnd/hex_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   fnd/hex_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   fnd/hex_value_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   lcd/lcd/data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   lcd/lcd/data_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   lcd/lcd/nolabel_line526/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   lcd/lcd/nolabel_line526/state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   lcd/lcd/nolabel_line526/state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   lcd/lcd/nolabel_line526/state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   lcd/lcd/nolabel_line526/state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   lcd/lcd/nolabel_line526/state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   lcd/lcd/nolabel_line526/state_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   lcd/lcd/usec_clk/ed1/ff_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[3]/C



