$date
	Sun Sep 25 22:07:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2 $end
$var wire 8 ! d0 [7:0] $end
$upscope $end
$scope module mux2 $end
$var wire 8 " d1 [7:0] $end
$upscope $end
$scope module mux2 $end
$var wire 1 # s $end
$upscope $end
$scope module mux2 $end
$var wire 8 $ y [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10111100 $
0#
b1111000 "
b10111100 !
$end
#2000
b10111 $
1#
b10111 "
b1101111 !
#4000
b10011110 $
0#
b10000 "
b10011110 !
#6001
