# MIPS32
Verilog Implementation of MIPS 32 processor with five pipelined stages
