{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1538248316847 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rev8 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"rev8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538248316927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538248317017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538248317017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538248318181 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1538248318278 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1538248319217 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1538248319417 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "782 782 " "No exact pin location assignment(s) for 782 pins of 782 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1538248321500 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "782 288 " "Design requires 782 user-specified I/O pins -- too many to fit in the 288 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "782 782 0 " "Current design requires 782 user-specified I/O pins -- 782 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1538248346674 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "288 260 28 " "Targeted device has 288 I/O pin locations available for user I/O -- 260 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1538248346674 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1538248346674 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1538248346684 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538248346684 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "40 " "Following 40 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL1\[3\] GND " "Pin dataOutL1\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL1[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 400 578 176 "dataOutL1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 556 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL1\[2\] VCC " "Pin dataOutL1\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL1[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 400 578 176 "dataOutL1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 557 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL1\[1\] GND " "Pin dataOutL1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL1[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 400 578 176 "dataOutL1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 558 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL1\[0\] VCC " "Pin dataOutL1\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL1[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 400 578 176 "dataOutL1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 559 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL10\[3\] GND " "Pin dataOutL10\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL10[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2712 2894 624 "dataOutL10" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 593 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL10\[2\] VCC " "Pin dataOutL10\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL10[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2712 2894 624 "dataOutL10" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 594 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL10\[1\] GND " "Pin dataOutL10\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL10[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2712 2894 624 "dataOutL10" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 595 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL10\[0\] VCC " "Pin dataOutL10\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL10[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2712 2894 624 "dataOutL10" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 596 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL2\[3\] GND " "Pin dataOutL2\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL2[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 968 1146 176 "dataOutL2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 630 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL2\[2\] VCC " "Pin dataOutL2\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL2[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 968 1146 176 "dataOutL2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 631 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL2\[1\] GND " "Pin dataOutL2\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL2[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 968 1146 176 "dataOutL2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 632 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL2\[0\] VCC " "Pin dataOutL2\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL2[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 968 1146 176 "dataOutL2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[3\] GND " "Pin dataOutL3\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 1544 1720 176 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 667 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[2\] VCC " "Pin dataOutL3\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 1544 1720 176 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 668 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[1\] GND " "Pin dataOutL3\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 1544 1720 176 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 669 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[0\] VCC " "Pin dataOutL3\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 1544 1720 176 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 670 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL4\[3\] GND " "Pin dataOutL4\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL4[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2128 2304 176 "dataOutL4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL4\[2\] VCC " "Pin dataOutL4\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL4[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2128 2304 176 "dataOutL4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 705 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL4\[1\] GND " "Pin dataOutL4\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL4[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2128 2304 176 "dataOutL4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 706 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL4\[0\] VCC " "Pin dataOutL4\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL4[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2128 2304 176 "dataOutL4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL5\[3\] GND " "Pin dataOutL5\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL5[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2712 2888 176 "dataOutL5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 741 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL5\[2\] VCC " "Pin dataOutL5\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL5[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2712 2888 176 "dataOutL5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 742 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL5\[1\] GND " "Pin dataOutL5\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL5[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2712 2888 176 "dataOutL5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 743 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL5\[0\] VCC " "Pin dataOutL5\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL5[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 160 2712 2888 176 "dataOutL5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 744 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL6\[3\] GND " "Pin dataOutL6\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL6[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 400 578 624 "dataOutL6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 778 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL6\[2\] VCC " "Pin dataOutL6\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL6[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 400 578 624 "dataOutL6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 779 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL6\[1\] GND " "Pin dataOutL6\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL6[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 400 578 624 "dataOutL6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 780 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL6\[0\] VCC " "Pin dataOutL6\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL6[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 400 578 624 "dataOutL6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 781 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL7\[3\] GND " "Pin dataOutL7\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL7[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 968 1146 624 "dataOutL7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 815 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL7\[2\] VCC " "Pin dataOutL7\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL7[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 968 1146 624 "dataOutL7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 816 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL7\[1\] GND " "Pin dataOutL7\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL7[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 968 1146 624 "dataOutL7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 817 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL7\[0\] VCC " "Pin dataOutL7\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL7[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 968 1146 624 "dataOutL7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 818 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL8\[3\] GND " "Pin dataOutL8\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL8[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 1544 1720 624 "dataOutL8" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 852 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL8\[2\] VCC " "Pin dataOutL8\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL8[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 1544 1720 624 "dataOutL8" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 853 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL8\[1\] GND " "Pin dataOutL8\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL8[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 1544 1720 624 "dataOutL8" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 854 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL8\[0\] VCC " "Pin dataOutL8\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL8[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 1544 1720 624 "dataOutL8" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 855 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL9\[3\] GND " "Pin dataOutL9\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL9[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2120 2296 624 "dataOutL9" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 889 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL9\[2\] VCC " "Pin dataOutL9\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL9[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2120 2296 624 "dataOutL9" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 890 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL9\[1\] GND " "Pin dataOutL9\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL9[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2120 2296 624 "dataOutL9" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 891 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL9\[0\] VCC " "Pin dataOutL9\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL9[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_10/4sw_1.bdf" { { 608 2120 2296 624 "dataOutL9" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_10/" { { 0 { 0 ""} 0 892 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1538248352503 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1538248352503 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1538248352513 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5459 " "Peak virtual memory: 5459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538248353763 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 29 22:12:33 2018 " "Processing ended: Sat Sep 29 22:12:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538248353763 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538248353763 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538248353763 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538248353763 ""}
