
*** Running vivado
    with args -log design_1_text_display_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_text_display_master_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_text_display_master_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/sidsu/VHDL/ECE4401/ip_repo/AXI_VGA_SLAVE_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/sidsu/VHDL/ECE4401/ip_repo/text_display_master_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sidsu/VHDL/ECE4401/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_text_display_master_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.094 ; gain = 101.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_text_display_master_0_0' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_text_display_master_0_0/synth/design_1_text_display_master_0_0.vhd:83]
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_PS2_SLAVE_BASE_ADDR bound to: 32'b10000000000000000000000000000000 
	Parameter C_M00_VGA_SLAVE_BASE_ADDR bound to: 32'b11000000000000000000000000000000 
	Parameter C_M00_SW_SLAVE_BASE_ADDR bound to: 32'b01000000000000000000000000000000 
INFO: [Synth 8-3491] module 'text_display_master_v1_0' declared at 'c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0.vhd:5' bound to instance 'U0' of component 'text_display_master_v1_0' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_text_display_master_0_0/synth/design_1_text_display_master_0_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'text_display_master_v1_0' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0.vhd:52]
	Parameter C_M00_SW_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_PS2_SLAVE_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter C_M00_VGA_SLAVE_BASE_ADDR bound to: -1073741824 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_SW_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_PS2_SLAVE_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter C_M_VGA_SLAVE_BASE_ADDR bound to: -1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'text_display_master_v1_0_M00_AXI' declared at 'c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0_M00_AXI.vhd:6' bound to instance 'text_display_master_v1_0_M00_AXI_inst' of component 'text_display_master_v1_0_M00_AXI' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'text_display_master_v1_0_M00_AXI' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0_M00_AXI.vhd:88]
	Parameter C_M_SW_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_PS2_SLAVE_BASE_ADDR bound to: -2147483648 - type: integer 
	Parameter C_M_VGA_SLAVE_BASE_ADDR bound to: -1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0_M00_AXI.vhd:484]
INFO: [Synth 8-3491] module 'irq_delay' declared at 'c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/irq_delay.vhd:6' bound to instance 'irq_delay_inst' of component 'irq_delay' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0_M00_AXI.vhd:725]
INFO: [Synth 8-638] synthesizing module 'irq_delay' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/irq_delay.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'irq_delay' (1#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/irq_delay.vhd:14]
INFO: [Synth 8-3491] module 'scancode2ascii' declared at 'c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/scancode2ascii.vhd:30' bound to instance 'scancode2ascii_inst' of component 'scancode2ascii' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0_M00_AXI.vhd:730]
INFO: [Synth 8-638] synthesizing module 'scancode2ascii' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/scancode2ascii.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'scancode2ascii' (2#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/scancode2ascii.vhd:37]
INFO: [Synth 8-3491] module 'char8x12_lookup_table' declared at 'c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/char8x12_lookup_table.vhd:30' bound to instance 'char8x12_inst' of component 'char8x12_lookup_table' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0_M00_AXI.vhd:733]
INFO: [Synth 8-638] synthesizing module 'char8x12_lookup_table' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/char8x12_lookup_table.vhd:38]
	Parameter INIT bound to: 12'b000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000111111010000001100110011011110110000001100000011010010110000001011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000100000011100001111100111111101111111011111110111011100110110000000000000000000000000000000000000000000000000000000000000000001111110111111111110011111000011111111111111111111011011111111110111111000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000001110000001000001101100111011100110110000010000001110000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000001110000111110011111110011111000011100000010000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000110000011110000111100000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000010000011011001111111011111110011111000111110000111000000100000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000011000001111000110011001100110001111000001100000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110011111000011110000111110011111111111111111111111111111111111 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000001111000110011001100110011001100011110011011000111100001110000011110000000000000000000000000000000000000000000111111111111111111111111111001111100001110011001100110011100001111100111111111111111111111111111 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000111000011111000111100001100000011000000110000111100001011000011110000000000000000000000000000000000000000000000000000000000000011000000110000111111000011000001111000110011001100110011001100011110000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000001100011011011011111100011110001100110011001100011110001111110110110110001100000000000000000000000000000000000000000000011000001111000011100000110011001101111011011100110110001101100011111000110110001111100 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000100000001110000011111000111111001111111011111100111110001110000010000000000000000000000000000000000000000000000000000000000000000000001000001110000111100111111011111110011111100001111000001110000000100000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000110011001100110000000000110011001100110011001100110011001100110011001100000000000000000000000000000000000000000000000000000000000011000001111000111111000011000000110000001100001111110001111000001100000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000111110011000110110001100110000001111100111101101101111001111100000011001100011011000110011111000000000000000000000000000000000000000000000000011011000110110001101100011011000110111101101101111011011110110111111111000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000111111000011000001111000111111000011000000110000111111000111100000110000000000000000000000000000000000000000000000000000000000001111111011111110111111100000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000001100000111100011111100001100000011000000110000001100000011000000110000000000000000000000000000000000000000000000000000000000000011000000110000001100000011000000110000001100001111110001111000001100000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000011000000111001111111000011100000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001110000111111110111000000110000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000001001000110011011111111011001100010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000011000000110000001100000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000001000000111000001110000111110001111100011111001111111011111110000000000000000000000000000000000000000000000000000000000000000011111110111111100111110001111100001110000011100000111000000100000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000001100000011000000000000001100000011000001111000011110000111100000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000011011000110110011111110011011000110110011111110011011000110110001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000011011000110110001101100 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000110001101100110000011000001100000110000011001100100011000000000000000000000000000000000000000000000000000000000000110000001100000111110011000110110000000111100000111100000001101100011001111100001100000011000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000110000001100000011000000000000000000000000000000000000000000000000000001101110001100110111001101101111011011100001110000011100001101100001110000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000110000011000001100000011000000110000001100000011000000011000000011000000000000000000000000000000000000000000000000000000000000110000000110000000110000001100000011000000110000001100000110000011000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000110000001100001111110000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000011100011111110001110000110110000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000110000001100000011000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000100000011000001100000110000011000001100000110000001000000000000000000000000000000000000000000000000000000000000000000000000011000000110000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000111111000011000000110000001100000011000000110000001100000011110000110000000000000000000000000000000000000000000000000000000000000111110011000110110001101100111011011110111101101110011011000110011111000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011011000000110000000111100011000000110000001100011001111100000000000000000000000000000000000000000000000000000000001111111011000110000011000001100000110000011000001100011011000110011111000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011011000000110000000111111000000110000001100000011011111110000000000000000000000000000000000000000000000000000000000110000001100000011000001111111001100110011011000111100001110000011000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000110000001100000011000000110000001100000110000011000001100011011111110000000000000000000000000000000000000000000000000000000000111110011000110110001101100011001111110000001100000011011000110011111000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011011000000110000001111110011000110110001101100011001111100000000000000000000000000000000000000000000000000000000000111110011000110110001101100011001111100110001101100011011000110011111000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000110000011000000110000001100000000000000000000001100000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000011000000000000000000000011000000110000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000111111100000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000110000000110000000110000000110000011000001100000110000011000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000001100000011000000000000001100000011000001100000110001101100011001111100000000000000000000000000000000000000000000000000000000000000110000011000001100000110000011000000011000000011000000011000000011000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000110001101100011011000110111111101100011011000110110001100110110000111000000000000000000000000000000000000000000000000000000000001111110000000110011101101111011011110110111101101100011011000110011111000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000011110001100110000000110000001100000011000000110000001101100110001111000000000000000000000000000000000000000000000000000000000000111111011001100110011001100110001111100110011001100110011001100011111100000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000111111101100110000001100000011000111110000001100000011001100110011111110000000000000000000000000000000000000000000000000000000000011111001101100110011001100110011001100110011001100110001101100001111100000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011011000110111001100000011000000110110001101100011001111100000000000000000000000000000000000000000000000000000000000001111000001100000011000000110001111100000011000000110011001100111111100000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000011110000011000000110000001100000011000000110000001100000011000001111000000000000000000000000000000000000000000000000000000000001100011011000110110001101100011011111110110001101100011011000110110001100000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000110001101100011001100110001101100001111000011110001101100110011011000110000000000000000000000000000000000000000000000000000000000001110000110110001101100011000000110000001100000011000000110000011110000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000110001101100011011010110110101101101011011111110111011101100011011000110000000000000000000000000000000000000000000000000000000001111111011001100100011000000110000001100000011000000110000001100000111100000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011001111100000000000000000000000000000000000000000000000000000000001100011011100110111001101111011011011110110011101100111011000110110001100000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000011000000011111001101011011000110110001101100011011000110110001101100011001111100000000000000000000000000000000000000000000000000000000000001111000001100000011000000110001111100110011001100110011001100011111100000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011011000000011000000011100000001100000001101100011001111100000000000000000000000000000000000000000000000000000000001100111011001100011011000011110001111100110011001100110011001100011111100000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011011000110000000000000000000000000000000000000000000000000000000000111100000110000001100000011000000110000001100000011000010110100111111000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000110001101100011011101110111111101101011011010110110101101100011011000110000000000000000000000000000000000000000000000000000000000001000000111000011011001100011011000110110001101100011011000110110001100000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000011110000011000000110000001100000111100011001100110011001100110011001100000000000000000000000000000000000000000000000000000000001100011011000110011011000011100000111000001110000110110011000110110001100000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000011111000000110000001100000011000000110000001100000011000000110001111100000000000000000000000000000000000000000000000000000000001111111011000110100001100000110000011000001100000110001011000110111111100000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000011111000110000001100000011000000110000001100000011000000110000001111100000000000000000000000000000000000000000000000000000000001000000011000000011000000011000000011000000011000000011000000010000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100011001101100001110000001000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000110111000111011001100110011111000110000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000110000001100000011000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011000000110000001101100011001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000111111011001100110011001100110011001100011111000000110000001100000011100000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011000000110111111101100011001111100000000000000000000000000000000000000000000000000000000000000000000000000000000001111110001100110011001100110011001100110011111000110000001100000011100000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000111110011000110110000001111110011000110110001101110011011011100000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000011000000110000001100001111110000110000001100011011000011100000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000011110000011000000110000001100000011000000111000000000000011000000110000000000000000000000000000000000000000000000000000000000001100111011001100110011001100110011011100011011000000110000001100000011100000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000110011101100110001101100001111000110110011001100000011000000110000001110000000000000000000000000000000000000000000111100011001100110011001100000011000000110000001100000011100000000000001100000011000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000110001101100011011010110110101101111111001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000110000001100000011000000110000001100000011000000110000001110000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011011000110110001101100011001111100000000000000000000000000000000000000000000000000000000000000000000000000000000001100110011001100110011001100110011001100011101100000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000001111000001100000011000000111110001100110011001100110011011011100000000000000000000000000000000000000000000000000000000000000000000011110000011000000110001111100110011001100110011001100011101100000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011001110000000111001100011001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000001100000011000000110011001100011101100000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000110111000110011001100110011001100110011001100110000000000000000000000000000000000000000000000000000000000000000000000000000000000111000011011000000110000001100000011000011111100001100000011000000110000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000011011001111111011010110110101101100011011000110000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111000011011001100011011000110110001100000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000111110011000110110000001101110011100110110001101100011011000110000000000000000000000000000000000000000000000000000000000000000000000000000000001100011001101100001110000011100001101100110001100000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000111000000011000000110000001100000001110000110000001100000011000011100000000000000000000000000000000000000000000000000000000000001111111010001100000110000011000001100010111111100000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000111000011000000110000001100001110000000110000001100000011000000011100000000000000000000000000000000000000000000000000000000000011000000110000001100000011000000000000001100000011000000110000001100000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000001111111001101100011011000011100000111000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110110110111000000000 
	Parameter SRVAL bound to: 12'b000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'bram1' to cell 'RAMB16_S9' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/char8x12_lookup_table.vhd:45]
	Parameter INIT bound to: 12'b000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000110111001110011011000110110001101100011011000110000000001100011011000110000000000000000000000000000000000000000000111000011001100011000001111000110011001100011000000110000001100000011011001100011110000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000110111000111011001100110011111000110000000111100000000000110011000111100000110000000000000000000000000000000000000000000000000000111110011000110000001101111111011000110011111000000000000011000001100000110000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000110111000111011001100110011111000110000000111100000000000011000000011000000011000000000000000000000000000000000000000000000000001101110001110110011001100111110001100000001111000000000001100110011001100000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000011100001101100001100000111110011000110000001100000011011000110011111000000000000000000000000000000000000000000000000000000000000000000000000001101110001110110011001100111110001100000001111000000000000111000011011000011100 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011000000110111111101100011001111100000000000110011001100110000000000000000000000000000000000000000000000000000000000111110011000110000001101111111011000110011111000000000001100110001111000001100 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000011110000011000000110000001100000011000000111000000000001100110011001100000000000000000000000000000000000000000000000000000000000111110011000110000001101111111011000110011111000000000001100000001100000001100 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000011110000011000000110000001100000011000000111000000000000011000000011000000011000000000000000000000000000000000000000000000000000111100000110000001100000011000000110000001110000000000011001100011110000011000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000011000110110001101111111011000110110001100110110000111000000000000011100001101100001110000000000000000000000000000000000000000000000000001100011011000110110001101111111011000110011011000011100000000000110001101100011 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000110111011111011000110111111111011011000110110110110011000000000000000000000000000000000000000000000000000000000000000000111111100000110000001100011111000000110000001100111111100000000000011000001100000110000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011011000110110001101100011001111100000000000110011000111100000110000000000000000000000000000000000000000000000000001111011000110110001101100011011011111110001101100011011000110110001101101111110 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011011000110110001101100011001111100000000000110000000110000000110000000000000000000000000000000000000000000000000000111110011000110110001101100011011000110011111000000000011000110110001100000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000110111001110011011000110110001101100011011000110000000000011000000011000000011000000000000000000000000000000000000000000000000001101110011100110110001101100011011000110110001100000000001100110001111000001100 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110011111000000000011000110110001100000000000000000000000000000000001111100110001101100000011011100111001101100011011000110110001100000000011000110110001100000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000001100000011000001111000110011000000110000001100110011000111100000110000001100000000000000000000000000000000000000000000000000000111110011000110110001101100011011000110110001101100011000000000110001101100011 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000001100000011000001111000001100001111110000110000011110001100110011001100000000000000000000000000000000000000000000000000000000000110110011011110110011000000110000011110000011000000110001101100001110000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000001110000110110001100000011000000110000001100001111110000110000001100000011000110110000111000000000000000000000000000000000000000000000000000001100011001100110011001100110011011110110011001100000011001111110110001100111111 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000011110000011000000110000001100000011000000111000000000000001100000110000011000000000000000000000000000000000000000000000000000001101110001110110011001100111110001100000001111000000000000011000001100000110000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000110111000111011001100110011001100110011001100110000000000000110000011000001100000000000000000000000000000000000000000000000000000111110011000110110001101100011011000110011111000000000000011000001100000110000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000110001101110011011110110110111101100111011000110110001100000000001110110110111000000000000000000000000000000000000000000000000001100111011001100110011001100110011001100011110100000000001110110110111000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000001110000110110001101100001110000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000001111100001101100011011000111100 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000110000001100000011001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110011000110110001100000110000011000000110000000000000011000000110000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000001111100000110000011000001101100001110110000011000001100000110000011011001100110010001100000011000000000000000000000000000000000000000000000000000000000011000000110000001100000011111100000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000001100000111100001111000011110000011000000110000000000000011000000110000000000000000000000000000000000000000000011000000110000001111110011011000111101101110110011011000001100000110110011001100100011000000110 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000110110011011001101100001101100001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000110110000110110011011001101100000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000001010101101010100101010110101010010101011010101001010101101010100101010110101010010101011010101000000000000000000000000000000000001000101000100000100010100010000010001010001000001000101000100000100010100010000010001010001000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000000000000000000000000000000000111011101011101111101110101110111110111010111011111011101011101111101110101110111110111010111011 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110000001111100011000000111110001100000011000000110000001100000000000000000000000000000000000000110000001100000011000000110000001100000011111000110000001100000011000000110000001100000011000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000001101100011011000110110001101100011011000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000011011000110110001101100011011000110110001101111011011000110110001101100011011000110110001101100 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000001101100011011000110110001101100011011000110111101100000011011110110110001101100011011000110110000000000000000000000000000000000000110000001100000011000000110000001100000011111000110000001111100000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000001101100011011000110110001101100011011000110111101100000011111110000000000000000000000000000000000000000000000000000000000000000011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000111111101101100011011000110110001101100011011000110110000000000000000000000000000000000000000000000000000000000000000000000000001111111011000000110111101101100011011000110110001101100 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000110000001111100011000000110000001100000011000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000001111111100011000000110000001100000011000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000011111000000110000001100000011000000110000001100000011000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110001111100000011000000110000001100000011000000110000001100000000000000000000000000000000000000110000001100000011000000110000001100011111111000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110001111111100011000000110000001100000011000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000001101100011011000110110001101100011011001110110001101100011011000110110001101100011011000110110000000000000000000000000000000000000110000001100000011000000110000001100011111000000110001111100000011000000110000001100000011000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000001101100011011000110110001101100011011001110110000001100111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000011001110110001101100011011000110110001101100 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000001101100011011000110110001101100011011001110111100000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001110111101101100011011000110110001101100 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000001111111100000000111111110000000000000000000000000000000000000000000000000000000000000000011011000110110001101100011011000110110011101100000011001110110001101100011011000110110001101100 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000001111111100000000111111110001100000011000000110000001100000000000000000000000000000000000011011000110110001101100011011000110110011101111000000001110111101101100011011000110110001101100 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110001111111100000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111011011000110110001101100011011000110110001101100 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000001111110001101100011011000110110001101100011011000110110000000000000000000000000000000000011011000110110001101100011011000110110011111111000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110001111100000011000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000110001111100000011000000110000001100000011000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000001101100011011000110110001101100011011001111111101101100011011000110110001101100011011000110110000000000000000000000000000000000011011000110110001101100011011000110110011111100000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000001111100011000000110000001100000011000000110000001100000000000000000000000000000000000000110000001100000011000000110000001100011111111000110001111111100011000000110000001100000011000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000110000001100000011000000110000001100011111000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100000000000000000000000000000000111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111100000000000000000000000000000000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000011000000110011101101100111011000110011111100011011001100110001111000000000000000000000000000000000000000000000000000000000000000000000000001101110001110110001101100011011000110110011101101101110000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000011011000110110001101100011011000110110011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000001100000011000000110000001100000011001000110011001100111111100000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000001111000110011001100110011001100011011011111100000000000000000000000000000000000000000000000000000000000000000000000000000000001111111011000110100011000001100000110000000110001000110011000110111111100000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000001100000011000000110000001100000111011011011100000000000000000000000000000000000000000000000000000000000000000000000000000000100000011000001100011111001100110011001100110011001100110000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000001110000110110011000110110001101111111011000110110001100110110000111000000000000000000000000000000000000000000000000000000000001111111000111000011011001100011011000110110001100110110000111000111111100000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000001111000110011011000110110001101100110001111000000110000000110011111000000000000000000000000000000000000000000000000000000000001110111001101100011011000110110011000110110001101100011001101100001110000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000001100000110001111100110011101101111011110110011111000110000011000000000000000000000000000000000000000000000000000000000000000000000000000000111111011011011110110110111111000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000110001101100011011000110110001101100011011000110110001101100011001111100000000000000000000000000000000000000000000000000000000000111000000011000000011000000110001111100000011000000110000011000011100000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000111111000000000000110000001100001111110000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000001111111000000000111111100000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000111111000000000001100000001100000001100000001100000110000011000001100000000000000000000000000000000000000000000000000000000000001111110000000000000110000011000001100000110000000110000000110000000110000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000011000001111000011010000110000001100000011000000110000001100000011000000110000001100000000000000000000000000000000000000110000001100000011000000110000001100000011000000110000101100001111000001100000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000111011011011100000000000111011011011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000001100000000000011111100000000000011000000110000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000001100000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000110011001100110001111000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000110000001110000011110000110110001100000011000000110000001100011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000011000001100000110110000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000110110001101100011011000011011 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100111111001111110011111100111111001111110000000000000000000000000 
	Parameter SRVAL bound to: 12'b000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'bram2' to cell 'RAMB16_S9' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/char8x12_lookup_table.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'char8x12_lookup_table' (3#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/char8x12_lookup_table.vhd:38]
INFO: [Synth 8-3491] module 'pixelcode_to_pixelword' declared at 'c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/pixelcode_to_pixelword.vhd:34' bound to instance 'pixelcode_to_pixelword_inst' of component 'pixelcode_to_pixelword' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0_M00_AXI.vhd:736]
INFO: [Synth 8-638] synthesizing module 'pixelcode_to_pixelword' [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/pixelcode_to_pixelword.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'pixelcode_to_pixelword' (4#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/src/pixelcode_to_pixelword.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'text_display_master_v1_0_M00_AXI' (5#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0_M00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'text_display_master_v1_0' (6#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_text_display_master_0_0' (7#1) [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ip/design_1_text_display_master_0_0/synth/design_1_text_display_master_0_0.vhd:83]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[31]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[30]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[29]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[28]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[27]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[26]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[25]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[24]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[23]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[22]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[21]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[20]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[19]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[18]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[17]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RDATA[16]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design text_display_master_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 468.449 ; gain = 158.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 468.449 ; gain = 158.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 468.449 ; gain = 158.320
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAMB16_S9 => RAMB18E1: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.570 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 784.930 ; gain = 3.359
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 784.930 ; gain = 474.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 784.930 ; gain = 474.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 784.930 ; gain = 474.801
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'SW_data_reg' and it is trimmed from '16' to '4' bits. [c:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.srcs/sources_1/bd/design_1/ipshared/6118/hdl/text_display_master_v1_0_M00_AXI.vhd:199]
INFO: [Synth 8-5545] ROM "current_address1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "M_AXI_ARADDR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SW_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scancode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "col_pointer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pixel_address_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "current_address1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "M_AXI_ARADDR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SW_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scancode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "col_pointer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pixel_address_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 784.930 ; gain = 474.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	 113 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module irq_delay 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module scancode2ascii 
Detailed RTL Component Info : 
+---Muxes : 
	 113 Input      7 Bit        Muxes := 1     
Module char8x12_lookup_table 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pixelcode_to_pixelword 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module text_display_master_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/text_display_master_v1_0_M00_AXI_inst/col_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "U0/text_display_master_v1_0_M00_AXI_inst/M_AXI_ARADDR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "U0/text_display_master_v1_0_M00_AXI_inst/pixel_address_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/text_display_master_v1_0_M00_AXI_inst/row_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/text_display_master_v1_0_M00_AXI_inst/current_address1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP U0/text_display_master_v1_0_M00_AXI_inst/current_address5, operation Mode is: (A:0x3c0)*B2.
DSP Report: register B is absorbed into DSP U0/text_display_master_v1_0_M00_AXI_inst/current_address5.
DSP Report: operator U0/text_display_master_v1_0_M00_AXI_inst/current_address5 is absorbed into DSP U0/text_display_master_v1_0_M00_AXI_inst/current_address5.
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_araddr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_text_display_master_0_0 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_bresp[1]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[31]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[30]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[29]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[28]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[27]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[26]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[25]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[24]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[23]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[22]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[21]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[20]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[19]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[18]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[17]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[16]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[15]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[14]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[13]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[12]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[11]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[10]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[9]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rdata[8]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rresp[1]
WARNING: [Synth 8-3331] design design_1_text_display_master_0_0 has unconnected port m00_axi_rresp[0]
INFO: [Synth 8-3886] merging instance 'U0/text_display_master_v1_0_M00_AXI_inst/line_num_reg[2]' (FDRE) to 'B[2]'
INFO: [Synth 8-3886] merging instance 'U0/text_display_master_v1_0_M00_AXI_inst/line_num_reg[3]' (FDRE) to 'B[3]'
INFO: [Synth 8-3886] merging instance 'U0/text_display_master_v1_0_M00_AXI_inst/line_num_reg[0]' (FDRE) to 'B[0]'
INFO: [Synth 8-3886] merging instance 'U0/text_display_master_v1_0_M00_AXI_inst/line_num_reg[1]' (FDRE) to 'B[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 784.930 ; gain = 474.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------------+-------------------------------------------------------------------+---------------+----------------+
|Module Name                      | RTL Object                                                        | Depth x Width | Implemented As | 
+---------------------------------+-------------------------------------------------------------------+---------------+----------------+
|design_1_text_display_master_0_0 | U0/text_display_master_v1_0_M00_AXI_inst/scancode2ascii_inst/data | 512x7         | LUT            | 
+---------------------------------+-------------------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+---------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_text_display_master_0_0 | (A:0x3c0)*B2 | 7      | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 846.641 ; gain = 536.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 847.086 ; gain = 536.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 870.461 ; gain = 560.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 870.461 ; gain = 560.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 870.461 ; gain = 560.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 870.461 ; gain = 560.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 870.461 ; gain = 560.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 870.461 ; gain = 560.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 870.461 ; gain = 560.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                      | RTL Name                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_text_display_master_0_0 | U0/text_display_master_v1_0_M00_AXI_inst/irq_delay_inst/delay_reg[12] | 13     | 1     | NO           | YES                | YES               | 1      | 0       | 
+---------------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    64|
|2     |DSP48E1   |     1|
|3     |LUT1      |    39|
|4     |LUT2      |    76|
|5     |LUT3      |   110|
|6     |LUT4      |    91|
|7     |LUT5      |    62|
|8     |LUT6      |   180|
|9     |MUXF7     |     7|
|10    |RAMB16_S9 |     1|
|11    |SRL16E    |     1|
|12    |FDRE      |    87|
|13    |FDSE      |    10|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 |   729|
|2     |  U0                                      |text_display_master_v1_0         |   721|
|3     |    text_display_master_v1_0_M00_AXI_inst |text_display_master_v1_0_M00_AXI |   721|
|4     |      char8x12_inst                       |char8x12_lookup_table            |     2|
|5     |      irq_delay_inst                      |irq_delay                        |     6|
|6     |      pixelcode_to_pixelword_inst         |pixelcode_to_pixelword           |    32|
|7     |      scancode2ascii_inst                 |scancode2ascii                   |    42|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 870.461 ; gain = 560.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 870.461 ; gain = 243.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 870.461 ; gain = 560.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB16_S9 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 870.461 ; gain = 571.805
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/design_1_text_display_master_0_0_synth_1/design_1_text_display_master_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_text_display_master_0_0, cache-ID = e61a4a22721d941b
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.runs/design_1_text_display_master_0_0_synth_1/design_1_text_display_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_text_display_master_0_0_utilization_synth.rpt -pb design_1_text_display_master_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 22:41:06 2019...
