# Reading E:/EYantra2k20/modelsim_ase/tcl/vsim/pref.tcl
# do TWS_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/EYantra2k20/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/TWS {E:/TWS/TWS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:20 on Oct 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/TWS" E:/TWS/TWS.v 
# -- Compiling module TWS
# 
# Top level modules:
# 	TWS
# End time: 16:35:20 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/TWS {E:/TWS/TWS_TEST_BENCH.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:20 on Oct 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/TWS" E:/TWS/TWS_TEST_BENCH.v 
# -- Compiling module TWS_TEST_BENCH
# 
# Top level modules:
# 	TWS_TEST_BENCH
# End time: 16:35:20 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TWS_TEST_BENCH
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TWS_TEST_BENCH 
# Start time: 16:35:20 on Oct 11,2020
# Loading work.TWS_TEST_BENCH
# Loading work.TWS
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 17:04:18 on Oct 11,2020, Elapsed time: 0:28:58
# Errors: 0, Warnings: 0
