$date
	Sun Jun 30 17:36:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pipe1_test $end
$var wire 10 ! F [9:0] $end
$var parameter 32 " N $end
$var reg 10 # A [9:0] $end
$var reg 10 $ B [9:0] $end
$var reg 10 % C [9:0] $end
$var reg 10 & D [9:0] $end
$var reg 1 ' clk $end
$scope module PIPE_TB $end
$var wire 10 ( A [9:0] $end
$var wire 10 ) B [9:0] $end
$var wire 10 * C [9:0] $end
$var wire 10 + D [9:0] $end
$var wire 10 , F [9:0] $end
$var wire 1 ' clk $end
$var parameter 32 - N $end
$var reg 10 . L12_D [9:0] $end
$var reg 10 / L12_x1 [9:0] $end
$var reg 10 0 L12_x2 [9:0] $end
$var reg 10 1 L23_D [9:0] $end
$var reg 10 2 L23_x3 [9:0] $end
$var reg 10 3 L34_f [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 -
b1010 "
$end
#0
$dumpvars
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx ,
bx +
bx *
bx )
bx (
0'
bx &
bx %
bx $
bx #
bx !
$end
#5
b11 &
b11 +
b110 %
b110 *
b1100 $
b1100 )
b1010 #
b1010 (
#10
b11 .
1'
#14
b11 0
b10110 /
#20
0'
#25
b101 %
b101 *
b1010 $
b1010 )
#30
b11 1
1'
#34
b11001 2
b10 0
b10100 /
#40
0'
#45
b100 &
b100 +
b1 %
b1 *
b1011 $
b1011 )
b10100 #
b10100 (
#50
b100 .
1'
#54
b10110 2
b1111111101 0
b11111 /
#56
b1001011 !
b1001011 ,
b1001011 3
#60
0'
#70
b100 1
1'
#74
b11100 2
#76
b1000010 !
b1000010 ,
b1000010 3
#80
0'
#90
1'
#96
b1110000 !
b1110000 ,
b1110000 3
#100
0'
#110
1'
#120
0'
#130
1'
#140
0'
#150
1'
#160
0'
#170
1'
#180
0'
#190
1'
#200
0'
#210
1'
#220
0'
#230
1'
#240
0'
#250
1'
#260
0'
#270
1'
#280
0'
#290
1'
#300
0'
