Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jul  5 09:06:02 2023
| Host         : xjh-main-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       101         
DPIR-1     Warning           Asynchronous driver check         11          
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (230)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ds18b20_dri_inst/clk_1us_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (230)
--------------------------------------------------
 There are 230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.024        0.000                      0                 1151        0.061        0.000                      0                 1151        4.500        0.000                       0                  1104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.024        0.000                      0                 1151        0.061        0.000                      0                 1151        4.500        0.000                       0                  1104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.070ns (28.979%)  route 2.622ns (71.021%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.615     5.217    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y116        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.419     5.636 f  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.279     6.916    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X39Y117        LUT3 (Prop_lut3_I0_O)        0.325     7.241 f  uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_3/O
                         net (fo=1, routed)           0.869     8.109    uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_3_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.326     8.435 r  uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.474     8.910    uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_1_n_0
    SLICE_X37Y118        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.493    14.915    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y118        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_cnt_reg[0]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X37Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.934    uart_send_b8_inst/uart_send_inst/tx_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.070ns (28.979%)  route 2.622ns (71.021%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.615     5.217    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y116        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.419     5.636 f  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.279     6.916    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X39Y117        LUT3 (Prop_lut3_I0_O)        0.325     7.241 f  uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_3/O
                         net (fo=1, routed)           0.869     8.109    uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_3_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.326     8.435 r  uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.474     8.910    uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_1_n_0
    SLICE_X37Y118        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.493    14.915    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y118        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_cnt_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X37Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.934    uart_send_b8_inst/uart_send_inst/tx_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.070ns (28.979%)  route 2.622ns (71.021%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.615     5.217    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y116        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.419     5.636 f  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.279     6.916    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X39Y117        LUT3 (Prop_lut3_I0_O)        0.325     7.241 f  uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_3/O
                         net (fo=1, routed)           0.869     8.109    uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_3_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.326     8.435 r  uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.474     8.910    uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_1_n_0
    SLICE_X37Y118        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.493    14.915    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y118        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_cnt_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X37Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.934    uart_send_b8_inst/uart_send_inst/tx_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.070ns (28.979%)  route 2.622ns (71.021%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.615     5.217    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y116        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.419     5.636 f  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.279     6.916    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X39Y117        LUT3 (Prop_lut3_I0_O)        0.325     7.241 f  uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_3/O
                         net (fo=1, routed)           0.869     8.109    uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_3_n_0
    SLICE_X37Y117        LUT6 (Prop_lut6_I0_O)        0.326     8.435 r  uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.474     8.910    uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_1_n_0
    SLICE_X37Y118        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.493    14.915    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y118        FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_cnt_reg[3]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X37Y118        FDCE (Setup_fdce_C_CE)      -0.205    14.934    uart_send_b8_inst/uart_send_inst/tx_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.244ns (33.236%)  route 2.499ns (66.764%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.614     5.216    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y117        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDCE (Prop_fdce_C_Q)         0.518     5.734 f  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[0]/Q
                         net (fo=8, routed)           0.632     6.367    uart_send_b8_inst/uart_send_inst/clk_cnt[0]
    SLICE_X38Y116        LUT2 (Prop_lut2_I0_O)        0.150     6.517 r  uart_send_b8_inst/uart_send_inst/clk_cnt[5]_i_2/O
                         net (fo=4, routed)           0.649     7.166    uart_send_b8_inst/uart_send_inst/clk_cnt[5]_i_2_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I5_O)        0.328     7.494 f  uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_4/O
                         net (fo=1, routed)           0.431     7.925    uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_4_n_0
    SLICE_X36Y117        LUT5 (Prop_lut5_I2_O)        0.124     8.049 r  uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_2/O
                         net (fo=10, routed)          0.786     8.835    uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_2_n_0
    SLICE_X39Y116        LUT4 (Prop_lut4_I0_O)        0.124     8.959 r  uart_send_b8_inst/uart_send_inst/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.959    uart_send_b8_inst/uart_send_inst/clk_cnt[2]_i_1_n_0
    SLICE_X39Y116        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.495    14.917    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y116        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[2]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X39Y116        FDCE (Setup_fdce_C_D)        0.029    15.187    uart_send_b8_inst/uart_send_inst/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.270ns (33.696%)  route 2.499ns (66.304%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.614     5.216    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y117        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDCE (Prop_fdce_C_Q)         0.518     5.734 f  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[0]/Q
                         net (fo=8, routed)           0.632     6.367    uart_send_b8_inst/uart_send_inst/clk_cnt[0]
    SLICE_X38Y116        LUT2 (Prop_lut2_I0_O)        0.150     6.517 r  uart_send_b8_inst/uart_send_inst/clk_cnt[5]_i_2/O
                         net (fo=4, routed)           0.649     7.166    uart_send_b8_inst/uart_send_inst/clk_cnt[5]_i_2_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I5_O)        0.328     7.494 f  uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_4/O
                         net (fo=1, routed)           0.431     7.925    uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_4_n_0
    SLICE_X36Y117        LUT5 (Prop_lut5_I2_O)        0.124     8.049 r  uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_2/O
                         net (fo=10, routed)          0.786     8.835    uart_send_b8_inst/uart_send_inst/clk_cnt[9]_i_2_n_0
    SLICE_X39Y116        LUT5 (Prop_lut5_I0_O)        0.150     8.985 r  uart_send_b8_inst/uart_send_inst/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.985    uart_send_b8_inst/uart_send_inst/clk_cnt[3]_i_1_n_0
    SLICE_X39Y116        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.495    14.917    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y116        FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X39Y116        FDCE (Setup_fdce_C_D)        0.075    15.233    uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.828ns (26.593%)  route 2.286ns (73.407%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.617     5.219    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y116        FDRE                                         r  led_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  led_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.686     6.362    led_inst/counter_reg[3]
    SLICE_X32Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.486 f  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     6.903    led_inst/counter[0]_i_6_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I1_O)        0.124     7.027 r  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.444    led_inst/counter[0]_i_4_n_0
    SLICE_X32Y118        LUT6 (Prop_lut6_I1_O)        0.124     7.568 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.765     8.333    led_inst/counter[0]_i_1_n_0
    SLICE_X33Y118        FDRE                                         r  led_inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.494    14.916    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y118        FDRE                                         r  led_inst/counter_reg[10]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X33Y118        FDRE (Setup_fdre_C_R)       -0.429    14.728    led_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.828ns (26.593%)  route 2.286ns (73.407%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.617     5.219    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y116        FDRE                                         r  led_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  led_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.686     6.362    led_inst/counter_reg[3]
    SLICE_X32Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.486 f  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     6.903    led_inst/counter[0]_i_6_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I1_O)        0.124     7.027 r  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.444    led_inst/counter[0]_i_4_n_0
    SLICE_X32Y118        LUT6 (Prop_lut6_I1_O)        0.124     7.568 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.765     8.333    led_inst/counter[0]_i_1_n_0
    SLICE_X33Y118        FDRE                                         r  led_inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.494    14.916    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y118        FDRE                                         r  led_inst/counter_reg[11]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X33Y118        FDRE (Setup_fdre_C_R)       -0.429    14.728    led_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.828ns (26.593%)  route 2.286ns (73.407%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.617     5.219    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y116        FDRE                                         r  led_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  led_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.686     6.362    led_inst/counter_reg[3]
    SLICE_X32Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.486 f  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     6.903    led_inst/counter[0]_i_6_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I1_O)        0.124     7.027 r  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.444    led_inst/counter[0]_i_4_n_0
    SLICE_X32Y118        LUT6 (Prop_lut6_I1_O)        0.124     7.568 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.765     8.333    led_inst/counter[0]_i_1_n_0
    SLICE_X33Y118        FDRE                                         r  led_inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.494    14.916    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y118        FDRE                                         r  led_inst/counter_reg[8]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X33Y118        FDRE (Setup_fdre_C_R)       -0.429    14.728    led_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.828ns (26.593%)  route 2.286ns (73.407%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.617     5.219    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y116        FDRE                                         r  led_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  led_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.686     6.362    led_inst/counter_reg[3]
    SLICE_X32Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.486 f  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     6.903    led_inst/counter[0]_i_6_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I1_O)        0.124     7.027 r  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.444    led_inst/counter[0]_i_4_n_0
    SLICE_X32Y118        LUT6 (Prop_lut6_I1_O)        0.124     7.568 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.765     8.333    led_inst/counter[0]_i_1_n_0
    SLICE_X33Y118        FDRE                                         r  led_inst/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.494    14.916    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y118        FDRE                                         r  led_inst/counter_reg[9]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X33Y118        FDRE (Setup_fdre_C_R)       -0.429    14.728    led_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/L0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.825%)  route 0.210ns (62.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.556     1.475    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y111        FDRE                                         r  des_inst/desIn_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.128     1.603 r  des_inst/desIn_r_reg[5]/Q
                         net (fo=3, routed)           0.210     1.814    des_inst/IP[41]
    SLICE_X51Y116        FDRE                                         r  des_inst/L0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.822     1.987    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  des_inst/L0_reg[9]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X51Y116        FDRE (Hold_fdre_C_D)         0.017     1.753    des_inst/L0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/L0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.517%)  route 0.267ns (65.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.556     1.475    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y111        FDRE                                         r  des_inst/desIn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  des_inst/desIn_r_reg[1]/Q
                         net (fo=5, routed)           0.267     1.884    des_inst/IP[57]
    SLICE_X49Y116        FDRE                                         r  des_inst/L0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.824     1.989    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y116        FDRE                                         r  des_inst/L0_reg[25]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X49Y116        FDRE (Hold_fdre_C_D)         0.075     1.813    des_inst/L0_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.793%)  route 0.249ns (57.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.556     1.475    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y111        FDRE                                         r  des_inst/desIn_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  des_inst/desIn_r_reg[7]/Q
                         net (fo=3, routed)           0.249     1.865    des_inst/IP[33]
    SLICE_X51Y115        LUT2 (Prop_lut2_I0_O)        0.045     1.910 r  des_inst/R0[9]_i_1/O
                         net (fo=1, routed)           0.000     1.910    des_inst/R0[9]_i_1_n_0
    SLICE_X51Y115        FDRE                                         r  des_inst/R0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.823     1.988    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y115        FDRE                                         r  des_inst/R0_reg[9]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X51Y115        FDRE (Hold_fdre_C_D)         0.091     1.828    des_inst/R0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.244%)  route 0.263ns (55.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.557     1.476    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y111        FDRE                                         r  des_inst/desIn_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  des_inst/desIn_r_reg[12]/Q
                         net (fo=1, routed)           0.263     1.904    des_inst/IP[10]
    SLICE_X50Y115        LUT2 (Prop_lut2_I1_O)        0.045     1.949 r  des_inst/R0[10]_i_1/O
                         net (fo=1, routed)           0.000     1.949    des_inst/R0[10]_i_1_n_0
    SLICE_X50Y115        FDRE                                         r  des_inst/R0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.823     1.988    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y115        FDRE                                         r  des_inst/R0_reg[10]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X50Y115        FDRE (Hold_fdre_C_D)         0.120     1.857    des_inst/R0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 des_inst/L13_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R14_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.553     1.472    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y123        FDRE                                         r  des_inst/L13_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  des_inst/L13_reg[21]/Q
                         net (fo=1, routed)           0.052     1.666    des_inst/L13[21]
    SLICE_X30Y123        LUT2 (Prop_lut2_I1_O)        0.045     1.711 r  des_inst/R14[21]_i_1/O
                         net (fo=1, routed)           0.000     1.711    des_inst/R140[11]
    SLICE_X30Y123        FDRE                                         r  des_inst/R14_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.821     1.986    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y123        FDRE                                         r  des_inst/R14_reg[21]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X30Y123        FDRE (Hold_fdre_C_D)         0.121     1.606    des_inst/R14_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 des_inst/L8_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R9_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.558     1.477    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y132        FDRE                                         r  des_inst/L8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y132        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  des_inst/L8_reg[7]/Q
                         net (fo=1, routed)           0.054     1.673    des_inst/L8[7]
    SLICE_X34Y132        LUT2 (Prop_lut2_I1_O)        0.045     1.718 r  des_inst/R9[7]_i_1/O
                         net (fo=1, routed)           0.000     1.718    des_inst/R90[25]
    SLICE_X34Y132        FDRE                                         r  des_inst/R9_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.827     1.992    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  des_inst/R9_reg[7]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X34Y132        FDRE (Hold_fdre_C_D)         0.121     1.611    des_inst/R9_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 des_inst/L2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.555     1.474    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y118        FDRE                                         r  des_inst/L2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  des_inst/L2_reg[16]/Q
                         net (fo=1, routed)           0.054     1.670    des_inst/L2[16]
    SLICE_X42Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.715 r  des_inst/R3[16]_i_1/O
                         net (fo=1, routed)           0.000     1.715    des_inst/R30[16]
    SLICE_X42Y118        FDRE                                         r  des_inst/R3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.822     1.988    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y118        FDRE                                         r  des_inst/R3_reg[16]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y118        FDRE (Hold_fdre_C_D)         0.121     1.608    des_inst/R3_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.184ns (36.438%)  route 0.321ns (63.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.556     1.475    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y111        FDRE                                         r  des_inst/desIn_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  des_inst/desIn_r_reg[8]/Q
                         net (fo=1, routed)           0.321     1.937    des_inst/IP[26]
    SLICE_X50Y115        LUT2 (Prop_lut2_I1_O)        0.043     1.980 r  des_inst/R0[26]_i_1/O
                         net (fo=1, routed)           0.000     1.980    des_inst/R0[26]_i_1_n_0
    SLICE_X50Y115        FDRE                                         r  des_inst/R0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.823     1.988    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y115        FDRE                                         r  des_inst/R0_reg[26]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X50Y115        FDRE (Hold_fdre_C_D)         0.131     1.868    des_inst/R0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.841%)  route 0.294ns (64.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.557     1.476    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y111        FDRE                                         r  des_inst/desIn_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  des_inst/desIn_r_reg[6]/Q
                         net (fo=1, routed)           0.294     1.934    des_inst/IP[1]
    SLICE_X49Y115        FDRE                                         r  des_inst/R0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.825     1.990    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y115        FDRE                                         r  des_inst/R0_reg[1]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X49Y115        FDRE (Hold_fdre_C_D)         0.070     1.809    des_inst/R0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.230ns (44.027%)  route 0.292ns (55.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.556     1.475    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y111        FDRE                                         r  des_inst/desIn_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.128     1.603 r  des_inst/desIn_r_reg[5]/Q
                         net (fo=3, routed)           0.292     1.896    des_inst/IP[41]
    SLICE_X50Y116        LUT2 (Prop_lut2_I1_O)        0.102     1.998 r  des_inst/g0_b1__0/O
                         net (fo=1, routed)           0.000     1.998    des_inst/out0[30]
    SLICE_X50Y116        FDRE                                         r  des_inst/R0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.822     1.987    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y116        FDRE                                         r  des_inst/R0_reg[30]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X50Y116        FDRE (Hold_fdre_C_D)         0.131     1.867    des_inst/R0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y102   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y104   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y104   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y104   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y105   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y105   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y105   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y105   counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y106   counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y102   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y102   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y105   counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y105   counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y102   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y102   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y105   counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y105   counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.235ns  (logic 10.144ns (50.131%)  route 10.091ns (49.869%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[7]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[7]/Q
                         net (fo=1, routed)           0.557     1.075    ds18b20_dri_inst/data1_reg_n_0_[7]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     4.916 r  ds18b20_dri_inst/data20/P[8]
                         net (fo=17, routed)          1.675     6.591    ds18b20_dri_inst/data20_n_97
    SLICE_X60Y107        LUT3 (Prop_lut3_I0_O)        0.152     6.743 r  ds18b20_dri_inst/temp_data[0]_i_40/O
                         net (fo=2, routed)           1.109     7.851    ds18b20_dri_inst/temp_data[0]_i_40_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.348     8.199 r  ds18b20_dri_inst/temp_data[0]_i_44/O
                         net (fo=1, routed)           0.000     8.199    ds18b20_dri_inst/temp_data[0]_i_44_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.731 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.731    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.065 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[1]
                         net (fo=3, routed)           1.395    10.460    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_6
    SLICE_X62Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.785 r  ds18b20_dri_inst/temp_data[0]_i_22/O
                         net (fo=2, routed)           0.468    11.253    ds18b20_dri_inst/temp_data[0]_i_22_n_0
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.357    11.610 r  ds18b20_dri_inst/temp_data[0]_i_5/O
                         net (fo=2, routed)           0.819    12.429    ds18b20_dri_inst/temp_data[0]_i_5_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.760 r  ds18b20_dri_inst/temp_data[0]_i_9/O
                         net (fo=1, routed)           0.000    12.760    ds18b20_dri_inst/temp_data[0]_i_9_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.158 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.158    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.471 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[3]
                         net (fo=10, routed)          1.296    14.767    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_4
    SLICE_X57Y107        LUT3 (Prop_lut3_I1_O)        0.336    15.103 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.688    15.791    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    16.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.379    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.713 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.841    17.554    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X58Y107        LUT4 (Prop_lut4_I1_O)        0.303    17.857 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.857    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.370 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.370    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.624 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.244    19.868    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X57Y109        LUT5 (Prop_lut5_I1_O)        0.367    20.235 r  ds18b20_dri_inst/temp_data[5]_i_1/O
                         net (fo=1, routed)           0.000    20.235    ds18b20_dri_inst/temp_data[5]_i_1_n_0
    SLICE_X57Y109        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.226ns  (logic 10.144ns (50.154%)  route 10.082ns (49.846%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[7]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[7]/Q
                         net (fo=1, routed)           0.557     1.075    ds18b20_dri_inst/data1_reg_n_0_[7]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     4.916 r  ds18b20_dri_inst/data20/P[8]
                         net (fo=17, routed)          1.675     6.591    ds18b20_dri_inst/data20_n_97
    SLICE_X60Y107        LUT3 (Prop_lut3_I0_O)        0.152     6.743 r  ds18b20_dri_inst/temp_data[0]_i_40/O
                         net (fo=2, routed)           1.109     7.851    ds18b20_dri_inst/temp_data[0]_i_40_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.348     8.199 r  ds18b20_dri_inst/temp_data[0]_i_44/O
                         net (fo=1, routed)           0.000     8.199    ds18b20_dri_inst/temp_data[0]_i_44_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.731 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.731    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.065 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[1]
                         net (fo=3, routed)           1.395    10.460    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_6
    SLICE_X62Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.785 r  ds18b20_dri_inst/temp_data[0]_i_22/O
                         net (fo=2, routed)           0.468    11.253    ds18b20_dri_inst/temp_data[0]_i_22_n_0
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.357    11.610 r  ds18b20_dri_inst/temp_data[0]_i_5/O
                         net (fo=2, routed)           0.819    12.429    ds18b20_dri_inst/temp_data[0]_i_5_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.760 r  ds18b20_dri_inst/temp_data[0]_i_9/O
                         net (fo=1, routed)           0.000    12.760    ds18b20_dri_inst/temp_data[0]_i_9_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.158 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.158    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.471 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[3]
                         net (fo=10, routed)          1.296    14.767    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_4
    SLICE_X57Y107        LUT3 (Prop_lut3_I1_O)        0.336    15.103 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.688    15.791    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    16.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.379    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.713 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.841    17.554    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X58Y107        LUT4 (Prop_lut4_I1_O)        0.303    17.857 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.857    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.370 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.370    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.624 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.235    19.859    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X57Y110        LUT5 (Prop_lut5_I1_O)        0.367    20.226 r  ds18b20_dri_inst/temp_data[9]_i_1/O
                         net (fo=1, routed)           0.000    20.226    ds18b20_dri_inst/temp_data[9]_i_1_n_0
    SLICE_X57Y110        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.221ns  (logic 10.144ns (50.166%)  route 10.077ns (49.834%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[7]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[7]/Q
                         net (fo=1, routed)           0.557     1.075    ds18b20_dri_inst/data1_reg_n_0_[7]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     4.916 r  ds18b20_dri_inst/data20/P[8]
                         net (fo=17, routed)          1.675     6.591    ds18b20_dri_inst/data20_n_97
    SLICE_X60Y107        LUT3 (Prop_lut3_I0_O)        0.152     6.743 r  ds18b20_dri_inst/temp_data[0]_i_40/O
                         net (fo=2, routed)           1.109     7.851    ds18b20_dri_inst/temp_data[0]_i_40_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.348     8.199 r  ds18b20_dri_inst/temp_data[0]_i_44/O
                         net (fo=1, routed)           0.000     8.199    ds18b20_dri_inst/temp_data[0]_i_44_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.731 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.731    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.065 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[1]
                         net (fo=3, routed)           1.395    10.460    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_6
    SLICE_X62Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.785 r  ds18b20_dri_inst/temp_data[0]_i_22/O
                         net (fo=2, routed)           0.468    11.253    ds18b20_dri_inst/temp_data[0]_i_22_n_0
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.357    11.610 r  ds18b20_dri_inst/temp_data[0]_i_5/O
                         net (fo=2, routed)           0.819    12.429    ds18b20_dri_inst/temp_data[0]_i_5_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.760 r  ds18b20_dri_inst/temp_data[0]_i_9/O
                         net (fo=1, routed)           0.000    12.760    ds18b20_dri_inst/temp_data[0]_i_9_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.158 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.158    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.471 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[3]
                         net (fo=10, routed)          1.296    14.767    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_4
    SLICE_X57Y107        LUT3 (Prop_lut3_I1_O)        0.336    15.103 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.688    15.791    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    16.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.379    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.713 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.841    17.554    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X58Y107        LUT4 (Prop_lut4_I1_O)        0.303    17.857 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.857    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.370 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.370    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.624 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.230    19.854    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X57Y110        LUT5 (Prop_lut5_I1_O)        0.367    20.221 r  ds18b20_dri_inst/temp_data[13]_i_1/O
                         net (fo=1, routed)           0.000    20.221    ds18b20_dri_inst/temp_data[13]_i_1_n_0
    SLICE_X57Y110        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.037ns  (logic 10.144ns (50.627%)  route 9.893ns (49.373%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[7]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[7]/Q
                         net (fo=1, routed)           0.557     1.075    ds18b20_dri_inst/data1_reg_n_0_[7]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     4.916 r  ds18b20_dri_inst/data20/P[8]
                         net (fo=17, routed)          1.675     6.591    ds18b20_dri_inst/data20_n_97
    SLICE_X60Y107        LUT3 (Prop_lut3_I0_O)        0.152     6.743 r  ds18b20_dri_inst/temp_data[0]_i_40/O
                         net (fo=2, routed)           1.109     7.851    ds18b20_dri_inst/temp_data[0]_i_40_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.348     8.199 r  ds18b20_dri_inst/temp_data[0]_i_44/O
                         net (fo=1, routed)           0.000     8.199    ds18b20_dri_inst/temp_data[0]_i_44_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.731 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.731    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.065 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[1]
                         net (fo=3, routed)           1.395    10.460    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_6
    SLICE_X62Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.785 r  ds18b20_dri_inst/temp_data[0]_i_22/O
                         net (fo=2, routed)           0.468    11.253    ds18b20_dri_inst/temp_data[0]_i_22_n_0
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.357    11.610 r  ds18b20_dri_inst/temp_data[0]_i_5/O
                         net (fo=2, routed)           0.819    12.429    ds18b20_dri_inst/temp_data[0]_i_5_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.760 r  ds18b20_dri_inst/temp_data[0]_i_9/O
                         net (fo=1, routed)           0.000    12.760    ds18b20_dri_inst/temp_data[0]_i_9_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.158 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.158    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.471 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[3]
                         net (fo=10, routed)          1.296    14.767    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_4
    SLICE_X57Y107        LUT3 (Prop_lut3_I1_O)        0.336    15.103 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.688    15.791    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    16.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.379    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.713 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.841    17.554    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X58Y107        LUT4 (Prop_lut4_I1_O)        0.303    17.857 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.857    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.370 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.370    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.624 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.045    19.670    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X57Y109        LUT5 (Prop_lut5_I1_O)        0.367    20.037 r  ds18b20_dri_inst/temp_data[7]_i_1/O
                         net (fo=1, routed)           0.000    20.037    ds18b20_dri_inst/temp_data[7]_i_1_n_0
    SLICE_X57Y109        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.035ns  (logic 10.144ns (50.632%)  route 9.891ns (49.368%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[7]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[7]/Q
                         net (fo=1, routed)           0.557     1.075    ds18b20_dri_inst/data1_reg_n_0_[7]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     4.916 r  ds18b20_dri_inst/data20/P[8]
                         net (fo=17, routed)          1.675     6.591    ds18b20_dri_inst/data20_n_97
    SLICE_X60Y107        LUT3 (Prop_lut3_I0_O)        0.152     6.743 r  ds18b20_dri_inst/temp_data[0]_i_40/O
                         net (fo=2, routed)           1.109     7.851    ds18b20_dri_inst/temp_data[0]_i_40_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.348     8.199 r  ds18b20_dri_inst/temp_data[0]_i_44/O
                         net (fo=1, routed)           0.000     8.199    ds18b20_dri_inst/temp_data[0]_i_44_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.731 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.731    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.065 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[1]
                         net (fo=3, routed)           1.395    10.460    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_6
    SLICE_X62Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.785 r  ds18b20_dri_inst/temp_data[0]_i_22/O
                         net (fo=2, routed)           0.468    11.253    ds18b20_dri_inst/temp_data[0]_i_22_n_0
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.357    11.610 r  ds18b20_dri_inst/temp_data[0]_i_5/O
                         net (fo=2, routed)           0.819    12.429    ds18b20_dri_inst/temp_data[0]_i_5_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.760 r  ds18b20_dri_inst/temp_data[0]_i_9/O
                         net (fo=1, routed)           0.000    12.760    ds18b20_dri_inst/temp_data[0]_i_9_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.158 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.158    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.471 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[3]
                         net (fo=10, routed)          1.296    14.767    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_4
    SLICE_X57Y107        LUT3 (Prop_lut3_I1_O)        0.336    15.103 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.688    15.791    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    16.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.379    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.713 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.841    17.554    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X58Y107        LUT4 (Prop_lut4_I1_O)        0.303    17.857 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.857    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.370 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.370    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.624 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.043    19.668    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X57Y109        LUT5 (Prop_lut5_I1_O)        0.367    20.035 r  ds18b20_dri_inst/temp_data[4]_i_1/O
                         net (fo=1, routed)           0.000    20.035    ds18b20_dri_inst/temp_data[4]_i_1_n_0
    SLICE_X57Y109        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.035ns  (logic 10.144ns (50.632%)  route 9.891ns (49.368%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[7]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[7]/Q
                         net (fo=1, routed)           0.557     1.075    ds18b20_dri_inst/data1_reg_n_0_[7]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     4.916 r  ds18b20_dri_inst/data20/P[8]
                         net (fo=17, routed)          1.675     6.591    ds18b20_dri_inst/data20_n_97
    SLICE_X60Y107        LUT3 (Prop_lut3_I0_O)        0.152     6.743 r  ds18b20_dri_inst/temp_data[0]_i_40/O
                         net (fo=2, routed)           1.109     7.851    ds18b20_dri_inst/temp_data[0]_i_40_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.348     8.199 r  ds18b20_dri_inst/temp_data[0]_i_44/O
                         net (fo=1, routed)           0.000     8.199    ds18b20_dri_inst/temp_data[0]_i_44_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.731 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.731    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.065 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[1]
                         net (fo=3, routed)           1.395    10.460    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_6
    SLICE_X62Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.785 r  ds18b20_dri_inst/temp_data[0]_i_22/O
                         net (fo=2, routed)           0.468    11.253    ds18b20_dri_inst/temp_data[0]_i_22_n_0
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.357    11.610 r  ds18b20_dri_inst/temp_data[0]_i_5/O
                         net (fo=2, routed)           0.819    12.429    ds18b20_dri_inst/temp_data[0]_i_5_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.760 r  ds18b20_dri_inst/temp_data[0]_i_9/O
                         net (fo=1, routed)           0.000    12.760    ds18b20_dri_inst/temp_data[0]_i_9_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.158 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.158    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.471 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[3]
                         net (fo=10, routed)          1.296    14.767    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_4
    SLICE_X57Y107        LUT3 (Prop_lut3_I1_O)        0.336    15.103 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.688    15.791    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    16.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.379    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.713 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.841    17.554    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X58Y107        LUT4 (Prop_lut4_I1_O)        0.303    17.857 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.857    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.370 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.370    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.624 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.043    19.668    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X57Y109        LUT5 (Prop_lut5_I1_O)        0.367    20.035 r  ds18b20_dri_inst/temp_data[6]_i_1/O
                         net (fo=1, routed)           0.000    20.035    ds18b20_dri_inst/temp_data[6]_i_1_n_0
    SLICE_X57Y109        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.988ns  (logic 10.144ns (50.751%)  route 9.844ns (49.249%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[7]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[7]/Q
                         net (fo=1, routed)           0.557     1.075    ds18b20_dri_inst/data1_reg_n_0_[7]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     4.916 r  ds18b20_dri_inst/data20/P[8]
                         net (fo=17, routed)          1.675     6.591    ds18b20_dri_inst/data20_n_97
    SLICE_X60Y107        LUT3 (Prop_lut3_I0_O)        0.152     6.743 r  ds18b20_dri_inst/temp_data[0]_i_40/O
                         net (fo=2, routed)           1.109     7.851    ds18b20_dri_inst/temp_data[0]_i_40_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.348     8.199 r  ds18b20_dri_inst/temp_data[0]_i_44/O
                         net (fo=1, routed)           0.000     8.199    ds18b20_dri_inst/temp_data[0]_i_44_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.731 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.731    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.065 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[1]
                         net (fo=3, routed)           1.395    10.460    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_6
    SLICE_X62Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.785 r  ds18b20_dri_inst/temp_data[0]_i_22/O
                         net (fo=2, routed)           0.468    11.253    ds18b20_dri_inst/temp_data[0]_i_22_n_0
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.357    11.610 r  ds18b20_dri_inst/temp_data[0]_i_5/O
                         net (fo=2, routed)           0.819    12.429    ds18b20_dri_inst/temp_data[0]_i_5_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.760 r  ds18b20_dri_inst/temp_data[0]_i_9/O
                         net (fo=1, routed)           0.000    12.760    ds18b20_dri_inst/temp_data[0]_i_9_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.158 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.158    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.471 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[3]
                         net (fo=10, routed)          1.296    14.767    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_4
    SLICE_X57Y107        LUT3 (Prop_lut3_I1_O)        0.336    15.103 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.688    15.791    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    16.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.379    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.713 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.841    17.554    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X58Y107        LUT4 (Prop_lut4_I1_O)        0.303    17.857 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.857    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.370 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.370    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.624 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.997    19.621    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X57Y110        LUT5 (Prop_lut5_I1_O)        0.367    19.988 r  ds18b20_dri_inst/temp_data[10]_i_1/O
                         net (fo=1, routed)           0.000    19.988    ds18b20_dri_inst/temp_data[10]_i_1_n_0
    SLICE_X57Y110        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.866ns  (logic 10.144ns (51.061%)  route 9.722ns (48.939%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[7]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[7]/Q
                         net (fo=1, routed)           0.557     1.075    ds18b20_dri_inst/data1_reg_n_0_[7]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     4.916 r  ds18b20_dri_inst/data20/P[8]
                         net (fo=17, routed)          1.675     6.591    ds18b20_dri_inst/data20_n_97
    SLICE_X60Y107        LUT3 (Prop_lut3_I0_O)        0.152     6.743 r  ds18b20_dri_inst/temp_data[0]_i_40/O
                         net (fo=2, routed)           1.109     7.851    ds18b20_dri_inst/temp_data[0]_i_40_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.348     8.199 r  ds18b20_dri_inst/temp_data[0]_i_44/O
                         net (fo=1, routed)           0.000     8.199    ds18b20_dri_inst/temp_data[0]_i_44_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.731 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.731    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.065 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[1]
                         net (fo=3, routed)           1.395    10.460    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_6
    SLICE_X62Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.785 r  ds18b20_dri_inst/temp_data[0]_i_22/O
                         net (fo=2, routed)           0.468    11.253    ds18b20_dri_inst/temp_data[0]_i_22_n_0
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.357    11.610 r  ds18b20_dri_inst/temp_data[0]_i_5/O
                         net (fo=2, routed)           0.819    12.429    ds18b20_dri_inst/temp_data[0]_i_5_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.760 r  ds18b20_dri_inst/temp_data[0]_i_9/O
                         net (fo=1, routed)           0.000    12.760    ds18b20_dri_inst/temp_data[0]_i_9_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.158 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.158    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.471 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[3]
                         net (fo=10, routed)          1.296    14.767    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_4
    SLICE_X57Y107        LUT3 (Prop_lut3_I1_O)        0.336    15.103 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.688    15.791    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    16.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.379    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.713 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.841    17.554    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X58Y107        LUT4 (Prop_lut4_I1_O)        0.303    17.857 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.857    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.370 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.370    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.624 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.875    19.499    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y110        LUT5 (Prop_lut5_I1_O)        0.367    19.866 r  ds18b20_dri_inst/temp_data[11]_i_1/O
                         net (fo=1, routed)           0.000    19.866    ds18b20_dri_inst/temp_data[11]_i_1_n_0
    SLICE_X55Y110        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.863ns  (logic 10.144ns (51.069%)  route 9.719ns (48.931%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[7]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[7]/Q
                         net (fo=1, routed)           0.557     1.075    ds18b20_dri_inst/data1_reg_n_0_[7]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     4.916 r  ds18b20_dri_inst/data20/P[8]
                         net (fo=17, routed)          1.675     6.591    ds18b20_dri_inst/data20_n_97
    SLICE_X60Y107        LUT3 (Prop_lut3_I0_O)        0.152     6.743 r  ds18b20_dri_inst/temp_data[0]_i_40/O
                         net (fo=2, routed)           1.109     7.851    ds18b20_dri_inst/temp_data[0]_i_40_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.348     8.199 r  ds18b20_dri_inst/temp_data[0]_i_44/O
                         net (fo=1, routed)           0.000     8.199    ds18b20_dri_inst/temp_data[0]_i_44_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.731 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.731    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.065 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[1]
                         net (fo=3, routed)           1.395    10.460    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_6
    SLICE_X62Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.785 r  ds18b20_dri_inst/temp_data[0]_i_22/O
                         net (fo=2, routed)           0.468    11.253    ds18b20_dri_inst/temp_data[0]_i_22_n_0
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.357    11.610 r  ds18b20_dri_inst/temp_data[0]_i_5/O
                         net (fo=2, routed)           0.819    12.429    ds18b20_dri_inst/temp_data[0]_i_5_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.760 r  ds18b20_dri_inst/temp_data[0]_i_9/O
                         net (fo=1, routed)           0.000    12.760    ds18b20_dri_inst/temp_data[0]_i_9_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.158 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.158    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.471 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[3]
                         net (fo=10, routed)          1.296    14.767    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_4
    SLICE_X57Y107        LUT3 (Prop_lut3_I1_O)        0.336    15.103 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.688    15.791    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    16.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.379    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.713 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.841    17.554    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X58Y107        LUT4 (Prop_lut4_I1_O)        0.303    17.857 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.857    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.370 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.370    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.624 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.872    19.496    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X55Y110        LUT5 (Prop_lut5_I1_O)        0.367    19.863 r  ds18b20_dri_inst/temp_data[8]_i_1/O
                         net (fo=1, routed)           0.000    19.863    ds18b20_dri_inst/temp_data[8]_i_1_n_0
    SLICE_X55Y110        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.820ns  (logic 10.144ns (51.181%)  route 9.676ns (48.819%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[7]/C
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[7]/Q
                         net (fo=1, routed)           0.557     1.075    ds18b20_dri_inst/data1_reg_n_0_[7]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     4.916 r  ds18b20_dri_inst/data20/P[8]
                         net (fo=17, routed)          1.675     6.591    ds18b20_dri_inst/data20_n_97
    SLICE_X60Y107        LUT3 (Prop_lut3_I0_O)        0.152     6.743 r  ds18b20_dri_inst/temp_data[0]_i_40/O
                         net (fo=2, routed)           1.109     7.851    ds18b20_dri_inst/temp_data[0]_i_40_n_0
    SLICE_X59Y103        LUT4 (Prop_lut4_I3_O)        0.348     8.199 r  ds18b20_dri_inst/temp_data[0]_i_44/O
                         net (fo=1, routed)           0.000     8.199    ds18b20_dri_inst/temp_data[0]_i_44_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.731 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.731    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.065 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/O[1]
                         net (fo=3, routed)           1.395    10.460    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_6
    SLICE_X62Y104        LUT3 (Prop_lut3_I2_O)        0.325    10.785 r  ds18b20_dri_inst/temp_data[0]_i_22/O
                         net (fo=2, routed)           0.468    11.253    ds18b20_dri_inst/temp_data[0]_i_22_n_0
    SLICE_X62Y104        LUT5 (Prop_lut5_I1_O)        0.357    11.610 r  ds18b20_dri_inst/temp_data[0]_i_5/O
                         net (fo=2, routed)           0.819    12.429    ds18b20_dri_inst/temp_data[0]_i_5_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I0_O)        0.331    12.760 r  ds18b20_dri_inst/temp_data[0]_i_9/O
                         net (fo=1, routed)           0.000    12.760    ds18b20_dri_inst/temp_data[0]_i_9_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.158 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.158    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.471 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/O[3]
                         net (fo=10, routed)          1.296    14.767    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_4
    SLICE_X57Y107        LUT3 (Prop_lut3_I1_O)        0.336    15.103 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.688    15.791    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    16.379 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.379    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.713 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[1]
                         net (fo=3, routed)           0.841    17.554    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_6
    SLICE_X58Y107        LUT4 (Prop_lut4_I1_O)        0.303    17.857 r  ds18b20_dri_inst/temp_data[13]_i_25/O
                         net (fo=1, routed)           0.000    17.857    ds18b20_dri_inst/temp_data[13]_i_25_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.370 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.370    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.624 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.829    19.453    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X57Y110        LUT5 (Prop_lut5_I1_O)        0.367    19.820 r  ds18b20_dri_inst/temp_data[12]_i_1/O
                         net (fo=1, routed)           0.000    19.820    ds18b20_dri_inst/temp_data[12]_i_1_n_0
    SLICE_X57Y110        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.292%)  route 0.138ns (45.708%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[1]/C
    SLICE_X60Y100        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[1]/Q
                         net (fo=2, routed)           0.138     0.302    ds18b20_dri_inst/rd_data[1]
    SLICE_X59Y100        FDRE                                         r  ds18b20_dri_inst/org_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.292%)  route 0.138ns (45.708%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[5]/C
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[5]/Q
                         net (fo=2, routed)           0.138     0.302    ds18b20_dri_inst/rd_data[5]
    SLICE_X59Y101        FDRE                                         r  ds18b20_dri_inst/org_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/org_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ds18b20_dri_inst/data1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE                         0.000     0.000 r  ds18b20_dri_inst/org_data_reg[7]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ds18b20_dri_inst/org_data_reg[7]/Q
                         net (fo=1, routed)           0.052     0.193    ds18b20_dri_inst/org_data_reg_n_0_[7]
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.238 r  ds18b20_dri_inst/data1[7]_i_2/O
                         net (fo=1, routed)           0.000     0.238    ds18b20_dri_inst/data1[7]_i_2_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.302 r  ds18b20_dri_inst/data1_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.302    ds18b20_dri_inst/data1_reg[7]_i_1_n_4
    SLICE_X58Y102        FDCE                                         r  ds18b20_dri_inst/data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.255%)  route 0.138ns (45.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[4]/C
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[4]/Q
                         net (fo=2, routed)           0.138     0.302    ds18b20_dri_inst/rd_data[4]
    SLICE_X59Y101        FDRE                                         r  ds18b20_dri_inst/org_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.255%)  route 0.138ns (45.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[8]/C
    SLICE_X60Y104        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[8]/Q
                         net (fo=2, routed)           0.138     0.302    ds18b20_dri_inst/rd_data[8]
    SLICE_X59Y104        FDRE                                         r  ds18b20_dri_inst/org_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[12]/C
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[12]/Q
                         net (fo=1, routed)           0.170     0.334    ds18b20_dri_inst/rd_data[12]
    SLICE_X55Y101        FDCE                                         r  ds18b20_dri_inst/rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.164ns (48.933%)  route 0.171ns (51.067%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[3]/C
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[3]/Q
                         net (fo=2, routed)           0.171     0.335    ds18b20_dri_inst/rd_data[3]
    SLICE_X59Y101        FDRE                                         r  ds18b20_dri_inst/org_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.591%)  route 0.198ns (58.409%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[11]/C
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[11]/Q
                         net (fo=1, routed)           0.198     0.339    ds18b20_dri_inst/rd_data[11]
    SLICE_X55Y101        FDCE                                         r  ds18b20_dri_inst/rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.164ns (47.651%)  route 0.180ns (52.349%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[0]/C
    SLICE_X60Y100        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[0]/Q
                         net (fo=1, routed)           0.180     0.344    ds18b20_dri_inst/rd_data[0]
    SLICE_X59Y100        FDRE                                         r  ds18b20_dri_inst/org_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.437%)  route 0.182ns (52.563%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[15]/C
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[15]/Q
                         net (fo=2, routed)           0.182     0.346    ds18b20_dri_inst/rd_data[15]
    SLICE_X56Y101        FDRE                                         r  ds18b20_dri_inst/org_data_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 4.146ns (48.219%)  route 4.453ns (51.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.617     5.219    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  led_inst/CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_fdre_C_Q)         0.419     5.638 r  led_inst/CB_reg/Q
                         net (fo=1, routed)           4.453    10.091    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.727    13.818 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    13.818    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.033ns (47.748%)  route 4.413ns (52.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.617     5.219    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  led_inst/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  led_inst/CA_reg/Q
                         net (fo=1, routed)           4.413    10.089    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.666 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    13.666    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.150ns  (logic 4.092ns (50.214%)  route 4.057ns (49.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.626     5.228    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y112        FDSE                                         r  led_inst/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDSE (Prop_fdse_C_Q)         0.518     5.746 r  led_inst/AN_reg[2]/Q
                         net (fo=1, routed)           4.057     9.804    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.378 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.378    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 4.071ns (50.240%)  route 4.032ns (49.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.626     5.228    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y112        FDSE                                         r  led_inst/AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDSE (Prop_fdse_C_Q)         0.518     5.746 r  led_inst/AN_reg[7]/Q
                         net (fo=1, routed)           4.032     9.779    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.332 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.332    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.030ns  (logic 4.155ns (51.738%)  route 3.875ns (48.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.617     5.219    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_fdre_C_Q)         0.419     5.638 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           3.875     9.514    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.736    13.249 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    13.249    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.693ns  (logic 3.974ns (51.652%)  route 3.719ns (48.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.621     5.223    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y112        FDSE                                         r  led_inst/AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDSE (Prop_fdse_C_Q)         0.456     5.679 r  led_inst/AN_reg[6]/Q
                         net (fo=1, routed)           3.719     9.399    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.916 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.916    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 3.990ns (52.176%)  route 3.657ns (47.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.617     5.219    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           3.657     9.332    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.866 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.866    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.534ns  (logic 4.048ns (53.732%)  route 3.486ns (46.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.612     5.214    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y118        FDPE                                         r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDPE (Prop_fdpe_C_Q)         0.518     5.732 r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/Q
                         net (fo=1, routed)           3.486     9.218    JD_IBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         3.530    12.749 r  JD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.749    JD[2]
    H1                                                                r  JD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 4.070ns (54.321%)  route 3.422ns (45.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.626     5.228    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y112        FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDSE (Prop_fdse_C_Q)         0.518     5.746 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           3.422     9.169    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    12.720 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.720    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.200ns  (logic 4.068ns (56.498%)  route 3.132ns (43.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.626     5.228    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y112        FDSE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDSE (Prop_fdse_C_Q)         0.518     5.746 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           3.132     8.879    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    12.429 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.429    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/AN_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.417ns (71.503%)  route 0.565ns (28.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.566     1.485    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y112        FDSE                                         r  led_inst/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDSE (Prop_fdse_C_Q)         0.164     1.649 r  led_inst/AN_reg[3]/Q
                         net (fo=1, routed)           0.565     2.214    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.467 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.467    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.400ns (68.283%)  route 0.651ns (31.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.566     1.485    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y112        FDSE                                         r  led_inst/AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDSE (Prop_fdse_C_Q)         0.164     1.649 r  led_inst/AN_reg[1]/Q
                         net (fo=1, routed)           0.651     2.300    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.536 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.536    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.432ns (69.140%)  route 0.639ns (30.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.560     1.479    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  led_inst/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_fdre_C_Q)         0.128     1.607 r  led_inst/CD_reg/Q
                         net (fo=1, routed)           0.639     2.247    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.304     3.551 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.551    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.400ns (67.422%)  route 0.677ns (32.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.566     1.485    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y112        FDSE                                         r  led_inst/AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDSE (Prop_fdse_C_Q)         0.164     1.649 r  led_inst/AN_reg[0]/Q
                         net (fo=1, routed)           0.677     2.326    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.562 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.562    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.335ns (61.559%)  route 0.834ns (38.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.560     1.479    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  led_inst/CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  led_inst/CC_reg/Q
                         net (fo=1, routed)           0.834     2.454    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.649 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.649    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.379ns (59.418%)  route 0.942ns (40.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.560     1.479    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  led_inst/CG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  led_inst/CG_reg/Q
                         net (fo=1, routed)           0.942     2.562    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.801 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.801    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.415ns (58.532%)  route 1.002ns (41.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.566     1.485    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y112        FDSE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDSE (Prop_fdse_C_Q)         0.164     1.649 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           1.002     2.652    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.902 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.902    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.416ns (55.530%)  route 1.134ns (44.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.566     1.485    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y112        FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDSE (Prop_fdse_C_Q)         0.164     1.649 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           1.134     2.784    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.036 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.036    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.395ns (54.054%)  route 1.186ns (45.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.555     1.474    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y118        FDPE                                         r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/Q
                         net (fo=1, routed)           1.186     2.824    JD_IBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         1.231     4.056 r  JD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.056    JD[2]
    H1                                                                r  JD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.375ns (52.056%)  route 1.267ns (47.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.560     1.479    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           1.267     2.887    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.122 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     4.122    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.986ns  (logic 1.659ns (20.773%)  route 6.327ns (79.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.504     5.011    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.152     5.163 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         2.823     7.986    uart_send_b8_inst/tx_cnt_reg[3]
    SLICE_X32Y121        FDCE                                         f  uart_send_b8_inst/tx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.492     4.914    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y121        FDCE                                         r  uart_send_b8_inst/tx_data_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.986ns  (logic 1.659ns (20.773%)  route 6.327ns (79.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.504     5.011    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.152     5.163 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         2.823     7.986    uart_send_b8_inst/tx_cnt_reg[3]
    SLICE_X32Y121        FDCE                                         f  uart_send_b8_inst/tx_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.492     4.914    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y121        FDCE                                         r  uart_send_b8_inst/tx_data_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.982ns  (logic 1.659ns (20.784%)  route 6.323ns (79.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.504     5.011    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.152     5.163 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         2.819     7.982    uart_send_b8_inst/tx_cnt_reg[3]
    SLICE_X33Y121        FDCE                                         f  uart_send_b8_inst/tx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.492     4.914    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y121        FDCE                                         r  uart_send_b8_inst/tx_data_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.821ns  (logic 1.659ns (21.213%)  route 6.162ns (78.787%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.504     5.011    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.152     5.163 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         2.657     7.821    uart_send_b8_inst/tx_cnt_reg[3]
    SLICE_X35Y121        FDCE                                         f  uart_send_b8_inst/tx_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.491     4.913    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y121        FDCE                                         r  uart_send_b8_inst/tx_data_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.821ns  (logic 1.659ns (21.213%)  route 6.162ns (78.787%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.504     5.011    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.152     5.163 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         2.657     7.821    uart_send_b8_inst/tx_cnt_reg[3]
    SLICE_X35Y121        FDCE                                         f  uart_send_b8_inst/tx_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.491     4.913    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y121        FDCE                                         r  uart_send_b8_inst/tx_data_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.687ns  (logic 1.659ns (21.582%)  route 6.028ns (78.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.504     5.011    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.152     5.163 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         2.524     7.687    uart_send_b8_inst/tx_cnt_reg[3]
    SLICE_X31Y119        FDCE                                         f  uart_send_b8_inst/tx_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.493     4.915    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y119        FDCE                                         r  uart_send_b8_inst/tx_data_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.682ns  (logic 1.659ns (21.595%)  route 6.023ns (78.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.504     5.011    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.152     5.163 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         2.519     7.682    uart_send_b8_inst/tx_cnt_reg[3]
    SLICE_X35Y120        FDCE                                         f  uart_send_b8_inst/tx_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.492     4.914    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y120        FDCE                                         r  uart_send_b8_inst/tx_data_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.534ns  (logic 1.659ns (22.020%)  route 5.875ns (77.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.504     5.011    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.152     5.163 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         2.371     7.534    uart_send_b8_inst/tx_cnt_reg[3]
    SLICE_X35Y119        FDCE                                         f  uart_send_b8_inst/tx_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.492     4.914    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y119        FDCE                                         r  uart_send_b8_inst/tx_data_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.237ns  (logic 1.659ns (22.923%)  route 5.578ns (77.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.504     5.011    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.152     5.163 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         2.074     7.237    uart_send_b8_inst/tx_cnt_reg[3]
    SLICE_X34Y117        FDCE                                         f  uart_send_b8_inst/tx_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.495     4.917    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y117        FDCE                                         r  uart_send_b8_inst/tx_cnt_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_send_b8_inst/tx_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.237ns  (logic 1.659ns (22.923%)  route 5.578ns (77.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.504     5.011    ds18b20_dri_inst/CPU_RESETN_IBUF
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.152     5.163 f  ds18b20_dri_inst/st_done_i_3/O
                         net (fo=160, routed)         2.074     7.237    uart_send_b8_inst/tx_cnt_reg[3]
    SLICE_X34Y117        FDCE                                         f  uart_send_b8_inst/tx_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        1.495     4.917    uart_send_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y117        FDCE                                         r  uart_send_b8_inst/tx_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[8]/C
    SLICE_X55Y110        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[8]/Q
                         net (fo=1, routed)           0.153     0.294    des_inst/desIn_r_reg[13]_0[8]
    SLICE_X53Y111        FDRE                                         r  des_inst/desIn_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.826     1.991    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y111        FDRE                                         r  des_inst/desIn_r_reg[8]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[10]/C
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[10]/Q
                         net (fo=1, routed)           0.172     0.313    des_inst/desIn_r_reg[13]_0[10]
    SLICE_X53Y111        FDRE                                         r  des_inst/desIn_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.826     1.991    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y111        FDRE                                         r  des_inst/desIn_r_reg[10]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[13]/C
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[13]/Q
                         net (fo=1, routed)           0.172     0.313    des_inst/desIn_r_reg[13]_0[13]
    SLICE_X53Y111        FDRE                                         r  des_inst/desIn_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.826     1.991    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y111        FDRE                                         r  des_inst/desIn_r_reg[13]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.150%)  route 0.178ns (55.850%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y109        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[5]/C
    SLICE_X57Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[5]/Q
                         net (fo=1, routed)           0.178     0.319    des_inst/desIn_r_reg[13]_0[5]
    SLICE_X52Y111        FDRE                                         r  des_inst/desIn_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.826     1.991    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y111        FDRE                                         r  des_inst/desIn_r_reg[5]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.150%)  route 0.178ns (55.850%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y109        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[7]/C
    SLICE_X57Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[7]/Q
                         net (fo=1, routed)           0.178     0.319    des_inst/desIn_r_reg[13]_0[7]
    SLICE_X52Y111        FDRE                                         r  des_inst/desIn_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.826     1.991    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y111        FDRE                                         r  des_inst/desIn_r_reg[7]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.818%)  route 0.196ns (58.182%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[12]/C
    SLICE_X57Y110        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[12]/Q
                         net (fo=1, routed)           0.196     0.337    des_inst/desIn_r_reg[13]_0[12]
    SLICE_X56Y111        FDRE                                         r  des_inst/desIn_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.827     1.992    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y111        FDRE                                         r  des_inst/desIn_r_reg[12]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.542%)  route 0.198ns (58.458%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y109        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[6]/C
    SLICE_X57Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[6]/Q
                         net (fo=1, routed)           0.198     0.339    des_inst/desIn_r_reg[13]_0[6]
    SLICE_X56Y111        FDRE                                         r  des_inst/desIn_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.827     1.992    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y111        FDRE                                         r  des_inst/desIn_r_reg[6]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.692%)  route 0.223ns (61.308%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y109        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[4]/C
    SLICE_X57Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[4]/Q
                         net (fo=1, routed)           0.223     0.364    des_inst/desIn_r_reg[13]_0[4]
    SLICE_X56Y111        FDRE                                         r  des_inst/desIn_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.827     1.992    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y111        FDRE                                         r  des_inst/desIn_r_reg[4]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.193%)  route 0.238ns (62.807%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X57Y108        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=1, routed)           0.238     0.379    des_inst/desIn_r_reg[13]_0[2]
    SLICE_X52Y111        FDRE                                         r  des_inst/desIn_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.826     1.991    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y111        FDRE                                         r  des_inst/desIn_r_reg[2]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.354%)  route 0.247ns (63.646%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[11]/C
    SLICE_X55Y110        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[11]/Q
                         net (fo=1, routed)           0.247     0.388    des_inst/desIn_r_reg[13]_0[11]
    SLICE_X51Y115        FDRE                                         r  des_inst/desIn_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1103, routed)        0.823     1.988    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y115        FDRE                                         r  des_inst/desIn_r_reg[11]/C





