<stg><name>nms</name>


<trans_list>

<trans id="399" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="2" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="22" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="24" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="24" op_0_bw="64">
<![CDATA[
:0 %line_buf_0 = alloca i64

]]></Node>
<StgValue><ssdm name="line_buf_0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="24" op_0_bw="64">
<![CDATA[
:1 %line_buf_1 = alloca i64

]]></Node>
<StgValue><ssdm name="line_buf_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln188 = br void %loadstoreloop

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
loadstoreloop:0 %empty = phi i6, void, i6 %empty_107, void %loadstoreloop.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
loadstoreloop:1 %exitcond838 = icmp_eq  i6 %empty, i6

]]></Node>
<StgValue><ssdm name="exitcond838"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loadstoreloop:2 %empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
loadstoreloop:3 %empty_107 = add i6 %empty, i6

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loadstoreloop:4 %br_ln0 = br i1 %exitcond838, void %loadstoreloop.split, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="6">
<![CDATA[
loadstoreloop.split:1 %empty_108 = trunc i6 %empty

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
loadstoreloop.split:5 %tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %empty, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
loadstoreloop.split:6 %tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_7, i3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loadstoreloop.split:7 %empty_109 = or i5 %tmp_8, i5

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loadstoreloop.split:8 %empty_110 = icmp_ugt  i5 %tmp_8, i5 %empty_109

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
loadstoreloop.split:9 %empty_111 = select i1 %empty_110, i5 %tmp_8, i5 %empty_109

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
loadstoreloop.split:10 %empty_112 = select i1 %empty_110, i5 %empty_109, i5 %tmp_8

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loadstoreloop.split:11 %empty_113 = sub i5, i5 %empty_111

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="5">
<![CDATA[
loadstoreloop.split:12 %empty_114 = zext i5 %empty_112

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="24" op_0_bw="5">
<![CDATA[
loadstoreloop.split:13 %empty_115 = zext i5 %empty_113

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
loadstoreloop.split:14 %empty_116 = select i1 %empty_110, i24, i24

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
loadstoreloop.split:15 %empty_117 = shl i24, i24 %empty_114

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
loadstoreloop.split:16 %empty_118 = lshr i24, i24 %empty_115

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
loadstoreloop.split:17 %p_demorgan = and i24 %empty_117, i24 %empty_118

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
loadstoreloop.split:18 %empty_119 = and i24 %empty_116, i24 %p_demorgan

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
loadstoreloop.split:2 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_108, i5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:3 %p_cast4 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:4 %line_buf_0_addr = getelementptr i24 %line_buf_0, i64, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="line_buf_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="2">
<![CDATA[
loadstoreloop.split:20 %empty_120 = zext i2 %tmp_7

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loadstoreloop.split:21 %mask = shl i3, i3 %empty_120

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:22 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:23 %line_buf_1_addr = getelementptr i24 %line_buf_1, i64, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="line_buf_1_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:25 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:26 %empty_121 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:27 %p_cast7 = zext i9 %empty_121

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:28 %line_buf_0_addr_1 = getelementptr i24 %line_buf_0, i64, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:30 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_1, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:31 %line_buf_1_addr_1 = getelementptr i24 %line_buf_1, i64, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:33 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_1, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:34 %empty_122 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:35 %p_cast8 = zext i9 %empty_122

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:36 %line_buf_0_addr_2 = getelementptr i24 %line_buf_0, i64, i64 %p_cast8

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:38 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_2, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:39 %line_buf_1_addr_2 = getelementptr i24 %line_buf_1, i64, i64 %p_cast8

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:41 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_2, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:42 %empty_123 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:43 %p_cast9 = zext i9 %empty_123

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:44 %line_buf_0_addr_3 = getelementptr i24 %line_buf_0, i64, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_3"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:46 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_3, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:47 %line_buf_1_addr_3 = getelementptr i24 %line_buf_1, i64, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:49 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_3, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:50 %empty_124 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:51 %p_cast10 = zext i9 %empty_124

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:52 %line_buf_0_addr_4 = getelementptr i24 %line_buf_0, i64, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_4"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:54 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_4, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:55 %line_buf_1_addr_4 = getelementptr i24 %line_buf_1, i64, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_4"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:57 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_4, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:58 %empty_125 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:59 %p_cast11 = zext i9 %empty_125

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:60 %line_buf_0_addr_5 = getelementptr i24 %line_buf_0, i64, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_5"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:62 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_5, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:63 %line_buf_1_addr_5 = getelementptr i24 %line_buf_1, i64, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_5"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:65 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_5, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:66 %empty_126 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:67 %p_cast12 = zext i9 %empty_126

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:68 %line_buf_0_addr_6 = getelementptr i24 %line_buf_0, i64, i64 %p_cast12

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_6"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:70 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_6, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:71 %line_buf_1_addr_6 = getelementptr i24 %line_buf_1, i64, i64 %p_cast12

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_6"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:73 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_6, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:74 %empty_127 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:75 %p_cast13 = zext i9 %empty_127

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:76 %line_buf_0_addr_7 = getelementptr i24 %line_buf_0, i64, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_7"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:78 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_7, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:79 %line_buf_1_addr_7 = getelementptr i24 %line_buf_1, i64, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_7"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:81 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_7, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:82 %empty_128 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:83 %p_cast14 = zext i9 %empty_128

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:84 %line_buf_0_addr_8 = getelementptr i24 %line_buf_0, i64, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_8"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:86 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_8, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:87 %line_buf_1_addr_8 = getelementptr i24 %line_buf_1, i64, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_8"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:89 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_8, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:90 %empty_129 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:91 %p_cast15 = zext i9 %empty_129

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:92 %line_buf_0_addr_9 = getelementptr i24 %line_buf_0, i64, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_9"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:94 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_9, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:95 %line_buf_1_addr_9 = getelementptr i24 %line_buf_1, i64, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_9"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:97 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_9, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:98 %empty_130 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:99 %p_cast16 = zext i9 %empty_130

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:100 %line_buf_0_addr_10 = getelementptr i24 %line_buf_0, i64, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_10"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:102 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_10, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:103 %line_buf_1_addr_10 = getelementptr i24 %line_buf_1, i64, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_10"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:105 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_10, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:106 %empty_131 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:107 %p_cast17 = zext i9 %empty_131

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:108 %line_buf_0_addr_11 = getelementptr i24 %line_buf_0, i64, i64 %p_cast17

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_11"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:110 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_11, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:111 %line_buf_1_addr_11 = getelementptr i24 %line_buf_1, i64, i64 %p_cast17

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_11"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:113 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_11, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:114 %empty_132 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:115 %p_cast18 = zext i9 %empty_132

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:116 %line_buf_0_addr_12 = getelementptr i24 %line_buf_0, i64, i64 %p_cast18

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_12"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:118 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_12, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:119 %line_buf_1_addr_12 = getelementptr i24 %line_buf_1, i64, i64 %p_cast18

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_12"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:121 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_12, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:122 %empty_133 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:123 %p_cast19 = zext i9 %empty_133

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:124 %line_buf_0_addr_13 = getelementptr i24 %line_buf_0, i64, i64 %p_cast19

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_13"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:126 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_13, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:127 %line_buf_1_addr_13 = getelementptr i24 %line_buf_1, i64, i64 %p_cast19

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_13"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:129 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_13, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:130 %empty_134 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:131 %p_cast20 = zext i9 %empty_134

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:132 %line_buf_0_addr_14 = getelementptr i24 %line_buf_0, i64, i64 %p_cast20

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_14"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:134 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_14, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:135 %line_buf_1_addr_14 = getelementptr i24 %line_buf_1, i64, i64 %p_cast20

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_14"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:137 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_14, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:138 %empty_135 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:139 %p_cast21 = zext i9 %empty_135

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:140 %line_buf_0_addr_15 = getelementptr i24 %line_buf_0, i64, i64 %p_cast21

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_15"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:142 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_15, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:143 %line_buf_1_addr_15 = getelementptr i24 %line_buf_1, i64, i64 %p_cast21

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_15"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:145 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_15, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:146 %empty_136 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:147 %p_cast22 = zext i9 %empty_136

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:148 %line_buf_0_addr_16 = getelementptr i24 %line_buf_0, i64, i64 %p_cast22

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_16"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:150 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_16, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:151 %line_buf_1_addr_16 = getelementptr i24 %line_buf_1, i64, i64 %p_cast22

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_16"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:153 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_16, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:154 %empty_137 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:155 %p_cast23 = zext i9 %empty_137

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:156 %line_buf_0_addr_17 = getelementptr i24 %line_buf_0, i64, i64 %p_cast23

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_17"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:158 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_17, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:159 %line_buf_1_addr_17 = getelementptr i24 %line_buf_1, i64, i64 %p_cast23

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_17"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:161 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_17, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:162 %empty_138 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:163 %p_cast24 = zext i9 %empty_138

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:164 %line_buf_0_addr_18 = getelementptr i24 %line_buf_0, i64, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_18"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:166 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_18, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:167 %line_buf_1_addr_18 = getelementptr i24 %line_buf_1, i64, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_18"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:169 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_18, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:170 %empty_139 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:171 %p_cast25 = zext i9 %empty_139

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:172 %line_buf_0_addr_19 = getelementptr i24 %line_buf_0, i64, i64 %p_cast25

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_19"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:174 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_19, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:175 %line_buf_1_addr_19 = getelementptr i24 %line_buf_1, i64, i64 %p_cast25

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_19"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:177 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_19, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:178 %empty_140 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:179 %p_cast26 = zext i9 %empty_140

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:180 %line_buf_0_addr_20 = getelementptr i24 %line_buf_0, i64, i64 %p_cast26

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_20"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:182 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_20, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:183 %line_buf_1_addr_20 = getelementptr i24 %line_buf_1, i64, i64 %p_cast26

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_20"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:185 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_20, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:186 %empty_141 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:187 %p_cast27 = zext i9 %empty_141

]]></Node>
<StgValue><ssdm name="p_cast27"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:188 %line_buf_0_addr_21 = getelementptr i24 %line_buf_0, i64, i64 %p_cast27

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_21"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:190 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_21, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:191 %line_buf_1_addr_21 = getelementptr i24 %line_buf_1, i64, i64 %p_cast27

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_21"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:193 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_21, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:194 %empty_142 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:195 %p_cast28 = zext i9 %empty_142

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:196 %line_buf_0_addr_22 = getelementptr i24 %line_buf_0, i64, i64 %p_cast28

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_22"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:198 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_22, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:199 %line_buf_1_addr_22 = getelementptr i24 %line_buf_1, i64, i64 %p_cast28

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_22"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:201 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_22, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:202 %empty_143 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:203 %p_cast29 = zext i9 %empty_143

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:204 %line_buf_0_addr_23 = getelementptr i24 %line_buf_0, i64, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_23"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:206 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_23, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:207 %line_buf_1_addr_23 = getelementptr i24 %line_buf_1, i64, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_23"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:209 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_23, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:210 %empty_144 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:211 %p_cast30 = zext i9 %empty_144

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:212 %line_buf_0_addr_24 = getelementptr i24 %line_buf_0, i64, i64 %p_cast30

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_24"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:214 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_24, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:215 %line_buf_1_addr_24 = getelementptr i24 %line_buf_1, i64, i64 %p_cast30

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_24"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:217 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_24, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:218 %empty_145 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:219 %p_cast31 = zext i9 %empty_145

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:220 %line_buf_0_addr_25 = getelementptr i24 %line_buf_0, i64, i64 %p_cast31

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_25"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:222 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_25, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:223 %line_buf_1_addr_25 = getelementptr i24 %line_buf_1, i64, i64 %p_cast31

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_25"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:225 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_25, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:226 %empty_146 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:227 %p_cast32 = zext i9 %empty_146

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:228 %line_buf_0_addr_26 = getelementptr i24 %line_buf_0, i64, i64 %p_cast32

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_26"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:230 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_26, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:231 %line_buf_1_addr_26 = getelementptr i24 %line_buf_1, i64, i64 %p_cast32

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_26"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:233 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_26, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:234 %empty_147 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:235 %p_cast33 = zext i9 %empty_147

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:236 %line_buf_0_addr_27 = getelementptr i24 %line_buf_0, i64, i64 %p_cast33

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_27"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:238 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_27, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:239 %line_buf_1_addr_27 = getelementptr i24 %line_buf_1, i64, i64 %p_cast33

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_27"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:241 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_27, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:242 %empty_148 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:243 %p_cast34 = zext i9 %empty_148

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:244 %line_buf_0_addr_28 = getelementptr i24 %line_buf_0, i64, i64 %p_cast34

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_28"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:246 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_28, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:247 %line_buf_1_addr_28 = getelementptr i24 %line_buf_1, i64, i64 %p_cast34

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_28"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:249 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_28, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:250 %empty_149 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:251 %p_cast35 = zext i9 %empty_149

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:252 %line_buf_0_addr_29 = getelementptr i24 %line_buf_0, i64, i64 %p_cast35

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_29"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:254 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_29, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:255 %line_buf_1_addr_29 = getelementptr i24 %line_buf_1, i64, i64 %p_cast35

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_29"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:257 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_29, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loadstoreloop.split:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:19 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:24 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:29 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:32 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:37 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:40 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:45 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:48 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:53 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:56 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:61 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:64 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:69 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:72 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:77 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:80 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:85 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:88 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:93 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:96 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:101 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:104 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:109 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:112 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:117 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:120 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:125 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:128 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:133 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:136 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:141 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:144 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:149 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:152 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:157 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:160 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:165 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:168 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:173 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:176 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:181 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:184 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:189 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:192 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:197 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:200 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:205 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:208 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:213 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:216 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:221 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:224 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:229 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:232 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:237 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:240 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:245 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:248 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:253 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:256 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:258 %empty_150 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:259 %p_cast36 = zext i9 %empty_150

]]></Node>
<StgValue><ssdm name="p_cast36"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:260 %line_buf_0_addr_30 = getelementptr i24 %line_buf_0, i64, i64 %p_cast36

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_30"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:261 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:262 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_30, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:263 %line_buf_1_addr_30 = getelementptr i24 %line_buf_1, i64, i64 %p_cast36

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_30"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:264 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:265 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_30, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:266 %empty_151 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:267 %p_cast37 = zext i9 %empty_151

]]></Node>
<StgValue><ssdm name="p_cast37"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:268 %line_buf_0_addr_31 = getelementptr i24 %line_buf_0, i64, i64 %p_cast37

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_31"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:269 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:270 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_31, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:271 %line_buf_1_addr_31 = getelementptr i24 %line_buf_1, i64, i64 %p_cast37

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_31"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:272 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:273 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_31, i24 %empty_119, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
loadstoreloop.split:274 %br_ln0 = br void %loadstoreloop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
split.preheader.preheader:0 %br_ln195 = br void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
split.preheader:0 %indvar_flatten = phi i19 %add_ln195, void %._crit_edge, i19, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
split.preheader:1 %yi = phi i10 %select_ln195_1, void %._crit_edge, i10, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="yi"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
split.preheader:9 %xi = phi i10 %add_ln196, void %._crit_edge, i10, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
split.preheader:10 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %yi, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:11 %icmp = icmp_ne  i8 %tmp, i8

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
split.preheader:12 %cmp100 = icmp_ult  i10 %yi, i10

]]></Node>
<StgValue><ssdm name="cmp100"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split.preheader:13 %and_ln254_1 = and i1 %icmp, i1 %cmp100

]]></Node>
<StgValue><ssdm name="and_ln254_1"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
split.preheader:15 %icmp_ln195 = icmp_eq  i19 %indvar_flatten, i19

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split.preheader:16 %add_ln195 = add i19 %indvar_flatten, i19

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
split:1 %icmp_ln196 = icmp_eq  i10 %xi, i10

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
split:2 %select_ln195 = select i1 %icmp_ln196, i10, i10 %xi

]]></Node>
<StgValue><ssdm name="select_ln195"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
split:3 %add_ln195_1 = add i10, i10 %yi

]]></Node>
<StgValue><ssdm name="add_ln195_1"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
split:4 %select_ln195_1 = select i1 %icmp_ln196, i10 %add_ln195_1, i10 %yi

]]></Node>
<StgValue><ssdm name="select_ln195_1"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="10">
<![CDATA[
split:5 %trunc_ln195 = trunc i10 %select_ln195_1

]]></Node>
<StgValue><ssdm name="trunc_ln195"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:7 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln195_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split:8 %icmp265 = icmp_ne  i8 %tmp_15, i8

]]></Node>
<StgValue><ssdm name="icmp265"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
split:9 %cmp100_mid1 = icmp_ult  i10 %add_ln195_1, i10

]]></Node>
<StgValue><ssdm name="cmp100_mid1"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split:10 %and_ln254_3 = and i1 %icmp265, i1 %cmp100_mid1

]]></Node>
<StgValue><ssdm name="and_ln254_3"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
split:11 %select_ln195_2 = select i1 %icmp_ln196, i1 %and_ln254_3, i1 %and_ln254_1

]]></Node>
<StgValue><ssdm name="select_ln195_2"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:9 %add_ln196 = add i10 %select_ln195, i10

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
split:6 %p_mid2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln195, i9

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="10">
<![CDATA[
split:13 %zext_ln196 = zext i10 %select_ln195

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="18" op_0_bw="10">
<![CDATA[
split:14 %zext_ln196_1 = zext i10 %select_ln195

]]></Node>
<StgValue><ssdm name="zext_ln196_1"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:15 %line_buf_0_addr_32 = getelementptr i24 %line_buf_0, i64, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="line_buf_0_addr_32"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="9">
<![CDATA[
split:16 %line_buf_0_load = load i9 %line_buf_0_addr_32

]]></Node>
<StgValue><ssdm name="line_buf_0_load"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:18 %line_buf_1_addr_32 = getelementptr i24 %line_buf_1, i64, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="line_buf_1_addr_32"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="9">
<![CDATA[
split:19 %line_buf_1_load = load i9 %line_buf_1_addr_32

]]></Node>
<StgValue><ssdm name="line_buf_1_load"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
split:22 %add_ln209 = add i18 %p_mid2, i18 %zext_ln196_1

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="18">
<![CDATA[
split:23 %zext_ln209 = zext i18 %add_ln209

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:24 %data_value_addr = getelementptr i8 %data_value, i64, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="data_value_addr"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:25 %data_grad_addr = getelementptr i8 %data_grad, i64, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="data_grad_addr"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="18">
<![CDATA[
split:26 %data_value_load = load i18 %data_value_addr

]]></Node>
<StgValue><ssdm name="data_value_load"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="18">
<![CDATA[
split:27 %data_grad_load = load i18 %data_grad_addr

]]></Node>
<StgValue><ssdm name="data_grad_load"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %select_ln195, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2 %icmp_ln254 = icmp_ne  i8 %tmp_17, i8

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:3 %icmp_ln254_1 = icmp_ult  i10 %select_ln195, i10

]]></Node>
<StgValue><ssdm name="icmp_ln254_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="346" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:2 %window_buf_2_2_0_1 = phi i8 %data_value_load, void %._crit_edge, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="window_buf_2_2_0_1"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:3 %window_buf_2_1_0_1 = phi i8 %window_buf_2_2_0_1, void %._crit_edge, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="window_buf_2_1_0_1"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:4 %grad_nms = phi i8 %tmp_11, void %._crit_edge, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="grad_nms"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:5 %value_nms = phi i8 %tmp_10, void %._crit_edge, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="value_nms"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:6 %window_buf_1_1_0_1 = phi i8 %value_nms, void %._crit_edge, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="window_buf_1_1_0_1"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:7 %window_buf_0_2_0_1 = phi i8 %tmp_9, void %._crit_edge, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="window_buf_0_2_0_1"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:8 %window_buf_0_1_0_1 = phi i8 %window_buf_0_2_0_1, void %._crit_edge, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="window_buf_0_1_0_1"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split.preheader:14 %specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln196"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split.preheader:17 %br_ln195 = br i1 %icmp_ln195, void %split, void

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="9">
<![CDATA[
split:16 %line_buf_0_load = load i9 %line_buf_0_addr_32

]]></Node>
<StgValue><ssdm name="line_buf_0_load"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:17 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_0_load, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="9">
<![CDATA[
split:19 %line_buf_1_load = load i9 %line_buf_1_addr_32

]]></Node>
<StgValue><ssdm name="line_buf_1_load"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:20 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_0_load, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:21 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_1_load, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="18">
<![CDATA[
split:26 %data_value_load = load i18 %data_value_addr

]]></Node>
<StgValue><ssdm name="data_value_load"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="18">
<![CDATA[
split:27 %data_grad_load = load i18 %data_grad_addr

]]></Node>
<StgValue><ssdm name="data_grad_load"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:28 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_0_load, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:31 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_1_load, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
split:34 %switch_ln225 = switch i8 %grad_nms, void %._crit_edge, i8, void, i8, void, i8, void, i8, void

]]></Node>
<StgValue><ssdm name="switch_ln225"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %icmp_ln247 = icmp_ult  i8 %value_nms, i8 %window_buf_2_1_0_1

]]></Node>
<StgValue><ssdm name="icmp_ln247"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln241 = icmp_ult  i8 %value_nms, i8 %window_buf_2_2_0_1

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %icmp_ln233 = icmp_ult  i8 %value_nms, i8 %window_buf_0_1_0_1

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %icmp_ln226 = icmp_ult  i8 %value_nms, i8 %window_buf_1_1_0_1

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="369" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:0 %empty_152 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="370" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split:12 %specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln196"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
split:29 %tmp_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %data_value_load, i16 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="372" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3" op_4_bw="0">
<![CDATA[
split:30 %store_ln209 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_0_addr_32, i24 %tmp_13, i3, i24 %line_buf_0_load

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="373" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
split:32 %tmp_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %data_grad_load, i16 %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3" op_4_bw="0">
<![CDATA[
split:33 %store_ln209 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_1_addr_32, i24 %tmp_16, i3, i24 %line_buf_1_load

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln248 = icmp_ult  i8 %value_nms, i8 %tmp_9

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln247 = or i1 %icmp_ln247, i1 %icmp_ln248

]]></Node>
<StgValue><ssdm name="or_ln247"/></StgValue>
</operation>

<operation id="377" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3 %select_ln247 = select i1 %or_ln247, i8, i8 %value_nms

]]></Node>
<StgValue><ssdm name="select_ln247"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln247 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %icmp_ln240 = icmp_ult  i8 %value_nms, i8 %tmp_9

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln240 = or i1 %icmp_ln240, i1 %icmp_ln241

]]></Node>
<StgValue><ssdm name="or_ln240"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3 %select_ln240 = select i1 %or_ln240, i8, i8 %value_nms

]]></Node>
<StgValue><ssdm name="select_ln240"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln240 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln234 = icmp_ult  i8 %value_nms, i8 %data_value_load

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln233 = or i1 %icmp_ln233, i1 %icmp_ln234

]]></Node>
<StgValue><ssdm name="or_ln233"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3 %select_ln233 = select i1 %or_ln233, i8, i8 %value_nms

]]></Node>
<StgValue><ssdm name="select_ln233"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln233 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln227 = icmp_ult  i8 %value_nms, i8 %tmp_10

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln226 = or i1 %icmp_ln226, i1 %icmp_ln227

]]></Node>
<StgValue><ssdm name="or_ln226"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3 %select_ln226 = select i1 %or_ln226, i8, i8 %value_nms

]]></Node>
<StgValue><ssdm name="select_ln226"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="grad_nms" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln226 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="391" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
._crit_edge:0 %value_nms_1 = phi i8 %value_nms, void %split, i8 %select_ln240, void, i8 %select_ln226, void, i8 %select_ln233, void, i8 %select_ln247, void

]]></Node>
<StgValue><ssdm name="value_nms_1"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:4 %and_ln254 = and i1 %icmp_ln254, i1 %icmp_ln254_1

]]></Node>
<StgValue><ssdm name="and_ln254"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:5 %and_ln254_2 = and i1 %select_ln195_2, i1 %and_ln254

]]></Node>
<StgValue><ssdm name="and_ln254_2"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:6 %out_addr = getelementptr i8 %out_r, i64, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:7 %value_nms_2 = select i1 %and_ln254_2, i8 %value_nms_1, i8

]]></Node>
<StgValue><ssdm name="value_nms_2"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
._crit_edge:8 %store_ln256 = store i8 %value_nms_2, i18 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:10 %br_ln196 = br void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="398" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0">
<![CDATA[
:0 %ret_ln263 = ret

]]></Node>
<StgValue><ssdm name="ret_ln263"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
