[INF:CM0023] Creating log file ../../build/tests/ClassParam/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "pack".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "pack".

[INF:CP0302] dut.sv:3: Compile class "pack::uvm_port_base".

[INF:CP0302] dut.sv:7: Compile class "pack::uvm_port_base::embedded".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

UHDM HTML COVERAGE REPORT: ../../build/tests/ClassParam/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: pack (pack) dut.sv:1: , parent:unnamed
  |vpiDefName:pack
  |vpiFullName:pack
  |vpiClassDefn:
  \_class_defn: (pack::uvm_port_base) dut.sv:3: , parent:pack
    |vpiName:uvm_port_base
    |vpiFullName:pack::uvm_port_base
    |vpiInternalScope:
    \_class_defn: (pack::uvm_port_base::embedded) dut.sv:7: , parent:pack::uvm_port_base
      |vpiName:embedded
      |vpiFullName:pack::uvm_port_base::embedded
      |vpiMethod:
      \_function: (pack::uvm_port_base::embedded::new), line:8, parent:pack::uvm_port_base::embedded
        |vpiMethod:1
        |vpiName:new
        |vpiFullName:pack::uvm_port_base::embedded::new
        |vpiReturn:
        \_class_var: 
          |vpiTypespec:
          \_class_typespec: (embedded)
            |vpiName:embedded
            |vpiClassDefn:
            \_class_defn: (pack::uvm_port_base::embedded) dut.sv:7: , parent:pack::uvm_port_base
              |vpiName:embedded
              |vpiFullName:pack::uvm_port_base::embedded
              |vpiMethod:
              \_function: (pack::uvm_port_base::embedded::new), line:8, parent:pack::uvm_port_base::embedded
                |vpiMethod:1
                |vpiName:new
                |vpiFullName:pack::uvm_port_base::embedded::new
                |vpiReturn:
                \_class_var: 
                |vpiIODecl:
                \_io_decl: (bound)
                  |vpiName:bound
                  |vpiDirection:5
                  |vpiExpr:
                  \_int_var: (bound), line:8, parent:bound
                    |vpiFullName:bound
        |vpiIODecl:
        \_io_decl: (bound), parent:pack::uvm_port_base::embedded::new
          |vpiName:bound
          |vpiDirection:5
          |vpiExpr:
          \_int_var: (pack::uvm_port_base::embedded::new::bound), line:8, parent:bound
            |vpiFullName:pack::uvm_port_base::embedded::new::bound
    |vpiParamAssign:
    \_param_assign: , line:4, parent:pack::uvm_port_base
      |vpiRhs:
      \_constant: , line:4
        |vpiConstType:7
        |vpiDecompile:10
        |vpiSize:32
        |INT:10
      |vpiLhs:
      \_parameter: (pack::uvm_port_base::p1), line:4, parent:pack::uvm_port_base
        |vpiName:p1
        |vpiFullName:pack::uvm_port_base::p1
    |vpiParamAssign:
    \_param_assign: , line:5, parent:pack::uvm_port_base
      |vpiRhs:
      \_operation: , line:5
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:5
          |vpiConstType:7
          |vpiDecompile:5
          |vpiSize:32
          |INT:5
        |vpiOperand:
        \_ref_obj: (pack::uvm_port_base::p1), line:5
          |vpiName:p1
          |vpiFullName:pack::uvm_port_base::p1
          |vpiActual:
          \_parameter: (pack::uvm_port_base::p1), line:4, parent:pack::uvm_port_base
      |vpiLhs:
      \_parameter: (pack::uvm_port_base::p2), line:5, parent:pack::uvm_port_base
        |vpiName:p2
        |vpiFullName:pack::uvm_port_base::p2
        |vpiLocalParam:1
    |vpiParameter:
    \_parameter: (pack::uvm_port_base::p1), line:4, parent:pack::uvm_port_base
    |vpiParameter:
    \_parameter: (pack::uvm_port_base::p2), line:5, parent:pack::uvm_port_base
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4

