// Seed: 3071447815
module module_0;
  reg id_0;
  always @(id_0 or posedge ~id_0) begin
    id_0 <= id_0;
  end
  logic id_1;
  logic id_2;
  assign id_1 = {1, id_1, 1} ? id_1 : 1'b0;
endmodule
