Loading plugins phase: Elapsed time ==> 1s.563ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\DelSig_I2CM02.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.347ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DelSig_I2CM02.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\DelSig_I2CM02.cyprj -dcpsoc3 DelSig_I2CM02.v -verilog
======================================================================

======================================================================
Compiling:  DelSig_I2CM02.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\DelSig_I2CM02.cyprj -dcpsoc3 DelSig_I2CM02.v -verilog
======================================================================

======================================================================
Compiling:  DelSig_I2CM02.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\DelSig_I2CM02.cyprj -dcpsoc3 -verilog DelSig_I2CM02.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Oct 05 19:11:42 2016


======================================================================
Compiling:  DelSig_I2CM02.v
Program  :   vpp
Options  :    -yv2 -q10 DelSig_I2CM02.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Oct 05 19:11:42 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DelSig_I2CM02.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  DelSig_I2CM02.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\DelSig_I2CM02.cyprj -dcpsoc3 -verilog DelSig_I2CM02.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Oct 05 19:11:43 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\codegentemp\DelSig_I2CM02.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\codegentemp\DelSig_I2CM02.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.

tovif:  No errors.


======================================================================
Compiling:  DelSig_I2CM02.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\DelSig_I2CM02.cyprj -dcpsoc3 -verilog DelSig_I2CM02.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Oct 05 19:11:43 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\codegentemp\DelSig_I2CM02.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\codegentemp\DelSig_I2CM02.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_DelSig:Net_268\
	\ADC_DelSig:Net_270\
	\IDAC8:Net_157\
	\I2CM:udb_clk\
	Net_135
	\I2CM:Net_973\
	Net_136
	\I2CM:Net_974\
	\I2CM:timeout_clk\
	Net_143
	\I2CM:Net_975\
	Net_140
	Net_139


Deleted 13 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \ADC_DelSig:Net_482\
Aliasing \ADC_DelSig:Net_252\ to \ADC_DelSig:Net_482\
Aliasing tmpOE__Mux_7_net_0 to \ADC_DelSig:soc\
Aliasing one to \ADC_DelSig:soc\
Aliasing tmpOE__Mux_6_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Mux_5_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Mux_4_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Mux_3_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Mux_2_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Mux_1_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Mux_0_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Pin_Ground_net_0 to \ADC_DelSig:soc\
Aliasing \IDAC8:Net_125\ to \ADC_DelSig:Net_482\
Aliasing \IDAC8:Net_194\ to \ADC_DelSig:Net_482\
Aliasing \IDAC8:Net_195\ to \ADC_DelSig:Net_482\
Aliasing tmpOE__Current_Source_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__SDA_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__SCL_net_0 to \ADC_DelSig:soc\
Aliasing \I2CM:Net_969\ to \ADC_DelSig:soc\
Aliasing \I2CM:Net_968\ to \ADC_DelSig:soc\
Removing Rhs of wire \ADC_DelSig:Net_488\[8] = \ADC_DelSig:Net_250\[46]
Removing Rhs of wire \ADC_DelSig:Net_481\[11] = \ADC_DelSig:Net_482\[12]
Removing Rhs of wire zero[14] = \ADC_DelSig:Net_481\[11]
Removing Lhs of wire \ADC_DelSig:Net_252\[48] = zero[14]
Removing Rhs of wire tmpOE__Mux_7_net_0[65] = \ADC_DelSig:soc\[50]
Removing Lhs of wire one[70] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire tmpOE__Mux_6_net_0[73] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire tmpOE__Mux_5_net_0[80] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire tmpOE__Mux_4_net_0[87] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire tmpOE__Mux_3_net_0[94] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire tmpOE__Mux_2_net_0[101] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire tmpOE__Mux_1_net_0[108] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire tmpOE__Mux_0_net_0[115] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire tmpOE__Pin_Ground_net_0[122] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire \IDAC8:Net_125\[129] = zero[14]
Removing Lhs of wire \IDAC8:Net_158\[130] = zero[14]
Removing Lhs of wire \IDAC8:Net_123\[131] = zero[14]
Removing Lhs of wire \IDAC8:Net_194\[136] = zero[14]
Removing Lhs of wire \IDAC8:Net_195\[137] = zero[14]
Removing Lhs of wire tmpOE__Current_Source_net_0[139] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire tmpOE__SDA_net_0[154] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire tmpOE__SCL_net_0[161] = tmpOE__Mux_7_net_0[65]
Removing Rhs of wire \I2CM:sda_x_wire\[167] = \I2CM:Net_643_1\[168]
Removing Rhs of wire \I2CM:Net_697\[170] = \I2CM:Net_643_2\[176]
Removing Rhs of wire \I2CM:Net_1109_0\[173] = \I2CM:scl_yfb\[186]
Removing Rhs of wire \I2CM:Net_1109_1\[174] = \I2CM:sda_yfb\[187]
Removing Lhs of wire \I2CM:scl_x_wire\[177] = \I2CM:Net_643_0\[175]
Removing Lhs of wire \I2CM:Net_969\[178] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire \I2CM:Net_968\[179] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire \I2CM:tmpOE__Bufoe_scl_net_0\[189] = tmpOE__Mux_7_net_0[65]
Removing Lhs of wire \I2CM:tmpOE__Bufoe_sda_net_0\[191] = tmpOE__Mux_7_net_0[65]

------------------------------------------------------
Aliased 0 equations, 31 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\DelSig_I2CM02.cyprj" -dcpsoc3 DelSig_I2CM02.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.159ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Wednesday, 05 October 2016 19:11:43
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Monica P\Desktop\Assignment\CE95277 ADC and UART\DelSig_I2CM02.cydsn\DelSig_I2CM02.cyprj -d CY8C5888LTI-LP097 DelSig_I2CM02.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock I2CM_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_theACLK'. Fanout=1, Signal=\ADC_DelSig:Net_488\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
ADD: pft.M0040: information: The following 8 pin(s) will be assigned a location by the fitter: Mux_0(0), Mux_1(0), Mux_2(0), Mux_3(0), Mux_4(0), Mux_5(0), Mux_6(0), Mux_7(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Mux_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux_7(0)__PA ,
            analog_term => Net_125 ,
            annotation => Net_554 ,
            pad => Mux_7(0)_PAD );

    Pin : Name = Mux_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux_6(0)__PA ,
            analog_term => Net_124 ,
            annotation => Net_553 ,
            pad => Mux_6(0)_PAD );

    Pin : Name = Mux_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux_5(0)__PA ,
            analog_term => Net_123 ,
            annotation => Net_552 ,
            pad => Mux_5(0)_PAD );

    Pin : Name = Mux_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux_4(0)__PA ,
            analog_term => Net_122 ,
            annotation => Net_558 ,
            pad => Mux_4(0)_PAD );

    Pin : Name = Mux_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux_3(0)__PA ,
            analog_term => Net_121 ,
            annotation => Net_556 ,
            pad => Mux_3(0)_PAD );

    Pin : Name = Mux_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux_2(0)__PA ,
            analog_term => Net_120 ,
            annotation => Net_550 ,
            pad => Mux_2(0)_PAD );

    Pin : Name = Mux_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux_1(0)__PA ,
            analog_term => Net_119 ,
            annotation => Net_551 ,
            pad => Mux_1(0)_PAD );

    Pin : Name = Mux_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Mux_0(0)__PA ,
            analog_term => Net_118 ,
            annotation => Net_26 ,
            pad => Mux_0(0)_PAD );

    Pin : Name = Pin_Ground(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Ground(0)__PA ,
            analog_term => Net_225 ,
            annotation => Net_569 ,
            pad => Pin_Ground(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Current_Source(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Current_Source(0)__PA ,
            analog_term => Net_128 ,
            annotation => Net_26 ,
            pad => Current_Source(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2CM:Net_1109_1\ ,
            input => \I2CM:sda_x_wire\ ,
            annotation => Net_81 ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2CM:Net_1109_0\ ,
            input => \I2CM:Net_643_0\ ,
            annotation => Net_82 ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_114 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2CM:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CM:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :  191 :  192 :  0.52 %
  Unique P-terms              :    0 :  384 :  384 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.140ms
Tech mapping phase: Elapsed time ==> 0s.237ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Current_Source(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_Ground(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Mux_0(0)
IO_7@[IOP=(3)][IoId=(7)] : Mux_1(0)
IO_5@[IOP=(3)][IoId=(5)] : Mux_2(0)
IO_2@[IOP=(1)][IoId=(2)] : Mux_3(0)
IO_0@[IOP=(15)][IoId=(0)] : Mux_4(0)
IO_6@[IOP=(3)][IoId=(6)] : Mux_5(0)
IO_3@[IOP=(2)][IoId=(3)] : Mux_6(0)
IO_5@[IOP=(15)][IoId=(5)] : Mux_7(0)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 67% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 85% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Current_Source(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_Ground(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Mux_0(0)
IO_1@[IOP=(0)][IoId=(1)] : Mux_1(0)
IO_5@[IOP=(0)][IoId=(5)] : Mux_2(0)
IO_2@[IOP=(2)][IoId=(2)] : Mux_3(0)
IO_1@[IOP=(2)][IoId=(1)] : Mux_4(0)
IO_2@[IOP=(0)][IoId=(2)] : Mux_5(0)
IO_4@[IOP=(0)][IoId=(4)] : Mux_6(0)
IO_5@[IOP=(15)][IoId=(5)] : Mux_7(0)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 10s.117ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_141 {
    dsm_0_vplus
  }
  Net: Net_118 {
    p0_6
  }
  Net: Net_119 {
    p15_0
  }
  Net: Net_120 {
    p0_4
  }
  Net: Net_121 {
    p3_0
  }
  Net: Net_122 {
    p3_4
  }
  Net: Net_123 {
    p0_2
  }
  Net: Net_124 {
    p0_0
  }
  Net: Net_125 {
    p2_6
  }
  Net: Net_142 {
    dsm_0_vminus
  }
  Net: Net_225 {
    p2_7
  }
  Net: Net_128 {
    vidac_2_iout
    p0_7_x_vidac_2_iout
    p0_7
  }
  Net: \ADC_DelSig:Net_249\ {
  }
  Net: \ADC_DelSig:Net_257\ {
  }
  Net: \ADC_DelSig:Net_109\ {
  }
  Net: \ADC_DelSig:Net_34\ {
  }
  Net: \IDAC8:Net_124\ {
  }
  Net: AmuxNet::AMuxSeq_CYAMUXSIDE_A {
    dsm_0_vplus
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_p2_6
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p0_2
    agl4_x_agr4
    agr4
    agr4_x_p3_4
    agr4_x_p3_0
    agl4_x_p0_4
    agr4_x_p15_0
    agl6_x_p0_6
    p2_6
    p0_0
    p0_2
    p3_4
    p3_0
    p0_4
    p15_0
    p0_6
  }
  Net: AmuxNet::AMuxSeq_CYAMUXSIDE_B {
    dsm_0_vminus
    agl3_x_dsm_0_vminus
    agl3
    agl3_x_p2_7
    p2_7
  }
}
Map of item to net {
  vidac_2_iout                                     -> Net_128
  p0_7_x_vidac_2_iout                              -> Net_128
  p0_7                                             -> Net_128
  dsm_0_vplus                                      -> Net_141
  p0_6                                             -> Net_118
  p15_0                                            -> Net_119
  p0_4                                             -> Net_120
  p3_0                                             -> Net_121
  p3_4                                             -> Net_122
  p0_2                                             -> Net_123
  p0_0                                             -> Net_124
  p2_6                                             -> Net_125
  dsm_0_vminus                                     -> Net_142
  p2_7                                             -> Net_225
  agl2_x_dsm_0_vplus                               -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl2                                             -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl2_x_p2_6                                      -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl4                                             -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl4_x_p0_0                                      -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl6_x_dsm_0_vplus                               -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl6                                             -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl6_x_p0_2                                      -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl4_x_agr4                                      -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agr4                                             -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agr4_x_p3_4                                      -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agr4_x_p3_0                                      -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl4_x_p0_4                                      -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agr4_x_p15_0                                     -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl6_x_p0_6                                      -> AmuxNet::AMuxSeq_CYAMUXSIDE_A
  agl3_x_dsm_0_vminus                              -> AmuxNet::AMuxSeq_CYAMUXSIDE_B
  agl3                                             -> AmuxNet::AMuxSeq_CYAMUXSIDE_B
  agl3_x_p2_7                                      -> AmuxNet::AMuxSeq_CYAMUXSIDE_B
}
Mux Info {
  Mux: AMuxSeq_CYAMUXSIDE_A {
     Mouth: Net_141
     Guts:  AmuxNet::AMuxSeq_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_118
      Outer: agl6_x_p0_6
      Inner: __open__
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_119
      Outer: agr4_x_p15_0
      Inner: __open__
      Path {
        p15_0
        agr4_x_p15_0
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_120
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_121
      Outer: agr4_x_p3_0
      Inner: __open__
      Path {
        p3_0
        agr4_x_p3_0
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_122
      Outer: agr4_x_p3_4
      Inner: __open__
      Path {
        p3_4
        agr4_x_p3_4
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_123
      Outer: agl6_x_p0_2
      Inner: __open__
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 6 {
      Net:   Net_124
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 7 {
      Net:   Net_125
      Outer: agl2_x_p2_6
      Inner: agl2_x_dsm_0_vplus
      Path {
        p2_6
        agl2_x_p2_6
        agl2
        agl2_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: AMuxSeq_CYAMUXSIDE_B {
     Mouth: Net_142
     Guts:  AmuxNet::AMuxSeq_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_225
      Outer: agl3_x_p2_7
      Inner: agl3_x_dsm_0_vminus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   Net_225
      Outer: agl3_x_p2_7
      Inner: agl3_x_dsm_0_vminus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 2 {
      Net:   Net_225
      Outer: agl3_x_p2_7
      Inner: agl3_x_dsm_0_vminus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 3 {
      Net:   Net_225
      Outer: agl3_x_p2_7
      Inner: agl3_x_dsm_0_vminus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 4 {
      Net:   Net_225
      Outer: agl3_x_p2_7
      Inner: agl3_x_dsm_0_vminus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 5 {
      Net:   Net_225
      Outer: agl3_x_p2_7
      Inner: agl3_x_dsm_0_vminus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 6 {
      Net:   Net_225
      Outer: agl3_x_p2_7
      Inner: agl3_x_dsm_0_vminus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 7 {
      Net:   Net_225
      Outer: agl3_x_p2_7
      Inner: agl3_x_dsm_0_vminus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.417ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   47 :   48 :   2.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 64, final cost is 64 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2CM:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CM:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_114 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Mux_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux_6(0)__PA ,
        analog_term => Net_124 ,
        annotation => Net_553 ,
        pad => Mux_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Mux_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux_5(0)__PA ,
        analog_term => Net_123 ,
        annotation => Net_552 ,
        pad => Mux_5(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Mux_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux_2(0)__PA ,
        analog_term => Net_120 ,
        annotation => Net_550 ,
        pad => Mux_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Mux_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux_0(0)__PA ,
        analog_term => Net_118 ,
        annotation => Net_26 ,
        pad => Mux_0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Current_Source(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Current_Source(0)__PA ,
        analog_term => Net_128 ,
        annotation => Net_26 ,
        pad => Current_Source(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = Mux_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux_7(0)__PA ,
        analog_term => Net_125 ,
        annotation => Net_554 ,
        pad => Mux_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Ground(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Ground(0)__PA ,
        analog_term => Net_225 ,
        annotation => Net_569 ,
        pad => Pin_Ground(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Mux_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux_3(0)__PA ,
        analog_term => Net_121 ,
        annotation => Net_556 ,
        pad => Mux_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Mux_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux_4(0)__PA ,
        analog_term => Net_122 ,
        annotation => Net_558 ,
        pad => Mux_4(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2CM:Net_1109_0\ ,
        input => \I2CM:Net_643_0\ ,
        annotation => Net_82 ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2CM:Net_1109_1\ ,
        input => \I2CM:sda_x_wire\ ,
        annotation => Net_81 ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Mux_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Mux_1(0)__PA ,
        analog_term => Net_119 ,
        annotation => Net_551 ,
        pad => Mux_1(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig:Net_93\ ,
            dclk_0 => \ADC_DelSig:Net_93_local\ ,
            aclk_glb_0 => \ADC_DelSig:Net_488\ ,
            aclk_0 => \ADC_DelSig:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig:DSM\
        PORT MAP (
            aclock => \ADC_DelSig:Net_488\ ,
            vplus => Net_141 ,
            vminus => Net_142 ,
            reset_dec => \ADC_DelSig:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig:Net_249\ ,
            ext_pin_2 => \ADC_DelSig:Net_257\ ,
            ext_vssa => \ADC_DelSig:Net_109\ ,
            qtz_ref => \ADC_DelSig:Net_34\ ,
            dec_clock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig:DEC\
        PORT MAP (
            aclock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig:mod_reset\ ,
            interrupt => Net_114 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2CM:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2CM:Net_1109_0\ ,
            sda_in => \I2CM:Net_1109_1\ ,
            scl_out => \I2CM:Net_643_0\ ,
            sda_out => \I2CM:sda_x_wire\ ,
            interrupt => \I2CM:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\IDAC8:viDAC8\
        PORT MAP (
            vout => \IDAC8:Net_124\ ,
            iout => Net_128 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxSeq_CYAMUXSIDE_A
        PORT MAP (
            muxin_7 => Net_125 ,
            muxin_6 => Net_124 ,
            muxin_5 => Net_123 ,
            muxin_4 => Net_122 ,
            muxin_3 => Net_121 ,
            muxin_2 => Net_120 ,
            muxin_1 => Net_119 ,
            muxin_0 => Net_118 ,
            vout => Net_141 );
        Properties:
        {
            api_type = 1
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxSeq_CYAMUXSIDE_B
        PORT MAP (
            muxin_7 => Net_225 ,
            muxin_6 => Net_225 ,
            muxin_5 => Net_225 ,
            muxin_4 => Net_225 ,
            muxin_3 => Net_225 ,
            muxin_2 => Net_225 ,
            muxin_1 => Net_225 ,
            muxin_0 => Net_225 ,
            vout => Net_142 );
        Properties:
        {
            api_type = 1
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000"
            muxin_width = 8
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |          Mux_6(0) | Analog(Net_124)
     |   2 |       |      NONE |      HI_Z_ANALOG |          Mux_5(0) | Analog(Net_123)
     |   4 |       |      NONE |      HI_Z_ANALOG |          Mux_2(0) | Analog(Net_120)
     |   6 |       |      NONE |      HI_Z_ANALOG |          Mux_0(0) | Analog(Net_118)
     |   7 |     * |      NONE |      HI_Z_ANALOG | Current_Source(0) | Analog(Net_128)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
   2 |   6 |       |      NONE |      HI_Z_ANALOG |          Mux_7(0) | Analog(Net_125)
     |   7 |     * |      NONE |      HI_Z_ANALOG |     Pin_Ground(0) | Analog(Net_225)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
   3 |   0 |       |      NONE |      HI_Z_ANALOG |          Mux_3(0) | Analog(Net_121)
     |   4 |       |      NONE |      HI_Z_ANALOG |          Mux_4(0) | Analog(Net_122)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |            SCL(0) | FB(\I2CM:Net_1109_0\), In(\I2CM:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |            SDA(0) | FB(\I2CM:Net_1109_1\), In(\I2CM:sda_x_wire\)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------
  15 |   0 |       |      NONE |      HI_Z_ANALOG |          Mux_1(0) | Analog(Net_119)
--------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.977ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.372ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.269ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DelSig_I2CM02_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.337ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.987ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 14s.018ms
API generation phase: Elapsed time ==> 2s.602ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
