Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: SPFPMultipier.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SPFPMultipier.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SPFPMultipier"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : SPFPMultipier
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/virtualshare/Lab06/CS161L_Lab08/SPFPMult.v" into library work
Parsing module <SPFPMultipier>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SPFPMultipier>.
WARNING:HDLCompiler:413 - "/home/ise/virtualshare/Lab06/CS161L_Lab08/SPFPMult.v" Line 73: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/virtualshare/Lab06/CS161L_Lab08/SPFPMult.v" Line 84: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/virtualshare/Lab06/CS161L_Lab08/SPFPMult.v" Line 87: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SPFPMultipier>.
    Related source file is "/home/ise/virtualshare/Lab06/CS161L_Lab08/SPFPMult.v".
    Found 1-bit register for signal <valid>.
    Found 32-bit register for signal <result>.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_5_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_9_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_13_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_17_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_21_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_25_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_29_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_33_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_37_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_41_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_45_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_49_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_53_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_57_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_61_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_65_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_69_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_73_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_77_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_81_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_85_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_89_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_93_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_97_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_101_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_105_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_109_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_113_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_117_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_121_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_125_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_129_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_133_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_137_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_141_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_145_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_149_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_153_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_157_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_161_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_165_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_169_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_173_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_177_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_181_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_185_OUT> created at line 73.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_189_OUT> created at line 73.
    Found 9-bit adder for signal <n0505> created at line 84.
    Found 8-bit adder for signal <GND_1_o_GND_1_o_add_195_OUT> created at line 87.
    Found 8-bit subtractor for signal <n0506> created at line 0.
    Found 24x24-bit multiplier for signal <PWR_1_o_PWR_1_o_MuLt_0_OUT> created at line 67.
    Summary:
	inferred   1 Multiplier(s).
	inferred  50 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <SPFPMultipier> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 50
 8-bit adder                                           : 48
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 2
 1-bit register                                        : 1
 32-bit register                                       : 1
# Multiplexers                                         : 96
 48-bit 2-to-1 multiplexer                             : 48
 8-bit 2-to-1 multiplexer                              : 48
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 50
 8-bit adder                                           : 49
 8-bit subtractor                                      : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Multiplexers                                         : 96
 48-bit 2-to-1 multiplexer                             : 48
 8-bit 2-to-1 multiplexer                              : 48
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SPFPMultipier> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SPFPMultipier, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SPFPMultipier.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1466
#      GND                         : 1
#      LUT2                        : 11
#      LUT3                        : 25
#      LUT4                        : 57
#      LUT5                        : 657
#      LUT6                        : 705
#      MUXF7                       : 9
#      VCC                         : 1
# FlipFlops/Latches                : 33
#      FDR                         : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 99
#      IBUF                        : 66
#      OBUF                        : 33
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                 1455  out of  27288     5%  
    Number used as Logic:              1455  out of  27288     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1455
   Number with an unused Flip Flop:    1455  out of   1455   100%  
   Number with an unused LUT:             0  out of   1455     0%  
   Number of fully used LUT-FF pairs:     0  out of   1455     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of    296    33%  
    IOB Flip Flops/Latches:              33

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      4  out of     58     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 75.685ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 668482075837982446714880 / 66
-------------------------------------------------------------------------
Offset:              75.685ns (Levels of Logic = 53)
  Source:            A<16> (PAD)
  Destination:       result_28 (FF)
  Destination Clock: clk rising

  Data Path: A<16> to result_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  A_16_IBUF (A_16_IBUF)
     DSP48A1:A16->P47     18   4.560   1.049  Mmult_PWR_1_o_PWR_1_o_MuLt_0_OUT (Mmult_PWR_1_o_PWR_1_o_MuLt_0_OUT_P47_to_Mmult_PWR_1_o_PWR_1_o_MuLt_0_OUT1)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  Mmult_PWR_1_o_PWR_1_o_MuLt_0_OUT1 (Mmult_PWR_1_o_PWR_1_o_MuLt_0_OUT1_PCOUT_to_Mmult_PWR_1_o_PWR_1_o_MuLt_0_OUT2_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.264   1.049  Mmult_PWR_1_o_PWR_1_o_MuLt_0_OUT2 (Mmult_PWR_1_o_PWR_1_o_MuLt_0_OUT2_P47_to_Mmult_PWR_1_o_PWR_1_o_MuLt_0_OUT3)
     DSP48A1:C30->P13     64   2.687   1.984  Mmult_PWR_1_o_PWR_1_o_MuLt_0_OUT3 (Madd_GND_1_o_GND_1_o_add_5_OUT_lut<0>)
     LUT5:I0->O            6   0.203   1.109  Mmux_PWR_1_o_PWR_1_o_mux_7_OUT441 (PWR_1_o_GND_1_o_equal_5_o_mmx_out6)
     LUT6:I0->O           96   0.203   1.955  Mmux_PWR_1_o_PWR_1_o_mux_19_OUT481 (PWR_1_o_PWR_1_o_mux_19_OUT<47>)
     LUT6:I4->O            3   0.203   1.015  Mmux_n04192 (Madd_GND_1_o_GND_1_o_add_25_OUT_lut<1>)
     LUT6:I0->O            5   0.203   0.943  Mmux_n042122 (Madd_GND_1_o_GND_1_o_add_29_OUT_lut<1>)
     LUT6:I3->O            3   0.205   1.015  Mmux_n042341 (Madd_GND_1_o_GND_1_o_add_33_OUT_lut<3>)
     LUT6:I0->O            4   0.203   1.028  Mmux_n042541 (Madd_GND_1_o_GND_1_o_add_37_OUT_lut<3>)
     LUT5:I0->O            1   0.203   0.944  Mmux_n042741 (Madd_GND_1_o_GND_1_o_add_41_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n042941 (Madd_GND_1_o_GND_1_o_add_45_OUT_lut<3>)
     LUT6:I0->O            3   0.203   0.995  Mmux_n043141 (Madd_GND_1_o_GND_1_o_add_49_OUT_lut<3>)
     LUT5:I0->O            5   0.203   1.059  Mmux_n043341 (Madd_GND_1_o_GND_1_o_add_53_OUT_lut<3>)
     LUT5:I0->O            1   0.203   0.944  Mmux_n043541 (Madd_GND_1_o_GND_1_o_add_57_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n043741 (Madd_GND_1_o_GND_1_o_add_61_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n043941 (Madd_GND_1_o_GND_1_o_add_65_OUT_lut<3>)
     LUT6:I0->O            5   0.203   1.059  Mmux_n044141 (Madd_GND_1_o_GND_1_o_add_69_OUT_lut<3>)
     LUT5:I0->O            1   0.203   0.944  Mmux_n044341 (Madd_GND_1_o_GND_1_o_add_73_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n044541 (Madd_GND_1_o_GND_1_o_add_77_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n044741 (Madd_GND_1_o_GND_1_o_add_81_OUT_lut<3>)
     LUT6:I0->O            5   0.203   1.059  Mmux_n044941 (Madd_GND_1_o_GND_1_o_add_85_OUT_lut<3>)
     LUT5:I0->O            1   0.203   0.944  Mmux_n045141 (Madd_GND_1_o_GND_1_o_add_89_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n045341 (Madd_GND_1_o_GND_1_o_add_93_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n045541 (Madd_GND_1_o_GND_1_o_add_97_OUT_lut<3>)
     LUT6:I0->O            5   0.203   1.059  Mmux_n045741 (Madd_GND_1_o_GND_1_o_add_101_OUT_lut<3>)
     LUT5:I0->O            1   0.203   0.944  Mmux_n045941 (Madd_GND_1_o_GND_1_o_add_105_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n046141 (Madd_GND_1_o_GND_1_o_add_109_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n046341 (Madd_GND_1_o_GND_1_o_add_113_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n046541 (Madd_GND_1_o_GND_1_o_add_117_OUT_lut<3>)
     LUT6:I0->O            4   0.203   1.028  Mmux_n046741 (Madd_GND_1_o_GND_1_o_add_121_OUT_lut<3>)
     LUT5:I0->O            1   0.203   0.944  Mmux_n046941 (Madd_GND_1_o_GND_1_o_add_125_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n047141 (Madd_GND_1_o_GND_1_o_add_129_OUT_lut<3>)
     LUT6:I0->O            5   0.203   1.059  Mmux_n047341 (Madd_GND_1_o_GND_1_o_add_133_OUT_lut<3>)
     LUT5:I0->O            1   0.203   0.944  Mmux_n047541 (Madd_GND_1_o_GND_1_o_add_137_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n047741 (Madd_GND_1_o_GND_1_o_add_141_OUT_lut<3>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n047941 (Madd_GND_1_o_GND_1_o_add_145_OUT_lut<3>)
     LUT6:I0->O            4   0.203   1.028  Mmux_n048141 (Madd_GND_1_o_GND_1_o_add_149_OUT_lut<3>)
     LUT5:I0->O            3   0.203   1.015  Mmux_n048341 (Madd_GND_1_o_GND_1_o_add_153_OUT_lut<3>)
     LUT6:I0->O            4   0.203   1.048  Mmux_n048541 (Madd_GND_1_o_GND_1_o_add_157_OUT_lut<3>)
     LUT6:I0->O            3   0.203   0.995  Mmux_n048741 (Madd_GND_1_o_GND_1_o_add_161_OUT_lut<3>)
     LUT6:I1->O            3   0.203   0.651  Madd_GND_1_o_GND_1_o_add_161_OUT_cy<4>11 (Madd_GND_1_o_GND_1_o_add_161_OUT_cy<4>)
     LUT6:I5->O            2   0.205   0.981  Mmux_n048961 (Madd_GND_1_o_GND_1_o_add_165_OUT_lut<5>)
     LUT6:I0->O            3   0.203   1.015  Mmux_n049161 (Madd_GND_1_o_GND_1_o_add_169_OUT_lut<5>)
     LUT6:I0->O            2   0.203   0.981  Mmux_n049361 (Madd_GND_1_o_GND_1_o_add_173_OUT_lut<5>)
     LUT6:I0->O            3   0.203   0.898  Mmux_n049561 (Madd_GND_1_o_GND_1_o_add_177_OUT_lut<5>)
     LUT4:I0->O            2   0.203   0.864  Mmux_n049761 (Madd_GND_1_o_GND_1_o_add_181_OUT_lut<5>)
     LUT4:I0->O            3   0.203   1.015  Madd_GND_1_o_GND_1_o_add_181_OUT_cy<5>11 (Madd_GND_1_o_GND_1_o_add_181_OUT_cy<5>)
     LUT6:I0->O            1   0.203   0.944  Mmux_n049981 (Madd_GND_1_o_GND_1_o_add_185_OUT_lut<7>)
     LUT6:I0->O            1   0.203   0.944  Mmux_n050181 (Madd_GND_1_o_GND_1_o_add_189_OUT_lut<7>)
     LUT6:I0->O            8   0.203   1.147  GND_1_o_GND_1_o_equal_195_o<7>3 (GND_1_o_GND_1_o_equal_195_o)
     LUT6:I1->O            1   0.203   0.000  Mmux_C_Exponent61 (C_Exponent<5>)
     FDR:D                     0.102          result_28
    ----------------------------------------
    Total                     75.685ns (23.272ns logic, 52.413ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            result_31 (FF)
  Destination:       result<31> (PAD)
  Source Clock:      clk rising

  Data Path: result_31 to result<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  result_31 (result_31)
     OBUF:I->O                 2.571          result_31_OBUF (result<31>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.39 secs
 
--> 


Total memory usage is 424968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

