(window.webpackJsonp=window.webpackJsonp||[]).push([[6],{361:function(t,r,e){"use strict";e.r(r);var o=e(16),i=Object(o.a)({},(function(){var t=this,r=t._self._c;return r("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[r("h1",{attrs:{id:"verilog"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#verilog"}},[t._v("#")]),t._v(" Verilog")]),t._v(" "),r("ul",[r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_01/"}},[t._v("01.Verilog HDL语言基本要素")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_02/"}},[t._v("02.Verilog HDL基本数据类型")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_03/"}},[t._v("03.Verilog HDL运算符和表达式")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_04/"}},[t._v("04.Verilog HDL模块")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_05/"}},[t._v("05.VerilogHDL程序设计和描述方式")])],1)]),t._v(" "),r("hr"),t._v(" "),r("p",[r("strong",[r("a",{attrs:{href:"/message-board"}},[t._v("留言板")])])])])}),[],!1,null,null,null);r.default=i.exports}}]);