#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ce8cee1a30 .scope module, "tb_decoder" "tb_decoder" 2 4;
 .timescale -9 -12;
P_000001ce8ce5ca10 .param/l "AWIDTH" 0 2 8, +C4<00000000000000000000000000000101>;
P_000001ce8ce5ca48 .param/l "CLK_PERIOD" 0 2 10, +C4<00000000000000000000000000001010>;
P_000001ce8ce5ca80 .param/l "DWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_000001ce8ce5cab8 .param/l "IWIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
P_000001ce8ce5caf0 .param/l "PC_WIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
v000001ce8cf3f860_0 .var "d_clk", 0 0;
v000001ce8cf3e460_0 .var "d_i_ce", 0 0;
v000001ce8cf3e5a0_0 .var "d_i_flush", 0 0;
v000001ce8cf3f040_0 .var "d_i_instr", 31 0;
v000001ce8cf3f180_0 .var "d_i_pc", 31 0;
v000001ce8cf3e780_0 .var "d_i_stall", 0 0;
v000001ce8cf3f680_0 .net "d_o_addr_rd", 4 0, L_000001ce8ce5d800;  1 drivers
v000001ce8cf3e820_0 .net "d_o_addr_rd_p", 4 0, v000001ce8cf1d9c0_0;  1 drivers
v000001ce8cf3eb40_0 .net "d_o_addr_rs1", 4 0, L_000001ce8ce5e4b0;  1 drivers
v000001ce8cf3ebe0_0 .net "d_o_addr_rs1_p", 4 0, v000001ce8cf1d560_0;  1 drivers
v000001ce8cf3ec80_0 .net "d_o_addr_rs2", 4 0, L_000001ce8ce5e440;  1 drivers
v000001ce8cf3ed20_0 .net "d_o_addr_rs2_p", 4 0, v000001ce8cf1d6a0_0;  1 drivers
v000001ce8cf3edc0_0 .net "d_o_alu", 13 0, v000001ce8cf3f220_0;  1 drivers
v000001ce8cf3ee60_0 .net "d_o_ce", 0 0, v000001ce8cf3ef00_0;  1 drivers
v000001ce8cf3efa0_0 .net "d_o_exception", 3 0, v000001ce8cf3fa40_0;  1 drivers
v000001ce8cf3f2c0_0 .net "d_o_flush", 0 0, L_000001ce8ce5e360;  1 drivers
v000001ce8cf3f360_0 .net "d_o_funct3", 2 0, v000001ce8cf3e3c0_0;  1 drivers
v000001ce8cf3f540_0 .net "d_o_imm", 31 0, v000001ce8cf3e8c0_0;  1 drivers
v000001ce8cf3f5e0_0 .net "d_o_opcode", 10 0, v000001ce8cf3fd60_0;  1 drivers
v000001ce8cf406f0_0 .net "d_o_pc", 31 0, v000001ce8cf3e960_0;  1 drivers
v000001ce8cf40290_0 .net "d_o_stall", 0 0, L_000001ce8ce5d8e0;  1 drivers
v000001ce8cf417d0_0 .var "d_rst", 0 0;
S_000001ce8cee1bc0 .scope task, "reset" "reset" 2 79, 2 79 0, S_000001ce8cee1a30;
 .timescale -9 -12;
v000001ce8ce1c370_0 .var/i "i", 31 0;
E_000001ce8ced82f0 .event posedge, v000001ce8cf1d1a0_0;
TD_tb_decoder.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf417d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce8ce1c370_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001ce8ce1c370_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.1, 5;
    %wait E_000001ce8ced82f0;
    %load/vec4 v000001ce8ce1c370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce8ce1c370_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf417d0_0, 0, 1;
    %wait E_000001ce8ced82f0;
    %end;
S_000001ce8cea6300 .scope module, "uut" "decoder" 2 43, 3 5 0, S_000001ce8cee1a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_000001ce8ce5cb30 .param/l "AWIDTH" 0 3 8, +C4<00000000000000000000000000000101>;
P_000001ce8ce5cb68 .param/l "DWIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_000001ce8ce5cba0 .param/l "FUNCT_WIDTH" 0 3 10, +C4<00000000000000000000000000000011>;
P_000001ce8ce5cbd8 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001ce8ce5cc10 .param/l "PC_WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
L_000001ce8ce5e440 .functor BUFZ 5, v000001ce8cf3e320_0, C4<00000>, C4<00000>, C4<00000>;
L_000001ce8ce5e4b0 .functor BUFZ 5, v000001ce8cf3f0e0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001ce8ce5d800 .functor BUFZ 5, v000001ce8cf3e280_0, C4<00000>, C4<00000>, C4<00000>;
L_000001ce8ce5dcd0 .functor OR 1, L_000001ce8ce5d8e0, v000001ce8cf3e780_0, C4<0>, C4<0>;
L_000001ce8ce5e520 .functor AND 1, L_000001ce8cf401f0, v000001ce8cf3ef00_0, C4<1>, C4<1>;
L_000001ce8ce5d8e0 .functor OR 1, v000001ce8cf3e780_0, L_000001ce8ce5e520, C4<0>, C4<0>;
L_000001ce8ce5e360 .functor OR 1, v000001ce8cf3e5a0_0, L_000001ce8cf40dd0, C4<0>, C4<0>;
v000001ce8ce33330_0 .net *"_ivl_11", 0 0, L_000001ce8ce5e520;  1 drivers
v000001ce8ce65f80_0 .net *"_ivl_15", 0 0, L_000001ce8cf40dd0;  1 drivers
v000001ce8ce1c4b0_0 .net *"_ivl_9", 0 0, L_000001ce8cf401f0;  1 drivers
v000001ce8cedfd40_0 .var "alu_add_d", 0 0;
v000001ce8cee1d50_0 .var "alu_and_d", 0 0;
v000001ce8cea6600_0 .var "alu_eq_d", 0 0;
v000001ce8cf1da60_0 .var "alu_ge_d", 0 0;
v000001ce8cf1db00_0 .var "alu_geu_d", 0 0;
v000001ce8cf1d2e0_0 .var "alu_lt_d", 0 0;
v000001ce8cf1dba0_0 .var "alu_ltu_d", 0 0;
v000001ce8cf1dd80_0 .var "alu_neq_d", 0 0;
v000001ce8cf1d240_0 .var "alu_or_d", 0 0;
v000001ce8cf1d4c0_0 .var "alu_sll_d", 0 0;
v000001ce8cf1dec0_0 .var "alu_slt_d", 0 0;
v000001ce8cf1dce0_0 .var "alu_sltu_d", 0 0;
v000001ce8cf1de20_0 .var "alu_sra_d", 0 0;
v000001ce8cf1d380_0 .var "alu_srl_d", 0 0;
v000001ce8cf1d920_0 .var "alu_sub_d", 0 0;
v000001ce8cf1df60_0 .var "alu_xor_d", 0 0;
v000001ce8cf1d1a0_0 .net "d_clk", 0 0, v000001ce8cf3f860_0;  1 drivers
v000001ce8cf1d740_0 .net "d_i_ce", 0 0, v000001ce8cf3e460_0;  1 drivers
v000001ce8cf1e000_0 .net "d_i_flush", 0 0, v000001ce8cf3e5a0_0;  1 drivers
v000001ce8cf1d7e0_0 .net "d_i_instr", 31 0, v000001ce8cf3f040_0;  1 drivers
v000001ce8cf1dc40_0 .net "d_i_pc", 31 0, v000001ce8cf3f180_0;  1 drivers
v000001ce8cf1e0a0_0 .net "d_i_stall", 0 0, v000001ce8cf3e780_0;  1 drivers
v000001ce8cf1d880_0 .net "d_o_addr_rd", 4 0, L_000001ce8ce5d800;  alias, 1 drivers
v000001ce8cf1d9c0_0 .var "d_o_addr_rd_p", 4 0;
v000001ce8cf1d420_0 .net "d_o_addr_rs1", 4 0, L_000001ce8ce5e4b0;  alias, 1 drivers
v000001ce8cf1d560_0 .var "d_o_addr_rs1_p", 4 0;
v000001ce8cf1d600_0 .net "d_o_addr_rs2", 4 0, L_000001ce8ce5e440;  alias, 1 drivers
v000001ce8cf1d6a0_0 .var "d_o_addr_rs2_p", 4 0;
v000001ce8cf3f220_0 .var "d_o_alu", 13 0;
v000001ce8cf3ef00_0 .var "d_o_ce", 0 0;
v000001ce8cf3fa40_0 .var "d_o_exception", 3 0;
v000001ce8cf3ff40_0 .net "d_o_flush", 0 0, L_000001ce8ce5e360;  alias, 1 drivers
v000001ce8cf3e3c0_0 .var "d_o_funct3", 2 0;
v000001ce8cf3e8c0_0 .var "d_o_imm", 31 0;
v000001ce8cf3fd60_0 .var "d_o_opcode", 10 0;
v000001ce8cf3e960_0 .var "d_o_pc", 31 0;
v000001ce8cf3fcc0_0 .net "d_o_stall", 0 0, L_000001ce8ce5d8e0;  alias, 1 drivers
v000001ce8cf3e640_0 .net "d_rst", 0 0, v000001ce8cf417d0_0;  1 drivers
v000001ce8cf3f400_0 .var "funct3", 2 0;
v000001ce8cf3f900_0 .var "illegal_check", 0 0;
v000001ce8cf3f9a0_0 .var "imm_d", 31 0;
v000001ce8cf3fc20_0 .var "opcode", 6 0;
v000001ce8cf3ea00_0 .var "opcode_auipc_d", 0 0;
v000001ce8cf3e6e0_0 .var "opcode_branch_d", 0 0;
v000001ce8cf3fe00_0 .var "opcode_fence_d", 0 0;
v000001ce8cf3f720_0 .var "opcode_itype_d", 0 0;
v000001ce8cf3eaa0_0 .var "opcode_jal_d", 0 0;
v000001ce8cf3fae0_0 .var "opcode_jalr_d", 0 0;
v000001ce8cf3ffe0_0 .var "opcode_load_word_d", 0 0;
v000001ce8cf3fea0_0 .var "opcode_lui_d", 0 0;
v000001ce8cf3e140_0 .var "opcode_rtype_d", 0 0;
v000001ce8cf3e500_0 .var "opcode_store_word_d", 0 0;
v000001ce8cf3f7c0_0 .var "opcode_system_d", 0 0;
v000001ce8cf3fb80_0 .net "stall_bit", 0 0, L_000001ce8ce5dcd0;  1 drivers
v000001ce8cf3e1e0_0 .var "system_exeption", 0 0;
v000001ce8cf3e280_0 .var "temp_addr_rd", 4 0;
v000001ce8cf3f0e0_0 .var "temp_addr_rs1", 4 0;
v000001ce8cf3e320_0 .var "temp_addr_rs2", 4 0;
v000001ce8cf3f4a0_0 .var "valid_opcode", 0 0;
E_000001ce8ced8530/0 .event anyedge, v000001ce8cf1d7e0_0, v000001ce8cf3fc20_0, v000001ce8cf3f400_0, v000001ce8cf3e140_0;
E_000001ce8ced8530/1 .event anyedge, v000001ce8cf3f720_0, v000001ce8cf3ffe0_0, v000001ce8cf3e500_0, v000001ce8cf3e6e0_0;
E_000001ce8ced8530/2 .event anyedge, v000001ce8cf3eaa0_0, v000001ce8cf3fae0_0, v000001ce8cf3fea0_0, v000001ce8cf3ea00_0;
E_000001ce8ced8530/3 .event anyedge, v000001ce8cf3f7c0_0, v000001ce8cf3fe00_0, v000001ce8cf1d4c0_0, v000001ce8cf1d380_0;
E_000001ce8ced8530/4 .event anyedge, v000001ce8cf1de20_0;
E_000001ce8ced8530 .event/or E_000001ce8ced8530/0, E_000001ce8ced8530/1, E_000001ce8ced8530/2, E_000001ce8ced8530/3, E_000001ce8ced8530/4;
E_000001ce8ced85f0/0 .event negedge, v000001ce8cf3e640_0;
E_000001ce8ced85f0/1 .event posedge, v000001ce8cf1d1a0_0;
E_000001ce8ced85f0 .event/or E_000001ce8ced85f0/0, E_000001ce8ced85f0/1;
L_000001ce8cf401f0 .part v000001ce8cf3fa40_0, 0, 1;
L_000001ce8cf40dd0 .part v000001ce8cf3fa40_0, 1, 1;
    .scope S_000001ce8cea6300;
T_1 ;
    %wait E_000001ce8ced85f0;
    %load/vec4 v000001ce8cf3e640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce8cf3ef00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ce8cf3e960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce8cf3f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce8cf3f900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce8cf3e1e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ce8cf1d560_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ce8cf1d6a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ce8cf1d9c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ce8cf3fa40_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001ce8cf3f220_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001ce8cf3fd60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ce8cf3e320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ce8cf3f0e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ce8cf3e280_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ce8cf1d740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001ce8cf3fb80_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001ce8cf1dc40_0;
    %assign/vec4 v000001ce8cf3e960_0, 0;
    %load/vec4 v000001ce8cf3f0e0_0;
    %assign/vec4 v000001ce8cf1d560_0, 0;
    %load/vec4 v000001ce8cf3e320_0;
    %assign/vec4 v000001ce8cf1d6a0_0, 0;
    %load/vec4 v000001ce8cf3e280_0;
    %assign/vec4 v000001ce8cf1d9c0_0, 0;
    %load/vec4 v000001ce8cf3f400_0;
    %assign/vec4 v000001ce8cf3e3c0_0, 0;
    %load/vec4 v000001ce8cf3f9a0_0;
    %assign/vec4 v000001ce8cf3e8c0_0, 0;
    %load/vec4 v000001ce8cedfd40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf1d920_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf1dec0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf1dce0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf1df60_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf1d240_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cee1d50_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf1d4c0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf1d380_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf1de20_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cea6600_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf1dd80_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf1da60_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf1db00_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3f220_0, 4, 5;
    %load/vec4 v000001ce8cf3e140_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fd60_0, 4, 5;
    %load/vec4 v000001ce8cf3f720_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fd60_0, 4, 5;
    %load/vec4 v000001ce8cf3ffe0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fd60_0, 4, 5;
    %load/vec4 v000001ce8cf3e500_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fd60_0, 4, 5;
    %load/vec4 v000001ce8cf3e6e0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fd60_0, 4, 5;
    %load/vec4 v000001ce8cf3eaa0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fd60_0, 4, 5;
    %load/vec4 v000001ce8cf3fae0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fd60_0, 4, 5;
    %load/vec4 v000001ce8cf3fea0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fd60_0, 4, 5;
    %load/vec4 v000001ce8cf3ea00_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fd60_0, 4, 5;
    %load/vec4 v000001ce8cf3f7c0_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fd60_0, 4, 5;
    %load/vec4 v000001ce8cf3fe00_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fd60_0, 4, 5;
T_1.2 ;
    %load/vec4 v000001ce8cf3fc20_0;
    %pad/u 11;
    %assign/vec4 v000001ce8cf3fd60_0, 0;
    %load/vec4 v000001ce8cf1d740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v000001ce8cf3fb80_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000001ce8cf3f4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_1.8, 8;
    %load/vec4 v000001ce8cf3f900_0;
    %or;
T_1.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fa40_0, 4, 5;
    %load/vec4 v000001ce8cf3e1e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fa40_0, 4, 5;
    %load/vec4 v000001ce8cf3e1e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fa40_0, 4, 5;
    %load/vec4 v000001ce8cf3e1e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.17, 9;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.17;
    %flag_set/vec4 8;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ce8cf3fa40_0, 4, 5;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ce8cf3fa40_0, 0;
T_1.6 ;
    %load/vec4 v000001ce8cf1e000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.20, 9;
    %load/vec4 v000001ce8cf3fb80_0;
    %nor/r;
    %and;
T_1.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce8cf3ef00_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v000001ce8cf3fb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %load/vec4 v000001ce8cf1d740_0;
    %assign/vec4 v000001ce8cf3ef00_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v000001ce8cf3fb80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.25, 9;
    %load/vec4 v000001ce8cf1e0a0_0;
    %nor/r;
    %and;
T_1.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce8cf3ef00_0, 0;
T_1.23 ;
T_1.22 ;
T_1.19 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ce8cea6300;
T_2 ;
    %wait E_000001ce8ced8530;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ce8cf3f0e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ce8cf3e320_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ce8cf3e280_0, 0, 5;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001ce8cf3fc20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ce8cf3f400_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf3f900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cedfd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1df60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cee1d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1d4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1d380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cea6600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1d2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf1db00_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ce8cf3e140_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ce8cf3f720_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ce8cf3ffe0_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ce8cf3e500_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ce8cf3e6e0_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ce8cf3eaa0_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ce8cf3fae0_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ce8cf3fea0_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ce8cf3ea00_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ce8cf3f7c0_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ce8cf3fe00_0, 0, 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.0;
    %store/vec4 v000001ce8cf3e1e0_0, 0, 1;
    %load/vec4 v000001ce8cf3e140_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.10, 8;
    %load/vec4 v000001ce8cf3f720_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.10;
    %jmp/1 T_2.9, 8;
    %load/vec4 v000001ce8cf3ffe0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.9;
    %jmp/1 T_2.8, 8;
    %load/vec4 v000001ce8cf3e500_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.8;
    %jmp/1 T_2.7, 8;
    %load/vec4 v000001ce8cf3e6e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.7;
    %jmp/1 T_2.6, 8;
    %load/vec4 v000001ce8cf3eaa0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.6;
    %jmp/1 T_2.5, 8;
    %load/vec4 v000001ce8cf3fae0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.5;
    %jmp/1 T_2.4, 8;
    %load/vec4 v000001ce8cf3fea0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/1 T_2.3, 8;
    %load/vec4 v000001ce8cf3ea00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.3;
    %jmp/1 T_2.2, 8;
    %load/vec4 v000001ce8cf3f7c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %flag_get/vec4 8;
    %jmp/1 T_2.1, 8;
    %load/vec4 v000001ce8cf3fe00_0;
    %or;
T_2.1;
    %store/vec4 v000001ce8cf3f4a0_0, 0, 1;
    %load/vec4 v000001ce8cf3f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v000001ce8cf1d4c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.15, 8;
    %load/vec4 v000001ce8cf1d380_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.15;
    %jmp/1 T_2.14, 8;
    %load/vec4 v000001ce8cf1de20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.14;
    %flag_get/vec4 8;
    %jmp/0 T_2.13, 8;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %store/vec4 v000001ce8cf3f900_0, 0, 1;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v000001ce8cf3e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.27, 4;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_2.28, 4;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.28;
    %and;
T_2.27;
    %flag_set/vec4 9;
    %jmp/1 T_2.26, 9;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 2, 0, 3;
    %flag_or 9, 4;
T_2.26;
    %jmp/1 T_2.25, 9;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 3, 0, 3;
    %flag_or 9, 4;
T_2.25;
    %jmp/1 T_2.24, 9;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 4, 0, 3;
    %flag_or 9, 4;
T_2.24;
    %jmp/1 T_2.23, 9;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 6, 0, 3;
    %flag_or 9, 4;
T_2.23;
    %jmp/1 T_2.22, 9;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 7, 0, 3;
    %flag_or 9, 4;
T_2.22;
    %jmp/1 T_2.21, 9;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 1, 0, 3;
    %flag_or 9, 4;
T_2.21;
    %flag_get/vec4 9;
    %jmp/1 T_2.20, 9;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.29, 4;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_2.30, 4;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.30;
    %and;
T_2.29;
    %or;
T_2.20;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf3f900_0, 0, 1;
T_2.18 ;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v000001ce8cf3ffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.31, 8;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_2.38, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_2.38;
    %jmp/1 T_2.37, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 9;
T_2.37;
    %jmp/1 T_2.36, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_2.36;
    %flag_get/vec4 4;
    %jmp/1 T_2.35, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.35;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf3f900_0, 0, 1;
T_2.33 ;
    %jmp T_2.32;
T_2.31 ;
    %load/vec4 v000001ce8cf3e500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.39, 8;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_2.44, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 9;
T_2.44;
    %flag_get/vec4 4;
    %jmp/1 T_2.43, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.43;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf3f900_0, 0, 1;
T_2.41 ;
    %jmp T_2.40;
T_2.39 ;
    %load/vec4 v000001ce8cf3e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.45, 8;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_2.53, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_2.53;
    %jmp/1 T_2.52, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_2.52;
    %jmp/1 T_2.51, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 9;
T_2.51;
    %jmp/1 T_2.50, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 7, 0, 3;
    %flag_or 4, 9;
T_2.50;
    %flag_get/vec4 4;
    %jmp/1 T_2.49, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.49;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.47, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf3f900_0, 0, 1;
T_2.47 ;
T_2.45 ;
T_2.40 ;
T_2.32 ;
T_2.17 ;
T_2.12 ;
    %load/vec4 v000001ce8cf3e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.54, 8;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001ce8cf3e320_0, 0, 5;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001ce8cf3f0e0_0, 0, 5;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001ce8cf3e280_0, 0, 5;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001ce8cf3f400_0, 0, 3;
    %jmp T_2.55;
T_2.54 ;
    %load/vec4 v000001ce8cf3f720_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.61, 8;
    %load/vec4 v000001ce8cf3ffe0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.61;
    %jmp/1 T_2.60, 8;
    %load/vec4 v000001ce8cf3fae0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.60;
    %jmp/1 T_2.59, 8;
    %load/vec4 v000001ce8cf3f7c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.59;
    %jmp/1 T_2.58, 8;
    %load/vec4 v000001ce8cf3fe00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.58;
    %jmp/0xz  T_2.56, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ce8cf3e320_0, 0, 5;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001ce8cf3f0e0_0, 0, 5;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001ce8cf3e280_0, 0, 5;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001ce8cf3f400_0, 0, 3;
    %jmp T_2.57;
T_2.56 ;
    %load/vec4 v000001ce8cf3e500_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.64, 8;
    %load/vec4 v000001ce8cf3e6e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.64;
    %jmp/0xz  T_2.62, 8;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001ce8cf3e320_0, 0, 5;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001ce8cf3f0e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ce8cf3e280_0, 0, 5;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000001ce8cf3f400_0, 0, 3;
    %jmp T_2.63;
T_2.62 ;
    %load/vec4 v000001ce8cf3fea0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.68, 8;
    %load/vec4 v000001ce8cf3ea00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.68;
    %jmp/1 T_2.67, 8;
    %load/vec4 v000001ce8cf3eaa0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.67;
    %jmp/0xz  T_2.65, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ce8cf3e320_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ce8cf3f0e0_0, 0, 5;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000001ce8cf3e280_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ce8cf3f400_0, 0, 3;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ce8cf3e320_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ce8cf3f0e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ce8cf3e280_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001ce8cf3fc20_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ce8cf3f400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf3f900_0, 0, 1;
T_2.66 ;
T_2.63 ;
T_2.57 ;
T_2.55 ;
    %load/vec4 v000001ce8cf3fc20_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.69, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.70, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.71, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.72, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.73, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.74, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.75, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.76, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.77, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_2.78, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_2.79, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf3f900_0, 0, 1;
    %jmp T_2.81;
T_2.69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %jmp T_2.81;
T_2.70 ;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %jmp T_2.81;
T_2.71 ;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %jmp T_2.81;
T_2.72 ;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %jmp T_2.81;
T_2.73 ;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %jmp T_2.81;
T_2.74 ;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %jmp T_2.81;
T_2.75 ;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %jmp T_2.81;
T_2.76 ;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %jmp T_2.81;
T_2.77 ;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %jmp T_2.81;
T_2.78 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %jmp T_2.81;
T_2.79 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ce8cf3f9a0_0, 0, 32;
    %jmp T_2.81;
T_2.81 ;
    %pop/vec4 1;
    %load/vec4 v000001ce8cf3fc20_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_2.84, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ce8cf3fc20_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_2.84;
    %jmp/0xz  T_2.82, 4;
    %load/vec4 v000001ce8cf3fc20_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.85, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.89, 4;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.89;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.87, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cedfd40_0, 0, 1;
    %jmp T_2.88;
T_2.87 ;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.92, 4;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.92;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.90, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf1d920_0, 0, 1;
    %jmp T_2.91;
T_2.90 ;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_2.93, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf1dec0_0, 0, 1;
    %jmp T_2.94;
T_2.93 ;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_2.95, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf1dce0_0, 0, 1;
    %jmp T_2.96;
T_2.95 ;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_2.97, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf1df60_0, 0, 1;
    %jmp T_2.98;
T_2.97 ;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.99, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf1d240_0, 0, 1;
    %jmp T_2.100;
T_2.99 ;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.101, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cee1d50_0, 0, 1;
    %jmp T_2.102;
T_2.101 ;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_2.103, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf1d4c0_0, 0, 1;
    %jmp T_2.104;
T_2.103 ;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.105, 4;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.107, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf1d380_0, 0, 1;
    %jmp T_2.108;
T_2.107 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf1de20_0, 0, 1;
T_2.108 ;
    %jmp T_2.106;
T_2.105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf3f900_0, 0, 1;
T_2.106 ;
T_2.104 ;
T_2.102 ;
T_2.100 ;
T_2.98 ;
T_2.96 ;
T_2.94 ;
T_2.91 ;
T_2.88 ;
    %jmp T_2.86;
T_2.85 ;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.109, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.110, 8;
T_2.109 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.110, 8;
 ; End of false expr.
    %blend;
T_2.110;
    %pad/s 1;
    %store/vec4 v000001ce8cedfd40_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.111, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.112, 8;
T_2.111 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.112, 8;
 ; End of false expr.
    %blend;
T_2.112;
    %pad/s 1;
    %store/vec4 v000001ce8cf1dec0_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.113, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.114, 8;
T_2.113 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.114, 8;
 ; End of false expr.
    %blend;
T_2.114;
    %pad/s 1;
    %store/vec4 v000001ce8cf1dce0_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.115, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.116, 8;
T_2.115 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.116, 8;
 ; End of false expr.
    %blend;
T_2.116;
    %pad/s 1;
    %store/vec4 v000001ce8cf1df60_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.117, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.118, 8;
T_2.117 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.118, 8;
 ; End of false expr.
    %blend;
T_2.118;
    %pad/s 1;
    %store/vec4 v000001ce8cf1d240_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.119, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.120, 8;
T_2.119 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.120, 8;
 ; End of false expr.
    %blend;
T_2.120;
    %pad/s 1;
    %store/vec4 v000001ce8cee1d50_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.121, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.122, 8;
T_2.121 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.122, 8;
 ; End of false expr.
    %blend;
T_2.122;
    %pad/s 1;
    %store/vec4 v000001ce8cf1d4c0_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.125, 4;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.125;
    %flag_set/vec4 8;
    %jmp/0 T_2.123, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.124, 8;
T_2.123 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.124, 8;
 ; End of false expr.
    %blend;
T_2.124;
    %pad/s 1;
    %store/vec4 v000001ce8cf1d380_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_2.128, 4;
    %load/vec4 v000001ce8cf1d7e0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.128;
    %flag_set/vec4 8;
    %jmp/0 T_2.126, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.127, 8;
T_2.126 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.127, 8;
 ; End of false expr.
    %blend;
T_2.127;
    %pad/s 1;
    %store/vec4 v000001ce8cf1de20_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_2.137, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 9;
T_2.137;
    %jmp/1 T_2.136, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 9;
T_2.136;
    %jmp/1 T_2.135, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_2.135;
    %jmp/1 T_2.134, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_2.134;
    %jmp/1 T_2.133, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 7, 0, 3;
    %flag_or 4, 9;
T_2.133;
    %jmp/1 T_2.132, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_2.132;
    %flag_get/vec4 4;
    %jmp/1 T_2.131, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.131;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.129, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf3f900_0, 0, 1;
T_2.129 ;
T_2.86 ;
    %jmp T_2.83;
T_2.82 ;
    %load/vec4 v000001ce8cf3fc20_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.138, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.140, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.141, 8;
T_2.140 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.141, 8;
 ; End of false expr.
    %blend;
T_2.141;
    %pad/s 1;
    %store/vec4 v000001ce8cea6600_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.142, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.143, 8;
T_2.142 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.143, 8;
 ; End of false expr.
    %blend;
T_2.143;
    %pad/s 1;
    %store/vec4 v000001ce8cf1dd80_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.144, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.145, 8;
T_2.144 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.145, 8;
 ; End of false expr.
    %blend;
T_2.145;
    %pad/s 1;
    %store/vec4 v000001ce8cf1d2e0_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.146, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.147, 8;
T_2.146 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.147, 8;
 ; End of false expr.
    %blend;
T_2.147;
    %pad/s 1;
    %store/vec4 v000001ce8cf1da60_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.148, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.149, 8;
T_2.148 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.149, 8;
 ; End of false expr.
    %blend;
T_2.149;
    %pad/s 1;
    %store/vec4 v000001ce8cf1dba0_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.150, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.151, 8;
T_2.150 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.151, 8;
 ; End of false expr.
    %blend;
T_2.151;
    %pad/s 1;
    %store/vec4 v000001ce8cf1db00_0, 0, 1;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_2.158, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 9;
T_2.158;
    %jmp/1 T_2.157, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 9;
T_2.157;
    %jmp/1 T_2.156, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 9;
T_2.156;
    %jmp/1 T_2.155, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001ce8cf3f400_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 9;
T_2.155;
    %flag_get/vec4 4;
    %jmp/1 T_2.154, 4;
    %pushi/vec4 1, 0, 1;
    %or;
T_2.154;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.152, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf3f900_0, 0, 1;
T_2.152 ;
    %jmp T_2.139;
T_2.138 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cedfd40_0, 0, 1;
T_2.139 ;
T_2.83 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ce8cee1a30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf3f860_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001ce8cee1a30;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001ce8cf3f860_0;
    %inv;
    %store/vec4 v000001ce8cf3f860_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ce8cee1a30;
T_5 ;
    %vpi_call 2 75 "$dumpfile", "./waveform/decoder.vcd" {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ce8cee1a30 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001ce8cee1a30;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce8cf3f040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce8cf3f180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf3e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf3e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce8cf3e5a0_0, 0, 1;
    %fork TD_tb_decoder.reset, S_000001ce8cee1bc0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce8cf3e460_0, 0, 1;
    %pushi/vec4 3211443, 0, 32;
    %store/vec4 v000001ce8cf3f040_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001ce8cf3f180_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 103 "$display", "R ADD:   rs1=%0d rs2=%0d rd=%0d alu[%b] opcode=%b", v000001ce8cf3eb40_0, v000001ce8cf3ec80_0, v000001ce8cf3f680_0, v000001ce8cf3edc0_0, v000001ce8cf3f5e0_0 {0 0 0};
    %pushi/vec4 1080197683, 0, 32;
    %store/vec4 v000001ce8cf3f040_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001ce8cf3f180_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 108 "$display", "R SUB:   rs1=%0d rs2=%0d rd=%0d alu[%b] opcode=%b", v000001ce8cf3eb40_0, v000001ce8cf3ec80_0, v000001ce8cf3f680_0, v000001ce8cf3edc0_0, v000001ce8cf3f5e0_0 {0 0 0};
    %pushi/vec4 17040275, 0, 32;
    %store/vec4 v000001ce8cf3f040_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000001ce8cf3f180_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001ce8cf3f540_0;
    %vpi_call 2 113 "$display", "I ADDI:  rs1=%0d imm=%0d rd=%0d opcode=%b", v000001ce8cf3eb40_0, S<0,vec4,s32>, v000001ce8cf3f680_0, v000001ce8cf3f5e0_0 {1 0 0};
    %pushi/vec4 4531331, 0, 32;
    %store/vec4 v000001ce8cf3f040_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001ce8cf3f180_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001ce8cf3f540_0;
    %vpi_call 2 118 "$display", "LOAD:    rs1=%0d imm=%0d rd=%0d opcode=%b", v000001ce8cf3eb40_0, S<0,vec4,s32>, v000001ce8cf3f680_0, v000001ce8cf3f5e0_0 {1 0 0};
    %pushi/vec4 11936803, 0, 32;
    %store/vec4 v000001ce8cf3f040_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001ce8cf3f180_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001ce8cf3f540_0;
    %vpi_call 2 123 "$display", "STORE:   rs1=%0d rs2=%0d imm=%0d opcode=%b", v000001ce8cf3eb40_0, v000001ce8cf3ec80_0, S<0,vec4,s32>, v000001ce8cf3f5e0_0 {1 0 0};
    %pushi/vec4 15106659, 0, 32;
    %store/vec4 v000001ce8cf3f040_0, 0, 32;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v000001ce8cf3f180_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001ce8cf3f540_0;
    %vpi_call 2 128 "$display", "BRANCH:  rs1=%0d rs2=%0d imm=%0d opcode=%b", v000001ce8cf3eb40_0, v000001ce8cf3ec80_0, S<0,vec4,s32>, v000001ce8cf3f5e0_0 {1 0 0};
    %pushi/vec4 268568559, 0, 32;
    %store/vec4 v000001ce8cf3f040_0, 0, 32;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v000001ce8cf3f180_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001ce8cf3f540_0;
    %vpi_call 2 133 "$display", "JAL:     rd=%0d imm=%0d opcode=%b", v000001ce8cf3f680_0, S<0,vec4,s32>, v000001ce8cf3f5e0_0 {1 0 0};
    %pushi/vec4 21530727, 0, 32;
    %store/vec4 v000001ce8cf3f040_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001ce8cf3f180_0, 0, 32;
    %delay 20000, 0;
    %load/vec4 v000001ce8cf3f540_0;
    %vpi_call 2 138 "$display", "JALR:    rs1=%0d imm=%0d rd=%0d opcode=%b", v000001ce8cf3eb40_0, S<0,vec4,s32>, v000001ce8cf3f680_0, v000001ce8cf3f5e0_0 {1 0 0};
    %pushi/vec4 305420599, 0, 32;
    %store/vec4 v000001ce8cf3f040_0, 0, 32;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v000001ce8cf3f180_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 143 "$display", "LUI:     rd=%0d imm=%h opcode=%b", v000001ce8cf3f680_0, v000001ce8cf3f540_0, v000001ce8cf3f5e0_0 {0 0 0};
    %pushi/vec4 2882398615, 0, 32;
    %store/vec4 v000001ce8cf3f040_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000001ce8cf3f180_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 148 "$display", "AUIPC:   rd=%0d imm=%h opcode=%b", v000001ce8cf3f680_0, v000001ce8cf3f540_0, v000001ce8cf3f5e0_0 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_decoder.v";
    "././source/decoder.v";
