<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Intel® Simics® Simulator for Altera® FPGAs</title>

    <!-- slider -->
    <link rel="stylesheet" href="/css/all.min.css">
    <link rel="stylesheet" href="/css/animate.min.css">
    <link rel="stylesheet" href="/css/owl.carousel.min.css">
    <link rel="stylesheet" href="/css/owl.theme.default.min.css">

    <link rel="stylesheet" href="/css/mv_product/quartus_development_software_tools_intel_FPGA_AI_suite_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>FPGA AI Suite</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/fpga-ai-suite-box-treatment.png.rendition.intel.web.480.270.png" alt="">
                        </div>
                        <p>The FPGA AI Suite enables FPGA designers, machine learning engineers, and software developers to create optimized FPGA AI platforms efficiently. Utilities in the suite speed up FPGA development for AI inference using familiar and popular industry frameworks such as TensorFlow or PyTorch and OpenVINO toolkit, while also leveraging robust and proven FPGA development flows with the Quartus Prime Software.</p>
                        <p><a href="">Read the FPGA AI Suite: Getting Started Guide ›</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/fpga-ai-suite-box-treatment.png.rendition.intel.web.480.270.png" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/quartus_development_software_tools_intel_FPGA_AI_suite_download.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Downloads</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/quartus_development_software_tools_intel_FPGA_AI_suite_video.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Videos</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->
    
    <!----------------------------------- Benefits --------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350;" class="mb-4 text-center">Benefits</h1>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <h4 style="font-weight: 350;">High Performance</h4>
                            <p class="mb-2">Agilex™ 7 FPGA M-Series can achieve a maximum theoretical performance of 88.5 INT8 TOPS, or 3,679 Resnet-50 frames per second at 90% FPGA utilization.1</p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <h4 style="font-weight: 350;">Low Total Cost of Ownership with Easy System Integration</h4>
                            <p class="mb-2">Integrate AI IP with other system-level components to achieve smaller footprint, lower power, and latency.</p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <h4 style="font-weight: 350;">AI Front End Support</h4>
                            <p class="mb-2">Use your favorite AI front end such as TensorFlow, Caffe, Pytorch, MXNet, Keras, and ONNX.</p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <h4 style="font-weight: 350;">Simple and Standard Flows</h4>
                            <p class="mb-2">Create and add AI inference IP to current or new FPGA designs with Quartus Prime Software or Platform Designer.</p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <h4 style="font-weight: 350;">Access to Pre-Trained Models</h4>
                            <p class="mb-2">FPGA AI Suite supports most of the models in Open Model Zoo.</p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <h4 style="font-weight: 350;">Seamless Pre-Trained Model Conversion</h4>
                            <p class="mb-2">OpenVINO Toolkit converts models from most of the standard frameworks to intermediate representations.</p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <h4 style="font-weight: 350;">Push-Button Optimized AI IP Generation</h4>
                            <p class="mb-2">FPGA AI Suite seamlessly generates optimal AI inference IP from pre-trained AI model sweeping the design space for optimal resources to performance targets.</p>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <h4 style="font-weight: 350;">Hardware-less Early Model Validation</h4>
                            <p class="mb-2">Bit-accurate2 software emulation of the AI inference IP is available through the OpenVINO plugin interface enabling quicker evaluation of the accuracy of the model without hardware.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!------------------------------- FPGA AI Inference --------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="dk_continued_leading">
            <div class="container">
                <div class="row dk_continued_leading_sub">
                    <div class="col-md-5 align-content-center">
                        <div class="owl-carousel owl-theme mv_silder_flex" id="test1">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img src="/img/mv_image/fpga-ai-inference-ip-deployment-flow-diagram_1920-1080.webp" alt="">
                            </div>
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_2">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img src="/img/mv_image/pre-trained-model-implementation-flow-diagram_1920-1080.webp" alt="">
                            </div>
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_3">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img src="/img/mv_image/fpga-implementaion-flow-diagram_1920-1080.webp" alt="">
                            </div>
                        </div>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <h2 style="font-weight: 350;">FPGA AI Inference Development Flow</h2>
                        <p class="mb-2">The development flow seamlessly combines a hardware and software workflow into a generic end-to-end AI workflow. The steps are as follows:</p>
                        <p>1. OpenVINO Model Optimizer converts your pre-trained model to intermediate representation network files (.xml) and weights, biases files (.bin).</p>
                        <p>2. FPGA AI Suite compiler is used to:</p>
                        <ul> 
                            <li>Provide estimated area or performance metrics for a given architecture file or produce an optimized architecture file. (Architecture refers to inference IP parameters such as size of PE array, precisions, activation functions, interface widths, window sizes, etc.)</li> 
                            <li>Compile network files into a .bin file with network partitions for FPGA and CPU (or both) along with weights and biases.</li> 
                            <ul> 
                                <li>Provide estimated area or performance metrics for a given architecture file or produce an optimized architecture file. (Architecture refers to inference IP parameters such as size of PE array, precisions, activation functions, interface widths, window sizes, etc.)</li> 
                                <li>Compile network files into a .bin file with network partitions for FPGA and CPU (or both) along with weights and biases.</li> 
                            </ul>
                        </ul>
                        <p>3.&nbsp;The compiled .bin file is imported by the user inference application at runtime.</p>
                        <ul> 
                            <li>Runtime application programming interfaces (APIs) include Inference Engine API (runtime partition CPU and FPGA, schedule inference) and FPGA AI (DDR memory, FPGA hardware blocks).</li> 
                        </ul>
                        <p>4. Reference designs are available to demonstrate the basic operations of importing .bin and running inference on FPGA with supporting host CPUs (x86 and Arm processors) as well as hostless inference operations.</p>
                        <p>5. Software emulation<i>&nbsp;</i>of the FPGA AI Suite IP is accessible through the OpenVINO plugin interface enabling quicker evaluation of the accuracy of FPGA AI IP without access to hardware (<i>available for Agilex™ 5 FPGA only).</i></p>
                        <p><b>Notes:</b></p>
                        <p><i>Devices supported:&nbsp;&nbsp;Agilex™ 5 FPGA, Agilex™ 7 FPGA, Cyclone® 10 GX FPGA, Arria® 10 FPGA</i></p>
                        <p><i>Tested networks, layers, and activation functions<sup>3</sup>:</i></p>
                        <ul> 
                            <li><i>ResNet-50, MobileNet v1/v2/v3, YOLO v3, TinyYOLO v3, UNET, i3d</i></li> 
                            <li><i>2D Conv, 3D Conv, Fully Connected, Softmax, BatchNorm, EltWise Mult, Clamp</i></li> 
                            <li><i>ReLU, PReLU,&nbsp;Tanh, Swish, Sigmoid, Reciprocal</i></li> 
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------------- Benefits --------------------------------->
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350;">System Level Architectures</h1>
                <p class="mb-0">FPGA AI Suite is flexible and configurable for a variety of system-level use cases. Figure 1. lists the typical ways to incorporate the FPGA AI Suite IP into a system. The use cases span different verticals, from optimized embedded platforms to applications with host CPUs (Intel® Core™ processors, Arm processors) to data center environments with Intel® Xeon® processors. It supports hostless designs and soft processors such as the Nios® V processors.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------------- Figure 1 --------------------------------->
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <h4 style="font-weight: 400; font-size: 1rem;" class="mb-4 text-center">Figure 1: Typical Intel FPGA AI Suite System Topologies</h4>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <img class="w-100 mb-2" src="/img/mv_image/typical-fpga-ai-suite-system-topologies-white-diagram4.png.rendition.intel.web.720.405.png" alt="">
                            <div class="blade-item-content  upe-content">
                                <p class="mb-2" style="text-align: center;"><b>CPU offload</b></p> 
                                <p class="mb-2" style="text-align: center;">AI Accelerator</p>
                            </div>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <img class="w-100 mb-2" src="/img/mv_image/typical-fpga-ai-suite-system-topologies-white-diagram3.png.rendition.intel.web.720.405.png" alt="">
                            <div class="blade-item-content  upe-content">
                                <p class="mb-2" style="text-align: center;"><b>Multi-function CPU offload</b></p> 
                                <p class="mb-2" style="text-align: center;">AI Accelerator + Additional Hardware Function</p>
                            </div>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <img class="w-100 mb-2" src="/img/mv_image/typical-fpga-ai-suite-system-topologies-white-diagram2.png.rendition.intel.web.720.405.png" alt="">
                            <div class="blade-item-content  upe-content">
                                <p class="mb-2" style="text-align: center;"><b>Ingest / Inline Processing + AI</b></p> 
                                <p class="mb-2" style="text-align: center;">AI Accelerator + Direct Ingest and Data Streaming</p>
                            </div>
                        </div>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <div class="mv_applicaton_con">
                            <img class="w-100 mb-2" src="/img/mv_image/typical-fpga-ai-suite-system-topologies-white-diagram1.png.rendition.intel.web.720.405.png" alt="">
                            <div class="blade-item-content  upe-content">
                                <p class="mb-2" style="text-align: center;"><b>Embedded SoC FPGA + AI</b></p> 
                                <p class="mb-2" style="text-align: center;">AI Accelerator + Direct Ingest and Data Streaming + Hardware Function +</p>
                                <p class="mb-2" style="text-align: center;">Embedded Arm or Nios® V Processors</p>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

     <!--------------------------------- wrapper --------------------------------------->
     <section>
        <div class="row mv_wrapper_row_padd">
            <div class="col-xxl-4 col-xl-6 col-lg-6 col-md-12">
                <div class="mv_wrapper">
                    <div class="mv_wrapper_bg">
                        <div class="mv_wrapper_bg_img mv_wrapper_bg_img_ai"></div>
                    </div>
                    <a href="" class="mv_promo_block">
                        <div class="mv_promo_text">
                            <h2>FPGA AI Design Guided Journey</h2>
                            <p>Explore the interactive FPGA AI Design Guided Journey, which provides step-by-step guidance for developing AI Intellectual Property (IP) designs.</p>
                            <p><span class="mv_learn_btn">Start designing</span></p>
                        </div>
                    </a>
                </div>
            </div>
            <div class="col-xxl-4 col-xl-6 col-lg-6 col-md-12">
                <div class="mv_wrapper">
                    <div class="mv_wrapper_bg">
                        <div class="mv_wrapper_bg_img mv_wrapper_bg_img_ai"></div>
                    </div>
                    <a href="" class="mv_promo_block">
                        <div class="mv_promo_text">
                            <h2>Learn More About FPGAi</h2>
                            <p>Browse the FPGAi resources, white papers, and success stories</p>
                            <p><span class="mv_learn_btn">Learn more</span></p>
                        </div>
                    </a>
                </div>
            </div>
            <div class="col-xxl-4 col-xl-6 col-lg-6 col-md-12">
                <div class="mv_wrapper">
                    <div class="mv_wrapper_bg">
                        <div class="mv_wrapper_bg_img mv_wrapper_bg_img_ai"></div>
                    </div>
                    <a href="" class="mv_promo_block">
                        <div class="mv_promo_text">
                            <h2>Why FPGAs Are Especially Good for Implementing AI?</h2>
                            <p>Read about the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.</p>
                            <p><span class="mv_learn_btn">Read the white paper</span></p>
                        </div>
                    </a>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->

    <!-- Product and Performance Information -->
    <section style="border-top: 1px solid #d7d7d7;" class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer" style="font-size: 12px;"><sup>1</sup> Performance varies by use, configuration and other factors. Learn more at <a class="b_special_a1" href="">www.intel.com/PerformanceIndex</a>​. Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available ​updates. See backup for configuration details. No product or component can be absolutely secure. Your costs and results may vary.</div>
        <div class="disclaimer" style="font-size: 12px;"><sup>2</sup> <i>Minor rounding differences between software emulation and hardware will typically result in differences of less than two units of least precision (ULPs).</i></div>
        <div class="disclaimer" style="font-size: 12px;"><sup>3</sup> <a class="b_special_a1" href="">Contact Intel Sales for more information on networks and functions not listed</a>.</div>
    </section>
    
    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- FPGA AI Inference 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/fpga-ai-inference-ip-deployment-flow-diagram_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- FPGA AI Inference 2 -->
    <div class="modal" id="mv_developer_usability_2" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/pre-trained-model-implementation-flow-diagram_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- FPGA AI Inference 3 -->
    <div class="modal" id="mv_developer_usability_3" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/fpga-implementaion-flow-diagram_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="/js/jquery-3.7.1.js"></script>
    <script src="/js/owl.carousel.min.js"></script>
    <script src="/js/mv_slider.js"></script>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <!-- Intel® Simics -->
    <script>
        $('#test1, #test2').owlCarousel({
            loop: true,
            margin: 10,
            // autoplay: true,
            // autoplayTimeout: 2000,
            dots: true,  // Keep this true if you want to show dots as well
            nav: true,   // Enable navigation arrows
            responsive: {
                0: {
                    items: 1
                },
                320: {
                    items: 1
                },
                1000: {
                    items: 1
                }
            }
        });
    </script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>