Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Thu Dec 18 21:06:53 2025
| Host         : murtyms-Z270X-Gaming-7 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file HARRIS_RADAR_TOP_control_sets_placed.rpt
| Design       : HARRIS_RADAR_TOP
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   133 |
|    Minimum number of control sets                        |   133 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   189 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   133 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    81 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             221 |           76 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             228 |           73 |
| Yes          | No                    | No                     |             223 |           65 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             915 |          219 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                              Enable Signal                                                                              |                                                                                      Set/Reset Signal                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce                                  | Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/sr_flop1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__3_n_0 |                1 |              1 |         1.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce                                  | Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/sr_flop/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__4_n_0  |                1 |              1 |         1.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2_0 | Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/sr_flop2/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__5_n_0 |                1 |              1 |         1.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det4/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/m_axi_lite_arready_0       | Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/sr_flop3/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__6_n_0 |                1 |              1 |         1.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg0[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              4 |         2.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              4 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg0[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              4 |         2.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              4 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg0[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              4 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         | Radar_Design_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                           |                1 |              4 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         | Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                              |                2 |              4 |         2.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                       | Radar_Design_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                             |                2 |              4 |         2.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                     | Radar_Design_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/bit_counter[4]_i_1_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              5 |         2.50 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/bit_counter[4]_i_1_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              5 |         5.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/bit_counter[4]_i_1_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              5 |         2.50 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/bit_counter[4]_i_1_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              5 |         2.50 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/bit_counter[4]_i_1_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              5 |         5.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                            | Radar_Design_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                1 |              6 |         6.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         | Radar_Design_i/design_1_i/axi_gpio_0/U0/gpio_core_1/reg1[31]                                                                                                                               |                1 |              7 |         7.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg2[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_wr_data_1[0]                                                                                                      | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/rd_done                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg2[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg__0                                                                                           |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg2[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/E[0]                                                                                                     |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/wr_data_reg[8]_i_2_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/wr_data_reg[8]_i_1_n_0                                                                                                      |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg1[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg1[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg1[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg1[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg1[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[0]                                                                             | Radar_Design_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_wr_data_1[0]                                                                                                      | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/rd_done                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/miso_en_reg__0                                                                                           |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/E[0]                                                                                                     |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/wr_data_reg[8]_i_2_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/wr_data_reg[8]_i_1_n_0                                                                                                      |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg0[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg0[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg0[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg1[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                4 |              8 |         2.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg1[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg1[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg2[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/slv_reg2[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                3 |              8 |         2.67 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg0[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg0[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg0[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg1[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg1[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg1[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/slv_reg1[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                3 |              8 |         2.67 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg1[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg0[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/rd_done                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_wr_data_1[0]                                                                                                      | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/wr_data_reg[8]_i_2_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/wr_data_reg[8]_i_1_n_0                                                                                                      |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg2[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg2[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                3 |              8 |         2.67 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg2[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg2[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_wr_data_1[0]                                                                                                      | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg0[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg2[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0[15]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg1[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/miso_en_reg__0                                                                                           |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/rd_done                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/E[0]                                                                                                     |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/wr_data_reg[8]_i_2_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/wr_data_reg[8]_i_1_n_0                                                                                                      |                3 |              8 |         2.67 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg0[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg1[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg2[7]_i_1_n_0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/wr_data_reg[8]_i_2_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/wr_data_reg[8]_i_1_n_0                                                                                                      |                3 |              8 |         2.67 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg1[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg2[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_wr_data_1[0]                                                                                                      | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/E[0]                                                                                                     |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/E[0]                                                                                                     |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/miso_en_reg__0                                                                                           |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/rd_done                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg1[31]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/miso_en_reg__0                                                                                           |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/slv_reg2[23]_i_1_n_0                                                                                                  | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |              8 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/wr_data_reg[8]_i_2_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                3 |             10 |         3.33 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_addr_0[0]                                                                                                         | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |             10 |         5.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/wr_data_reg[8]_i_2_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |             10 |         5.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/wr_data_reg[8]_i_2_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |             10 |         5.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_addr_0[0]                                                                                                         | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |             10 |         5.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_addr_0[0]                                                                                                         | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |             10 |         5.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/wr_data_reg[8]_i_2_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                3 |             10 |         3.33 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_addr_0[0]                                                                                                         | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |             10 |         5.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/wr_data_reg[8]_i_2_n_0                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |             10 |         5.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_addr_0[0]                                                                                                         | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                2 |             10 |         5.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                     | Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                             |                3 |             10 |         3.33 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2_0  |                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         | Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                             |                5 |             14 |         2.80 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                               | Radar_Design_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                2 |             14 |         7.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce                                  |                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/redge_det1/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2_0 |                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         | Radar_Design_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                7 |             23 |         3.29 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         | Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk[0]_i_1_n_0                                                                                                                                 |                7 |             26 |         3.71 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                9 |             30 |         3.33 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |                9 |             30 |         3.33 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |               10 |             30 |         3.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |               10 |             30 |         3.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |               12 |             30 |         2.50 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/axi_rvalid03_out__0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ARESET                                                                                                                |               15 |             32 |         2.13 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                      |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rvalid03_out__0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ARESET                                                                                                                |               10 |             32 |         3.20 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/axi_rvalid03_out__0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ARESET                                                                                                                |               12 |             32 |         2.67 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rvalid03_out__0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESET                                                                                                                |               11 |             32 |         2.91 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/axi_rvalid03_out__0                                                                                                   | Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ARESET                                                                                                                |               11 |             32 |         2.91 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                           |                                                                                                                                                                                            |               11 |             33 |         3.00 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 | Radar_Design_i/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                     |                                                                                                                                                                                            |               19 |             35 |         1.84 |
|  Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                         |                                                                                                                                                                                            |               77 |            222 |         2.88 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


