# One-digit_add_subtract_calculator

# Architecture
![](https://drive.google.com/file/d/16PPjmDizxiPpB0N9Xv6y6VQam_1YFAgw/view?usp=share_link)

- Simple design of 4-bit binary up-counter
- Design of halfadder & fulladder and verification of operation by logic simulation
- Design of 4-bit binary adder and verification of operation by logic simulation
- Design of 4-bit BCD adder and verification of its operation by logic simulation
- Design of a single-digit numerical add/subtract circuit and verification of its operation by logic simulation
- Once it is verified that the circuit works correctly, implement it in FPGA and check it in the production environment.
- RTL description (Register-Transfer Level) High level of abstraction in the order of { operation > register transfer > gate > transistor }

# Operating environment
- Quartus-lite-20.1.0.711-windows

![](https://drive.google.com/file/d/16LGWOdlJM6T6w8qc1M6IJWiREui0u_DG/view?usp=share_link)

- Tips
![](https://drive.google.com/file/d/16Jwy8de9LAesrQ2T4KahHrzIPbLHb438/view?usp=share_link)
![](https://drive.google.com/file/d/16JdQQ7DxLorve5EwZlvL1xOEHBStjsv0/view?usp=share_link)

- FPGA:Altera Cyclone IV : <https://www.intel.co.jp/content/www/jp/ja/products/details/fpga/cyclone/iv/e.html>
- Monitor:Model Sim: <https://www.intel.co.jp/content/www/jp/ja/software/programmable/quartus-prime/model-sim.html>

# Result
![](https://drive.google.com/file/d/16Sg4SACc6zlDcs35UD-obtY-Fsld58kl/view?usp=share_link)
