#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun  5 13:38:35 2022
# Process ID: 233613
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/xilinx_projects/promethean/promethean.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo_promethean'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 7346.594 ; gain = 42.305 ; free physical = 19719 ; free virtual = 28255
open_bd_design {/home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:hls:InputLayer:1.0 - InputLayer_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - dx
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - x
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:hls:conv_combined:1.0 - conv1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv1_y
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv1_dy
Adding component instance block -- xilinx.com:hls:relu_combined:1.0 - relu1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu1_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu1_y
Adding component instance block -- xilinx.com:hls:conv_combined:1.0 - conv2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv2_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv2_y
Adding component instance block -- xilinx.com:hls:relu_combined:1.0 - relu2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu2_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu2_y
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc1_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc1_y
Adding component instance block -- xilinx.com:hls:relu_combined:1.0 - relu3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu3_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu3_y
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc2_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc2_y
Adding component instance block -- xilinx.com:hls:relu_combined:1.0 - relu4
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu4_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu4_y
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc3_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc3_y
Adding component instance block -- xilinx.com:hls:loss_derivative:1.0 - loss_derivative_0
Adding component instance block -- xilinx.com:hls:update_weights:1.0 - update_weights_0
Adding component instance block -- xilinx.com:hls:fcc_combined:1.0 - fcc1
Adding component instance block -- xilinx.com:hls:fcc_combined:1.0 - fcc3
Adding component instance block -- xilinx.com:hls:fcc_combined:1.0 - fcc2
Successfully read diagram <design_1> from block design file </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/update_weights_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins update_weights_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/update_weights_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
regenerate_bd_layout
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv2_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv2_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu1_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv1_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv1_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu2_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu2_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {50} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc1_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {50} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc1_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu3_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu3_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {50} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc2_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {50} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc2_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {50} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc3_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc3_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu4_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu4_y]
endgroup
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </x> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv1_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv1_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu1_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu1_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv2_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv2_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu2_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu2_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc1_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc1_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu3_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu3_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc2_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc2_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu4_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu4_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc3_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc3_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </dx> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv1_dy/BRAM_PORTA(OTHER) and /conv1/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu1_y/BRAM_PORTA(OTHER) and /relu1/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv2_y/BRAM_PORTA(OTHER) and /conv2/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu2_y/BRAM_PORTA(OTHER) and /relu2/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu3_y/BRAM_PORTA(OTHER) and /relu3/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu4_y/BRAM_PORTA(OTHER) and /relu4/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc3_y/BRAM_PORTB(OTHER) and /loss_derivative_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc3_dy/BRAM_PORTB(OTHER) and /loss_derivative_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc1_y/BRAM_PORTA(OTHER) and /fcc1/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc3_y/BRAM_PORTA(OTHER) and /fcc3/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc2_y/BRAM_PORTA(OTHER) and /fcc2/y_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 9247.488 ; gain = 0.000 ; free physical = 19182 ; free virtual = 27720
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files /home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s08_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s08_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s08_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s08_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s09_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s09_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s09_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s09_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s10_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s10_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s10_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s10_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s12_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s12_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s12_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s12_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s13_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s13_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s13_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s13_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s15_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s15_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s15_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s15_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(4) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(4) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/addra'(9) to pin: '/relu2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/wea'(1) to pin: '/relu2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/addrb'(9) to pin: '/conv2/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/web'(1) to pin: '/conv2/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/addra'(9) to pin: '/conv1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/wea'(1) to pin: '/conv1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/addrb'(9) to pin: '/fcc3/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/web'(1) to pin: '/fcc3/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/addra'(9) to pin: '/fcc3/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/wea'(1) to pin: '/fcc3/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/addra'(6) to pin: '/fcc1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/wea'(1) to pin: '/fcc1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/addra'(9) to pin: '/conv1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/wea'(1) to pin: '/conv1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/addra'(9) to pin: '/relu1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/wea'(1) to pin: '/relu1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/addrb'(9) to pin: '/loss_derivative_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/web'(1) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(9) to pin: '/conv1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(9) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(9) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_dy/addrb'(6) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/addrb'(9) to pin: '/relu2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/web'(1) to pin: '/relu2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(9) to pin: '/conv1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/addra'(9) to pin: '/relu2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/wea'(1) to pin: '/relu2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/addrb'(9) to pin: '/relu2/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/web'(1) to pin: '/relu2/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/addrb'(9) to pin: '/fcc1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/web'(1) to pin: '/fcc1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/addrb'(9) to pin: '/relu1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/web'(1) to pin: '/relu1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/addrb'(6) to pin: '/relu3/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/web'(1) to pin: '/relu3/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/addra'(6) to pin: '/fcc2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/wea'(1) to pin: '/fcc2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/addra'(9) to pin: '/conv2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/wea'(1) to pin: '/conv2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/addrb'(9) to pin: '/relu1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/web'(1) to pin: '/relu1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/addra'(9) to pin: '/relu1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/wea'(1) to pin: '/relu1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_dy/addra'(6) to pin: '/fcc1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_dy/wea'(1) to pin: '/fcc1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/addrb'(9) to pin: '/conv2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/web'(1) to pin: '/conv2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/addra'(9) to pin: '/conv2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/wea'(1) to pin: '/conv2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/addra'(9) to pin: '/relu3/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/wea'(1) to pin: '/relu3/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/addrb'(9) to pin: '/fcc1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/web'(1) to pin: '/fcc1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/addrb'(9) to pin: '/fcc2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/web'(1) to pin: '/fcc2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_y/addra'(6) to pin: '/fcc2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_y/wea'(1) to pin: '/fcc2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/addra'(9) to pin: '/relu4/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/wea'(1) to pin: '/relu4/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/addrb'(6) to pin: '/relu4/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/web'(1) to pin: '/relu4/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_dy/addra'(9) to pin: '/relu3/dy_Addr_A'(32) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 9625.559 ; gain = 0.000 ; free physical = 19030 ; free virtual = 27580
add_files -norecurse /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s08_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s08_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s08_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s08_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s09_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s09_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s09_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s09_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s10_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s10_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s10_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s10_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s12_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s12_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s12_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s12_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s13_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s13_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s13_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s13_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s15_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s15_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s15_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s15_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(4) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(4) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/addra'(9) to pin: '/relu2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/wea'(1) to pin: '/relu2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/addrb'(9) to pin: '/conv2/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/web'(1) to pin: '/conv2/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/addra'(9) to pin: '/conv1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/wea'(1) to pin: '/conv1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/addrb'(9) to pin: '/fcc3/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/web'(1) to pin: '/fcc3/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/addra'(9) to pin: '/fcc3/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/wea'(1) to pin: '/fcc3/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/addra'(6) to pin: '/fcc1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/wea'(1) to pin: '/fcc1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/addra'(9) to pin: '/conv1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/wea'(1) to pin: '/conv1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/addra'(9) to pin: '/relu1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/wea'(1) to pin: '/relu1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/addrb'(9) to pin: '/loss_derivative_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/web'(1) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(9) to pin: '/conv1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(9) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(9) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_dy/addrb'(6) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/addrb'(9) to pin: '/relu2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/web'(1) to pin: '/relu2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(9) to pin: '/conv1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/addra'(9) to pin: '/relu2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/wea'(1) to pin: '/relu2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/addrb'(9) to pin: '/relu2/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/web'(1) to pin: '/relu2/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/addrb'(9) to pin: '/fcc1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/web'(1) to pin: '/fcc1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/addrb'(9) to pin: '/relu1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/web'(1) to pin: '/relu1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/addrb'(6) to pin: '/relu3/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/web'(1) to pin: '/relu3/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/addra'(6) to pin: '/fcc2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/wea'(1) to pin: '/fcc2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/addra'(9) to pin: '/conv2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/wea'(1) to pin: '/conv2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/addrb'(9) to pin: '/relu1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/web'(1) to pin: '/relu1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/addra'(9) to pin: '/relu1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/wea'(1) to pin: '/relu1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_dy/addra'(6) to pin: '/fcc1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_dy/wea'(1) to pin: '/fcc1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/addrb'(9) to pin: '/conv2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/web'(1) to pin: '/conv2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/addra'(9) to pin: '/conv2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/wea'(1) to pin: '/conv2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/addra'(9) to pin: '/relu3/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/wea'(1) to pin: '/relu3/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/addrb'(9) to pin: '/fcc1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/web'(1) to pin: '/fcc1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/addrb'(9) to pin: '/fcc2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/web'(1) to pin: '/fcc2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_y/addra'(6) to pin: '/fcc2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_y/wea'(1) to pin: '/fcc2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/addra'(9) to pin: '/relu4/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/wea'(1) to pin: '/relu4/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/addrb'(6) to pin: '/relu4/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/web'(1) to pin: '/relu4/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_dy/addra'(9) to pin: '/relu3/dy_Addr_A'(32) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InputLayer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv1_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv1_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu1_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu1_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv2_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv2_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu2_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu2_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc1_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc1_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu3_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu3_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc2_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc2_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu4_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu4_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc3_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc3_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loss_derivative_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block update_weights_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s08_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s09_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s10_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s12_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s13_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s15_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jun  5 13:45:55 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/promethean/promethean.runs/synth_1/runme.log
[Sun Jun  5 13:45:55 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/promethean/promethean.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 9625.559 ; gain = 0.000 ; free physical = 18844 ; free virtual = 27476
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo_promethean/fcc_combined/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo_promethean'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_fcc_combined_0_1 design_1_fcc_combined_1_0 design_1_fcc_combined_0_2}] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_fcc_combined_0_1 (Fcc_combined 1.0) from revision 2112536354 to revision 2112536472
INFO: [IP_Flow 19-3422] Upgraded design_1_fcc_combined_0_2 (Fcc_combined 1.0) from revision 2112536354 to revision 2112536472
INFO: [IP_Flow 19-3422] Upgraded design_1_fcc_combined_1_0 (Fcc_combined 1.0) from revision 2112536354 to revision 2112536472
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/promethean/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_fcc_combined_0_1 design_1_fcc_combined_1_0 design_1_fcc_combined_0_2}] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv1_dy/BRAM_PORTA(OTHER) and /conv1/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu1_y/BRAM_PORTA(OTHER) and /relu1/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv2_y/BRAM_PORTA(OTHER) and /conv2/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu2_y/BRAM_PORTA(OTHER) and /relu2/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu3_y/BRAM_PORTA(OTHER) and /relu3/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu4_y/BRAM_PORTA(OTHER) and /relu4/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc3_y/BRAM_PORTB(OTHER) and /loss_derivative_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc3_dy/BRAM_PORTB(OTHER) and /loss_derivative_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc1_y/BRAM_PORTA(OTHER) and /fcc1/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc3_y/BRAM_PORTA(OTHER) and /fcc3/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc2_y/BRAM_PORTA(OTHER) and /fcc2/y_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s08_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s08_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s08_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s08_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s09_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s09_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s09_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s09_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s10_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s10_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s10_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s10_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s12_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s12_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s12_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s12_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s13_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s13_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s13_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s13_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s15_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s15_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s15_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s15_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(4) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(4) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/addra'(9) to pin: '/relu2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/wea'(1) to pin: '/relu2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/addrb'(9) to pin: '/conv2/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/web'(1) to pin: '/conv2/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/addra'(9) to pin: '/conv1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/wea'(1) to pin: '/conv1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/addrb'(9) to pin: '/fcc3/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/web'(1) to pin: '/fcc3/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/addra'(9) to pin: '/fcc3/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/wea'(1) to pin: '/fcc3/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/addra'(6) to pin: '/fcc1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/wea'(1) to pin: '/fcc1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/addra'(9) to pin: '/conv1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/wea'(1) to pin: '/conv1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/addra'(9) to pin: '/relu1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/wea'(1) to pin: '/relu1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/addrb'(9) to pin: '/loss_derivative_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/web'(1) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(9) to pin: '/conv1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(9) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(9) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_dy/addrb'(6) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/addrb'(9) to pin: '/relu2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/web'(1) to pin: '/relu2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(9) to pin: '/conv1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/addra'(9) to pin: '/relu2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/wea'(1) to pin: '/relu2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/addrb'(9) to pin: '/relu2/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/web'(1) to pin: '/relu2/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/addrb'(9) to pin: '/fcc1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/web'(1) to pin: '/fcc1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/addrb'(9) to pin: '/relu1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/web'(1) to pin: '/relu1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/addrb'(6) to pin: '/relu3/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/web'(1) to pin: '/relu3/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/addra'(6) to pin: '/fcc2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/wea'(1) to pin: '/fcc2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/addra'(9) to pin: '/conv2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/wea'(1) to pin: '/conv2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/addrb'(9) to pin: '/relu1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/web'(1) to pin: '/relu1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/addra'(9) to pin: '/relu1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/wea'(1) to pin: '/relu1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_dy/addra'(6) to pin: '/fcc1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_dy/wea'(1) to pin: '/fcc1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/addrb'(9) to pin: '/conv2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/web'(1) to pin: '/conv2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/addra'(9) to pin: '/conv2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/wea'(1) to pin: '/conv2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/addra'(9) to pin: '/relu3/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/wea'(1) to pin: '/relu3/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/addrb'(9) to pin: '/fcc1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/web'(1) to pin: '/fcc1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/addrb'(9) to pin: '/fcc2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/web'(1) to pin: '/fcc2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_y/addra'(6) to pin: '/fcc2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_y/wea'(1) to pin: '/fcc2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/addra'(9) to pin: '/relu4/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/wea'(1) to pin: '/relu4/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/addrb'(6) to pin: '/relu4/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/web'(1) to pin: '/relu4/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_dy/addra'(9) to pin: '/relu3/dy_Addr_A'(32) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s06_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s08_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s09_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s10_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s12_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s13_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s15_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 9669.695 ; gain = 0.000 ; free physical = 18467 ; free virtual = 27249
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/anubhav/xilinx_projects/promethean/promethean.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/promethean/promethean.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/promethean/promethean.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
[Sun Jun  5 15:14:13 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/promethean/promethean.runs/synth_1/runme.log
[Sun Jun  5 15:14:13 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/promethean/promethean.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo_promethean/conv_combined/solution1/impl/ip/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo_promethean/relu_combined/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo_promethean'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_conv_combined_0_0 design_1_relu_combined_3_0 design_1_relu_combined_0_0 design_1_relu_combined_1_0 design_1_conv_combined_1_0 design_1_relu_combined_2_0}] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_ID_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to '32'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_USER_VALUE' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to '0x00000000'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_PROT_VALUE' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to '"000"'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_conv_combined_0_0', and cannot be set to '"0011"'
INFO: [IP_Flow 19-3422] Upgraded design_1_conv_combined_0_0 (Conv_combined 1.0) from revision 2112535098 to revision 2112536490
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'm_axi_gmem2'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_conv_combined_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARBURST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARCACHE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARLEN'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARLOCK'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARPROT'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARQOS'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARREGION'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARSIZE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWBURST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWCACHE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWLEN'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWLOCK'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWPROT'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWQOS'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWREGION'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWSIZE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_BREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_BRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_BVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_RDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_RLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_RREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_RRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_RVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_WDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_WLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_WREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_WSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_WVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_conv_combined_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-7054] Upgrade has removed address space 'Data_m_axi_gmem2'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'design_1_conv_combined_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1165] The interface pin 'm_axi_gmem2' with bus definition 'xilinx.com:interface:aximm:1.0' is not found on the upgraded version of the cell '/conv1'. Its connection to the interface net 'conv_combined_0_m_axi_gmem2' has been removed. 
CRITICAL WARNING: [BD 41-1172] Cannot restore assignment <0x0000_0000 [ 512M ]> from slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' to address space '/conv1/Data_m_axi_gmem2'. This address space no longer exists.
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_ID_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to '32'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_USER_VALUE' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to '0x00000000'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_PROT_VALUE' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to '"000"'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM2_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_conv_combined_1_0', and cannot be set to '"0011"'
INFO: [IP_Flow 19-3422] Upgraded design_1_conv_combined_1_0 (Conv_combined 1.0) from revision 2112535098 to revision 2112536490
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'm_axi_gmem2'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_conv_combined_1_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARBURST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARCACHE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARLEN'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARLOCK'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARPROT'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARQOS'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARREGION'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARSIZE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_ARVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWBURST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWCACHE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWLEN'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWLOCK'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWPROT'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWQOS'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWREGION'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWSIZE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_AWVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_BREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_BRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_BVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_RDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_RLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_RREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_RRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_RVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_WDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_WLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_WREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_WSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem2_WVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_conv_combined_1_0'. These changes may impact your design.
WARNING: [IP_Flow 19-7054] Upgrade has removed address space 'Data_m_axi_gmem2'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'design_1_conv_combined_1_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1165] The interface pin 'm_axi_gmem2' with bus definition 'xilinx.com:interface:aximm:1.0' is not found on the upgraded version of the cell '/conv2'. Its connection to the interface net 'conv_combined_1_m_axi_gmem2' has been removed. 
CRITICAL WARNING: [BD 41-1172] Cannot restore assignment <0x0000_0000 [ 512M ]> from slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' to address space '/conv2/Data_m_axi_gmem2'. This address space no longer exists.
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ID_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to '32'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_USER_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to '0x00000000'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_PROT_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to '"000"'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_0_0', and cannot be set to '"0011"'
INFO: [IP_Flow 19-3422] Upgraded design_1_relu_combined_0_0 (Relu_combined 1.0) from revision 2112535102 to revision 2112536493
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'm_axi_gmem'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_relu_combined_0_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_control_ARADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_control_AWADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_ARADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_ARBURST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_ARCACHE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_ARLEN'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_ARLOCK'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_ARPROT'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_ARQOS'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_ARREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_ARREGION'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_ARSIZE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_ARVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_AWADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_AWBURST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_AWCACHE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_AWLEN'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_AWLOCK'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_AWPROT'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_AWQOS'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_AWREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_AWREGION'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_AWSIZE'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_AWVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_BREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_BRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_BVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_RDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_RLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_RREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_RRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_gmem_RVALID'
INFO: [Common 17-14] Message 'IP_Flow 19-4700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_relu_combined_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-7054] Upgrade has removed address space 'Data_m_axi_gmem'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'design_1_relu_combined_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1165] The interface pin 'm_axi_gmem' with bus definition 'xilinx.com:interface:aximm:1.0' is not found on the upgraded version of the cell '/relu1'. Its connection to the interface net 'relu_combined_0_m_axi_gmem' has been removed. 
CRITICAL WARNING: [BD 41-1172] Cannot restore assignment <0x0000_0000 [ 512M ]> from slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' to address space '/relu1/Data_m_axi_gmem'. This address space no longer exists.
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ID_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to '32'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_USER_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to '0x00000000'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_PROT_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to '"000"'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_1_0', and cannot be set to '"0011"'
INFO: [IP_Flow 19-3422] Upgraded design_1_relu_combined_1_0 (Relu_combined 1.0) from revision 2112535102 to revision 2112536493
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'm_axi_gmem'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_relu_combined_1_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_control_ARADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_control_AWADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_relu_combined_1_0'. These changes may impact your design.
WARNING: [IP_Flow 19-7054] Upgrade has removed address space 'Data_m_axi_gmem'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'design_1_relu_combined_1_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1165] The interface pin 'm_axi_gmem' with bus definition 'xilinx.com:interface:aximm:1.0' is not found on the upgraded version of the cell '/relu2'. Its connection to the interface net 'relu_combined_1_m_axi_gmem' has been removed. 
CRITICAL WARNING: [BD 41-1172] Cannot restore assignment <0x0000_0000 [ 512M ]> from slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' to address space '/relu2/Data_m_axi_gmem'. This address space no longer exists.
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ID_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to '32'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_USER_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to '0x00000000'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_PROT_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to '"000"'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_2_0', and cannot be set to '"0011"'
INFO: [IP_Flow 19-3422] Upgraded design_1_relu_combined_2_0 (Relu_combined 1.0) from revision 2112535102 to revision 2112536493
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'm_axi_gmem'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_relu_combined_2_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_control_ARADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_control_AWADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_relu_combined_2_0'. These changes may impact your design.
WARNING: [IP_Flow 19-7054] Upgrade has removed address space 'Data_m_axi_gmem'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'design_1_relu_combined_2_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1165] The interface pin 'm_axi_gmem' with bus definition 'xilinx.com:interface:aximm:1.0' is not found on the upgraded version of the cell '/relu3'. Its connection to the interface net 'relu_combined_2_m_axi_gmem' has been removed. 
CRITICAL WARNING: [BD 41-1172] Cannot restore assignment <0x0000_0000 [ 512M ]> from slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' to address space '/relu3/Data_m_axi_gmem'. This address space no longer exists.
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ID_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to '32'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to 'false'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to '1'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_USER_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to '0x00000000'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_PROT_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to '"000"'
WARNING: [IP_Flow 19-4316] Parameter 'C_M_AXI_GMEM_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_relu_combined_3_0', and cannot be set to '"0011"'
INFO: [IP_Flow 19-3422] Upgraded design_1_relu_combined_3_0 (Relu_combined 1.0) from revision 2112535102 to revision 2112536493
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'm_axi_gmem'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_relu_combined_3_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_control_ARADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_control_AWADDR' width 5 differs from original width 6
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_relu_combined_3_0'. These changes may impact your design.
WARNING: [IP_Flow 19-7054] Upgrade has removed address space 'Data_m_axi_gmem'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'design_1_relu_combined_3_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1165] The interface pin 'm_axi_gmem' with bus definition 'xilinx.com:interface:aximm:1.0' is not found on the upgraded version of the cell '/relu4'. Its connection to the interface net 'relu4_m_axi_gmem' has been removed. 
CRITICAL WARNING: [BD 41-1172] Cannot restore assignment <0x0000_0000 [ 512M ]> from slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' to address space '/relu4/Data_m_axi_gmem'. This address space no longer exists.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_conv_combined_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/promethean/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_conv_combined_1_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/promethean/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_relu_combined_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/promethean/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_relu_combined_1_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/promethean/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_relu_combined_2_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/promethean/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_relu_combined_3_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/promethean/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/promethean/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_conv_combined_0_0 design_1_relu_combined_3_0 design_1_relu_combined_0_0 design_1_relu_combined_1_0 design_1_conv_combined_1_0 design_1_relu_combined_2_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc3_y/BRAM_PORTB(OTHER) and /loss_derivative_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc3_dy/BRAM_PORTB(OTHER) and /loss_derivative_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc1_y/BRAM_PORTA(OTHER) and /fcc1/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc3_y/BRAM_PORTA(OTHER) and /fcc3/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc2_y/BRAM_PORTA(OTHER) and /fcc2/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv1_dy/BRAM_PORTA(OTHER) and /conv1/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv2_y/BRAM_PORTA(OTHER) and /conv2/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv1_dy/BRAM_PORTB(OTHER) and /relu1/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu1_y/BRAM_PORTA(OTHER) and /relu1/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv2_dy/BRAM_PORTB(OTHER) and /relu2/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu2_y/BRAM_PORTA(OTHER) and /relu2/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc1_dy/BRAM_PORTB(OTHER) and /relu3/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu3_y/BRAM_PORTA(OTHER) and /relu3/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc2_dy/BRAM_PORTB(OTHER) and /relu4/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu4_y/BRAM_PORTA(OTHER) and /relu4/y_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s07_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s07_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s08_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s08_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s08_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s08_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s10_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s10_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s10_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s10_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s13_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s13_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s13_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s13_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s15_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s15_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s15_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s15_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(4) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(4) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/addra'(9) to pin: '/relu2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/wea'(1) to pin: '/relu2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/addrb'(9) to pin: '/conv2/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/web'(1) to pin: '/conv2/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/addra'(9) to pin: '/conv1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/wea'(1) to pin: '/conv1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/addrb'(9) to pin: '/fcc3/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/web'(1) to pin: '/fcc3/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/addra'(9) to pin: '/fcc3/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/wea'(1) to pin: '/fcc3/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/addra'(6) to pin: '/fcc1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/wea'(1) to pin: '/fcc1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/addra'(9) to pin: '/conv1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/wea'(1) to pin: '/conv1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/addra'(9) to pin: '/relu1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_dy/wea'(1) to pin: '/relu1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/addrb'(9) to pin: '/loss_derivative_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_y/web'(1) to pin: '/loss_derivative_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addrb'(9) to pin: '/conv1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/web'(1) to pin: '/conv1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addra'(9) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/addra'(9) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_dy/addrb'(6) to pin: '/loss_derivative_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_dy/web'(1) to pin: '/loss_derivative_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/addrb'(9) to pin: '/relu2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/web'(1) to pin: '/relu2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/addrb'(9) to pin: '/conv1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/x/web'(1) to pin: '/conv1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/addra'(9) to pin: '/relu2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/wea'(1) to pin: '/relu2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/addrb'(9) to pin: '/relu2/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/web'(1) to pin: '/relu2/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/addrb'(9) to pin: '/fcc1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_dy/web'(1) to pin: '/fcc1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/addrb'(9) to pin: '/relu1/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_dy/web'(1) to pin: '/relu1/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/addrb'(6) to pin: '/relu3/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_y/web'(1) to pin: '/relu3/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/addra'(6) to pin: '/fcc2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/wea'(1) to pin: '/fcc2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/addra'(9) to pin: '/conv2/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_dy/wea'(1) to pin: '/conv2/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/addrb'(9) to pin: '/relu1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv1_y/web'(1) to pin: '/relu1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/addra'(9) to pin: '/relu1/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/wea'(1) to pin: '/relu1/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_dy/addra'(6) to pin: '/fcc1/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_dy/wea'(1) to pin: '/fcc1/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/addrb'(9) to pin: '/conv2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu1_y/web'(1) to pin: '/conv2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/addra'(9) to pin: '/conv2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv2_y/wea'(1) to pin: '/conv2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/addra'(9) to pin: '/relu3/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/wea'(1) to pin: '/relu3/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/addrb'(9) to pin: '/fcc1/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu2_y/web'(1) to pin: '/fcc1/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/addrb'(9) to pin: '/fcc2/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_y/web'(1) to pin: '/fcc2/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_y/addra'(6) to pin: '/fcc2/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_y/wea'(1) to pin: '/fcc2/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/addra'(9) to pin: '/relu4/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_dy/wea'(1) to pin: '/relu4/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/addrb'(6) to pin: '/relu4/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_dy/web'(1) to pin: '/relu4/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_dy/addra'(9) to pin: '/relu3/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_dy/wea'(1) to pin: '/relu3/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_y/addrb'(6) to pin: '/relu4/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc2_y/web'(1) to pin: '/relu4/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_dy/addrb'(9) to pin: '/fcc2/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu3_dy/web'(1) to pin: '/fcc2/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_dy/addrb'(6) to pin: '/relu3/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc1_dy/web'(1) to pin: '/relu3/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_y/addra'(9) to pin: '/relu4/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_y/wea'(1) to pin: '/relu4/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_dy/addra'(6) to pin: '/fcc3/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc3_dy/wea'(1) to pin: '/fcc3/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu4_y/addrb'(9) to pin: '/fcc3/x_Addr_A'(32) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s07_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s08_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s10_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s13_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s15_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/promethean/promethean.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 9752.574 ; gain = 0.000 ; free physical = 16834 ; free virtual = 26120
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/anubhav/xilinx_projects/promethean/promethean.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/promethean/promethean.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/promethean/promethean.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/promethean/promethean.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
[Sun Jun  5 15:35:01 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/promethean/promethean.runs/synth_1/runme.log
[Sun Jun  5 15:35:01 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/promethean/promethean.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Jun  5 19:22:06 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/promethean/promethean.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.67 . Memory (MB): peak = 9752.574 ; gain = 0.000 ; free physical = 15048 ; free virtual = 24528
INFO: [Netlist 29-17] Analyzing 7827 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10023.766 ; gain = 93.961 ; free physical = 13576 ; free virtual = 23058
Restored from archive | CPU: 4.140000 secs | Memory: 101.597054 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10023.766 ; gain = 93.961 ; free physical = 13576 ; free virtual = 23058
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10023.766 ; gain = 0.000 ; free physical = 13560 ; free virtual = 23042
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 48 instances
  SRLC32E => SRL16E: 20 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 10166.070 ; gain = 413.496 ; free physical = 13324 ; free virtual = 22811
open_report: Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 10398.676 ; gain = 138.555 ; free physical = 14818 ; free virtual = 24318
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Jun  5 19:24:13 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/promethean/promethean.runs/impl_1/runme.log
open_bd_design {/home/anubhav/xilinx_projects/promethean/promethean.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo_promethean/fcc_combined/solution1/impl/ip/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo_promethean/conv_combined/solution1/impl/ip/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo_promethean/relu_combined/solution1/impl/ip/component.xml. It will be created.
close_project
create_project promethean_2 /home/anubhav/xilinx_projects/promethean_2 -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
Wrote  : </home/anubhav/xilinx_projects/promethean_2/promethean_2.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo_promethean [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo_promethean'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo_promethean [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo_promethean'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fcc_combined:1.0 fcc_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/fcc_combined_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/s_axi_control]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/fcc_combined_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/fcc_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/fcc_combined_0/m_axi_gmem2} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/m_axi_gmem2]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem2' at <0x0000_0000 [ 512M ]>.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv_combined:1.0 conv_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/conv_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins conv_combined_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_combined_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_combined_0/s_axi_control]
Slave segment '/conv_combined_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/relu_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins relu_combined_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/relu_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/relu_combined_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins relu_combined_0/s_axi_control]
Slave segment '/relu_combined_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 64K ]>.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:update_weights:1.0 update_weights_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/update_weights_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins update_weights_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/update_weights_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/update_weights_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins update_weights_0/s_axi_control]
Slave segment '/update_weights_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
endgroup
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo_promethean'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:loss_derivative:1.0 loss_derivative_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/loss_derivative_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins loss_derivative_0/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/loss_derivative_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/loss_derivative_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins loss_derivative_0/s_axi_control]
Slave segment '/loss_derivative_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4004_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/anubhav/xilinx_projects/promethean_2/promethean_2.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/anubhav/xilinx_projects/promethean_2/promethean_2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/promethean_2/promethean_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/promethean_2/promethean_2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/promethean_2/promethean_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(3) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block update_weights_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loss_derivative_0 .
Exporting to file /home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/promethean_2/promethean_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_conv_combined_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_loss_derivative_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_update_weights_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
[Mon Jun  6 12:42:46 2022] Launched design_1_xbar_1_synth_1, design_1_xbar_0_synth_1, design_1_relu_combined_0_0_synth_1, design_1_auto_us_5_synth_1, design_1_conv_combined_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_fcc_combined_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_us_2_synth_1, design_1_auto_us_4_synth_1, design_1_auto_us_1_synth_1, design_1_auto_us_3_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_auto_us_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_loss_derivative_0_0_synth_1, design_1_update_weights_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_1_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_xbar_1_synth_1/runme.log
design_1_xbar_0_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_xbar_0_synth_1/runme.log
design_1_relu_combined_0_0_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_relu_combined_0_0_synth_1/runme.log
design_1_auto_us_5_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_auto_us_5_synth_1/runme.log
design_1_conv_combined_0_0_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_conv_combined_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_fcc_combined_0_0_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_fcc_combined_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_us_2_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_auto_us_2_synth_1/runme.log
design_1_auto_us_4_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_auto_us_4_synth_1/runme.log
design_1_auto_us_1_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_auto_us_1_synth_1/runme.log
design_1_auto_us_3_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_auto_us_3_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_auto_us_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_loss_derivative_0_0_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_loss_derivative_0_0_synth_1/runme.log
design_1_update_weights_0_0_synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/design_1_update_weights_0_0_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/synth_1/runme.log
[Mon Jun  6 12:42:47 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 10869.266 ; gain = 242.031 ; free physical = 15119 ; free virtual = 25411
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Jun  6 12:49:01 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/promethean_2/promethean_2.runs/impl_1/runme.log
