#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Apr  5 14:28:49 2018
# Process ID: 9032
# Current directory: S:/echo/echo
# Command line: vivado.exe -notrace -mode batch -source project.tcl
# Log file: S:/echo/echo/vivado.log
# Journal file: S:/echo/echo\vivado.jou
#-----------------------------------------------------------
source project.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_processing_system7_0_0 
Adding cell -- craftdrones:user:blink:1.0 - blink_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_blink_0_0 
Adding cell -- rit.edu:user:ultrasonic_sensor_axi:1.1 - ultrasonic_sensor_axi_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_ultrasonic_sensor_axi_0_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_ps7_0_axi_periph_0 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_rst_ps7_0_50M_0 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Successfully read diagram <design_1> from BD file <S:/echo/echo/src/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ultrasonic_sensor_axi_0/pulse_ready_a
/ultrasonic_sensor_axi_0/pulse_ready_b
/ultrasonic_sensor_axi_0/pulse_ready_c
/ultrasonic_sensor_axi_0/pulse_len_a
/ultrasonic_sensor_axi_0/pulse_len_b
/ultrasonic_sensor_axi_0/pulse_len_c

Wrote  : <S:/echo/echo/src/design_1.bd> 
VHDL Output written to : S:/echo/echo/src/hdl/design_1.vhd
VHDL Output written to : S:/echo/echo/src/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 415.023 ; gain = 153.891
INFO: [Common 17-206] Exiting Vivado at Thu Apr  5 14:29:04 2018...
