INFO: [VRFC 10-2263] Analyzing Verilog file "G:/CAO/rca/rca.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/CAO/rca/rca.srcs/sources_1/new/rca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
WARNING: [VRFC 10-2845] overwriting previous definition of module full_adder [G:/CAO/rca/rca.srcs/sources_1/new/full_adder.v:23]
INFO: [VRFC 10-311] analyzing module rca
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/CAO/rca/rca.srcs/sources_1/new/rca_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module rca
WARNING: [VRFC 10-2845] overwriting previous definition of module rca [G:/CAO/rca/rca.srcs/sources_1/new/rca.v:23]
INFO: [VRFC 10-311] analyzing module rca_tb
