// Seed: 2789179786
module module_0;
  static reg id_1;
  ;
  assign id_1 = id_1;
  always @({id_1,
    -1
  } or posedge -1'b0)
  begin : LABEL_0
    id_1 <= id_1;
    id_1 = -1;
  end
  parameter id_2 = 1;
  wire id_3;
  ;
  assign module_1.id_3 = 0;
  wire  id_4;
  logic id_5;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd26
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  wire id_4 = id_1;
  always @(posedge -1) begin : LABEL_0
    disable id_5;
  end
  wire id_6;
  ;
  wand [-1 : id_3] id_7 = id_7 - id_3;
  module_0 modCall_1 ();
endmodule
