#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Nov 23 14:40:21 2019
# Process ID: 743676
# Current directory: E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent746048 E:\PhD_project\vivado_prjs\davisZynq\davis7z100Zynq\davis7z100Zynq.xpr
# Log file: E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/vivado.log
# Journal file: E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.xpr
open_bd_design {E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.srcs/sources_1/bd/davisZynqBasicBoard/davisZynqBasicBoard.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets usb_bridge_top_0_m_axi] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_nets rst_ps7_0_47M_peripheral_aresetn] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_nets Net1] [get_bd_nets Net2] [get_bd_cells usb_bridge_top_0]
delete_bd_objs [get_bd_ports usb_dp_io_0]
delete_bd_objs [get_bd_ports usb_dn_io_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK2] [get_bd_cells rst_ps7_0_47M]
regenerate_bd_layout
open_bd_design {E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.srcs/sources_1/bd/davisZynqBasicBoard/davisZynqBasicBoard.bd}
update_module_reference davisZynqBasicBoard_usb_cdc_core_0_0
reset_target all [get_files  E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.srcs/sources_1/bd/davisZynqBasicBoard/davisZynqBasicBoard.bd]
export_ip_user_files -of_objects  [get_files  E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.srcs/sources_1/bd/davisZynqBasicBoard/davisZynqBasicBoard.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.srcs/sources_1/bd/davisZynqBasicBoard/davisZynqBasicBoard.bd]
update_module_reference davisZynqBasicBoard_usb_cdc_core_0_0
startgroup
connect_bd_net -net setup_valid_q_do [get_bd_pins usb_cdc_core_0/setup_valid_q_do]
connect_bd_net -net usb_reset_w_do [get_bd_pins usb_cdc_core_0/usb_reset_w_do]
connect_bd_net -net ctrl_sending_r_do [get_bd_pins usb_cdc_core_0/ctrl_sending_r_do]
connect_bd_net -net ctrl_send_accept_w_do [get_bd_pins usb_cdc_core_0/ctrl_send_accept_w_do]
connect_bd_net -net desc_addr_q_do [get_bd_pins usb_cdc_core_0/desc_addr_q_do]
connect_bd_net -net usb_reset_counter_q_do [get_bd_pins usb_cdc_core_0/usb_reset_counter_q_do]
connect_bd_net -net bmRequestType_w_do [get_bd_pins usb_cdc_core_0/bmRequestType_w_do]
connect_bd_net -net bRequest_w_do [get_bd_pins usb_cdc_core_0/bRequest_w_do]
connect_bd_net -net setup_frame_q_do [get_bd_pins usb_cdc_core_0/setup_frame_q_do]
connect_bd_net -net rx_last_w_do [get_bd_pins usb_cdc_core_0/rx_last_w_do]
connect_bd_net -net debug_counter_q_do [get_bd_pins usb_cdc_core_0/debug_counter_q_do]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {setup_valid_q_do usb_reset_w_do ctrl_sending_r_do ctrl_send_accept_w_do desc_addr_q_do usb_reset_counter_q_do bmRequestType_w_do bRequest_w_do setup_frame_q_do rx_last_w_do debug_counter_q_do }]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { ulpi_reg_read_flag_d_1 mode_update_o_1 utmi_rxerror_o ulpi_data_in_o_d_1 otg_complete_o_1 otg_update_o_1 utmi_tx_accept_o_1 state_o_1 ulpi_data_dir_d_1 utmi_tx_ready_o_1 mode_complete_o_1 utmi_rxactive_o utmi_txready_o opmode_o_1 tx_delay_complete_o_1 turnaround_d_1 ulpi_wrapper_1_ulpi_stp_o ulpi_data_out_i_d_1 utmi_data_in_o xcvrselect_o_1 termselect_o_1 utmi_rxvalid_o utmi_linestate_o } ]
disconnect_bd_net [get_bd_net otg_update_o_1] [get_bd_pins system_ila_0/probe45]
disconnect_bd_net [get_bd_net ulpi_data_in_o_d_1] [get_bd_pins system_ila_0/probe60]
disconnect_bd_net [get_bd_net ulpi_reg_read_flag_d_1] [get_bd_pins system_ila_0/probe53]
disconnect_bd_net [get_bd_net otg_complete_o_1] [get_bd_pins system_ila_0/probe43]
disconnect_bd_net [get_bd_net mode_update_o_1] [get_bd_pins system_ila_0/probe44]
disconnect_bd_net [get_bd_net utmi_rxerror_o] [get_bd_pins system_ila_0/probe55]
disconnect_bd_net [get_bd_net utmi_tx_accept_o_1] [get_bd_pins system_ila_0/probe48]
disconnect_bd_net [get_bd_net ulpi_data_dir_d_1] [get_bd_pins system_ila_0/probe46]
disconnect_bd_net [get_bd_net state_o_1] [get_bd_pins system_ila_0/probe42]
disconnect_bd_net [get_bd_net ulpi_data_out_i_d_1] [get_bd_pins system_ila_0/probe61]
disconnect_bd_net [get_bd_net utmi_tx_ready_o_1] [get_bd_pins system_ila_0/probe47]
disconnect_bd_net [get_bd_net mode_complete_o_1] [get_bd_pins system_ila_0/probe40]
disconnect_bd_net [get_bd_net utmi_rxactive_o] [get_bd_pins system_ila_0/probe58]
disconnect_bd_net [get_bd_net utmi_txready_o] [get_bd_pins system_ila_0/probe52]
disconnect_bd_net [get_bd_net opmode_o_1] [get_bd_pins system_ila_0/probe50]
disconnect_bd_net [get_bd_net tx_delay_complete_o_1] [get_bd_pins system_ila_0/probe49]
disconnect_bd_net [get_bd_net turnaround_d_1] [get_bd_pins system_ila_0/probe54]
disconnect_bd_net [get_bd_net xcvrselect_o_1] [get_bd_pins system_ila_0/probe51]
disconnect_bd_net [get_bd_net ulpi_wrapper_1_ulpi_stp_o] [get_bd_pins system_ila_0/probe41]
disconnect_bd_net [get_bd_net utmi_data_in_o] [get_bd_pins system_ila_0/probe59]
disconnect_bd_net [get_bd_net termselect_o_1] [get_bd_pins system_ila_0/probe57]
disconnect_bd_net [get_bd_net utmi_rxvalid_o] [get_bd_pins system_ila_0/probe56]
disconnect_bd_net [get_bd_net utmi_linestate_o] [get_bd_pins system_ila_0/probe62]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
disconnect_bd_net /xlslice_2_Dout [get_bd_pins ulpi_wrapper_0/ulpi_rst_i]
connect_bd_net [get_bd_pins ulpi_wrapper_0/ulpi_rst_i] [get_bd_pins xlslice_0/Dout]
disconnect_bd_net /rst_ps7_0_9M_peripheral_reset [get_bd_pins xlslice_0/Dout]
startgroup
make_bd_pins_external  [get_bd_pins xlslice_0/Dout]
endgroup
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins usb_cdc_core_0/rst_i]
set_property name ulpi_rst_o_1 [get_bd_ports ulpi_rst_o_0]
set_property name ulpi_rst_o_0 [get_bd_ports Dout_0]
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets setup_valid_q_do] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets usb_reset_w_do] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets ctrl_sending_r_do] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets ctrl_send_accept_w_do] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets desc_addr_q_do] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets usb_reset_counter_q_do] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets bmRequestType_w_do] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets bRequest_w_do] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets setup_frame_q_do] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets rx_last_w_do] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets debug_counter_q_do] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.runs/impl_1/davisZynqBasicBoard_wrapper.sysdef E:/PhD_project/vivado_prjs/davisZynq/davis7z100Zynq/davis7z100Zynq.sdk/davisZynqBasicBoard_wrapper.hdf

