<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/x86/assembler_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>   1 /*
   2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_X86_ASSEMBLER_X86_HPP
  26 #define CPU_X86_ASSEMBLER_X86_HPP
  27 
  28 #include &quot;asm/register.hpp&quot;
<a name="1" id="anc1"></a><span class="line-modified">  29 #include &quot;runtime/vm_version.hpp&quot;</span>
<span class="line-added">  30 #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  31 
  32 class BiasedLockingCounters;
  33 
  34 // Contains all the definitions needed for x86 assembly code generation.
  35 
  36 // Calling convention
  37 class Argument {
  38  public:
  39   enum {
  40 #ifdef _LP64
  41 #ifdef _WIN64
  42     n_int_register_parameters_c   = 4, // rcx, rdx, r8, r9 (c_rarg0, c_rarg1, ...)
  43     n_float_register_parameters_c = 4,  // xmm0 - xmm3 (c_farg0, c_farg1, ... )
  44 #else
  45     n_int_register_parameters_c   = 6, // rdi, rsi, rdx, rcx, r8, r9 (c_rarg0, c_rarg1, ...)
  46     n_float_register_parameters_c = 8,  // xmm0 - xmm7 (c_farg0, c_farg1, ... )
  47 #endif // _WIN64
  48     n_int_register_parameters_j   = 6, // j_rarg0, j_rarg1, ...
  49     n_float_register_parameters_j = 8  // j_farg0, j_farg1, ...
  50 #else
  51     n_register_parameters = 0   // 0 registers used to pass arguments
  52 #endif // _LP64
  53   };
  54 };
  55 
  56 
  57 #ifdef _LP64
  58 // Symbolically name the register arguments used by the c calling convention.
  59 // Windows is different from linux/solaris. So much for standards...
  60 
  61 #ifdef _WIN64
  62 
  63 REGISTER_DECLARATION(Register, c_rarg0, rcx);
  64 REGISTER_DECLARATION(Register, c_rarg1, rdx);
  65 REGISTER_DECLARATION(Register, c_rarg2, r8);
  66 REGISTER_DECLARATION(Register, c_rarg3, r9);
  67 
  68 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  69 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  70 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  71 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  72 
  73 #else
  74 
  75 REGISTER_DECLARATION(Register, c_rarg0, rdi);
  76 REGISTER_DECLARATION(Register, c_rarg1, rsi);
  77 REGISTER_DECLARATION(Register, c_rarg2, rdx);
  78 REGISTER_DECLARATION(Register, c_rarg3, rcx);
  79 REGISTER_DECLARATION(Register, c_rarg4, r8);
  80 REGISTER_DECLARATION(Register, c_rarg5, r9);
  81 
  82 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  83 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  84 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  85 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  86 REGISTER_DECLARATION(XMMRegister, c_farg4, xmm4);
  87 REGISTER_DECLARATION(XMMRegister, c_farg5, xmm5);
  88 REGISTER_DECLARATION(XMMRegister, c_farg6, xmm6);
  89 REGISTER_DECLARATION(XMMRegister, c_farg7, xmm7);
  90 
  91 #endif // _WIN64
  92 
  93 // Symbolically name the register arguments used by the Java calling convention.
  94 // We have control over the convention for java so we can do what we please.
  95 // What pleases us is to offset the java calling convention so that when
  96 // we call a suitable jni method the arguments are lined up and we don&#39;t
  97 // have to do little shuffling. A suitable jni method is non-static and a
  98 // small number of arguments (two fewer args on windows)
  99 //
 100 //        |-------------------------------------------------------|
 101 //        | c_rarg0   c_rarg1  c_rarg2 c_rarg3 c_rarg4 c_rarg5    |
 102 //        |-------------------------------------------------------|
 103 //        | rcx       rdx      r8      r9      rdi*    rsi*       | windows (* not a c_rarg)
 104 //        | rdi       rsi      rdx     rcx     r8      r9         | solaris/linux
 105 //        |-------------------------------------------------------|
 106 //        | j_rarg5   j_rarg0  j_rarg1 j_rarg2 j_rarg3 j_rarg4    |
 107 //        |-------------------------------------------------------|
 108 
 109 REGISTER_DECLARATION(Register, j_rarg0, c_rarg1);
 110 REGISTER_DECLARATION(Register, j_rarg1, c_rarg2);
 111 REGISTER_DECLARATION(Register, j_rarg2, c_rarg3);
 112 // Windows runs out of register args here
 113 #ifdef _WIN64
 114 REGISTER_DECLARATION(Register, j_rarg3, rdi);
 115 REGISTER_DECLARATION(Register, j_rarg4, rsi);
 116 #else
 117 REGISTER_DECLARATION(Register, j_rarg3, c_rarg4);
 118 REGISTER_DECLARATION(Register, j_rarg4, c_rarg5);
 119 #endif /* _WIN64 */
 120 REGISTER_DECLARATION(Register, j_rarg5, c_rarg0);
 121 
 122 REGISTER_DECLARATION(XMMRegister, j_farg0, xmm0);
 123 REGISTER_DECLARATION(XMMRegister, j_farg1, xmm1);
 124 REGISTER_DECLARATION(XMMRegister, j_farg2, xmm2);
 125 REGISTER_DECLARATION(XMMRegister, j_farg3, xmm3);
 126 REGISTER_DECLARATION(XMMRegister, j_farg4, xmm4);
 127 REGISTER_DECLARATION(XMMRegister, j_farg5, xmm5);
 128 REGISTER_DECLARATION(XMMRegister, j_farg6, xmm6);
 129 REGISTER_DECLARATION(XMMRegister, j_farg7, xmm7);
 130 
 131 REGISTER_DECLARATION(Register, rscratch1, r10);  // volatile
 132 REGISTER_DECLARATION(Register, rscratch2, r11);  // volatile
 133 
 134 REGISTER_DECLARATION(Register, r12_heapbase, r12); // callee-saved
 135 REGISTER_DECLARATION(Register, r15_thread, r15); // callee-saved
 136 
 137 #else
 138 // rscratch1 will apear in 32bit code that is dead but of course must compile
 139 // Using noreg ensures if the dead code is incorrectly live and executed it
 140 // will cause an assertion failure
 141 #define rscratch1 noreg
 142 #define rscratch2 noreg
 143 
 144 #endif // _LP64
 145 
 146 // JSR 292
 147 // On x86, the SP does not have to be saved when invoking method handle intrinsics
 148 // or compiled lambda forms. We indicate that by setting rbp_mh_SP_save to noreg.
 149 REGISTER_DECLARATION(Register, rbp_mh_SP_save, noreg);
 150 
 151 // Address is an abstraction used to represent a memory location
 152 // using any of the amd64 addressing modes with one object.
 153 //
 154 // Note: A register location is represented via a Register, not
 155 //       via an address for efficiency &amp; simplicity reasons.
 156 
 157 class ArrayAddress;
 158 
 159 class Address {
 160  public:
 161   enum ScaleFactor {
 162     no_scale = -1,
 163     times_1  =  0,
 164     times_2  =  1,
 165     times_4  =  2,
 166     times_8  =  3,
 167     times_ptr = LP64_ONLY(times_8) NOT_LP64(times_4)
 168   };
 169   static ScaleFactor times(int size) {
 170     assert(size &gt;= 1 &amp;&amp; size &lt;= 8 &amp;&amp; is_power_of_2(size), &quot;bad scale size&quot;);
 171     if (size == 8)  return times_8;
 172     if (size == 4)  return times_4;
 173     if (size == 2)  return times_2;
 174     return times_1;
 175   }
 176   static int scale_size(ScaleFactor scale) {
 177     assert(scale != no_scale, &quot;&quot;);
 178     assert(((1 &lt;&lt; (int)times_1) == 1 &amp;&amp;
 179             (1 &lt;&lt; (int)times_2) == 2 &amp;&amp;
 180             (1 &lt;&lt; (int)times_4) == 4 &amp;&amp;
 181             (1 &lt;&lt; (int)times_8) == 8), &quot;&quot;);
 182     return (1 &lt;&lt; (int)scale);
 183   }
 184 
 185  private:
 186   Register         _base;
 187   Register         _index;
 188   XMMRegister      _xmmindex;
 189   ScaleFactor      _scale;
 190   int              _disp;
 191   bool             _isxmmindex;
 192   RelocationHolder _rspec;
 193 
 194   // Easily misused constructors make them private
 195   // %%% can we make these go away?
 196   NOT_LP64(Address(address loc, RelocationHolder spec);)
 197   Address(int disp, address loc, relocInfo::relocType rtype);
 198   Address(int disp, address loc, RelocationHolder spec);
 199 
 200  public:
 201 
 202  int disp() { return _disp; }
 203   // creation
 204   Address()
 205     : _base(noreg),
 206       _index(noreg),
 207       _xmmindex(xnoreg),
 208       _scale(no_scale),
 209       _disp(0),
 210       _isxmmindex(false){
 211   }
 212 
 213   // No default displacement otherwise Register can be implicitly
 214   // converted to 0(Register) which is quite a different animal.
 215 
 216   Address(Register base, int disp)
 217     : _base(base),
 218       _index(noreg),
 219       _xmmindex(xnoreg),
 220       _scale(no_scale),
 221       _disp(disp),
 222       _isxmmindex(false){
 223   }
 224 
 225   Address(Register base, Register index, ScaleFactor scale, int disp = 0)
 226     : _base (base),
 227       _index(index),
 228       _xmmindex(xnoreg),
 229       _scale(scale),
 230       _disp (disp),
 231       _isxmmindex(false) {
 232     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 233            &quot;inconsistent address&quot;);
 234   }
 235 
 236   Address(Register base, RegisterOrConstant index, ScaleFactor scale = times_1, int disp = 0)
 237     : _base (base),
 238       _index(index.register_or_noreg()),
 239       _xmmindex(xnoreg),
 240       _scale(scale),
 241       _disp (disp + (index.constant_or_zero() * scale_size(scale))),
 242       _isxmmindex(false){
 243     if (!index.is_register())  scale = Address::no_scale;
 244     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 245            &quot;inconsistent address&quot;);
 246   }
 247 
 248   Address(Register base, XMMRegister index, ScaleFactor scale, int disp = 0)
 249     : _base (base),
 250       _index(noreg),
 251       _xmmindex(index),
 252       _scale(scale),
 253       _disp(disp),
 254       _isxmmindex(true) {
 255       assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 256              &quot;inconsistent address&quot;);
 257   }
 258 
 259   Address plus_disp(int disp) const {
 260     Address a = (*this);
 261     a._disp += disp;
 262     return a;
 263   }
 264   Address plus_disp(RegisterOrConstant disp, ScaleFactor scale = times_1) const {
 265     Address a = (*this);
 266     a._disp += disp.constant_or_zero() * scale_size(scale);
 267     if (disp.is_register()) {
 268       assert(!a.index()-&gt;is_valid(), &quot;competing indexes&quot;);
 269       a._index = disp.as_register();
 270       a._scale = scale;
 271     }
 272     return a;
 273   }
 274   bool is_same_address(Address a) const {
 275     // disregard _rspec
 276     return _base == a._base &amp;&amp; _disp == a._disp &amp;&amp; _index == a._index &amp;&amp; _scale == a._scale;
 277   }
 278 
 279   // The following two overloads are used in connection with the
 280   // ByteSize type (see sizes.hpp).  They simplify the use of
 281   // ByteSize&#39;d arguments in assembly code. Note that their equivalent
 282   // for the optimized build are the member functions with int disp
 283   // argument since ByteSize is mapped to an int type in that case.
 284   //
 285   // Note: DO NOT introduce similar overloaded functions for WordSize
 286   // arguments as in the optimized mode, both ByteSize and WordSize
 287   // are mapped to the same type and thus the compiler cannot make a
 288   // distinction anymore (=&gt; compiler errors).
 289 
 290 #ifdef ASSERT
 291   Address(Register base, ByteSize disp)
 292     : _base(base),
 293       _index(noreg),
 294       _xmmindex(xnoreg),
 295       _scale(no_scale),
 296       _disp(in_bytes(disp)),
 297       _isxmmindex(false){
 298   }
 299 
 300   Address(Register base, Register index, ScaleFactor scale, ByteSize disp)
 301     : _base(base),
 302       _index(index),
 303       _xmmindex(xnoreg),
 304       _scale(scale),
 305       _disp(in_bytes(disp)),
 306       _isxmmindex(false){
 307     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 308            &quot;inconsistent address&quot;);
 309   }
 310   Address(Register base, RegisterOrConstant index, ScaleFactor scale, ByteSize disp)
 311     : _base (base),
 312       _index(index.register_or_noreg()),
 313       _xmmindex(xnoreg),
 314       _scale(scale),
 315       _disp (in_bytes(disp) + (index.constant_or_zero() * scale_size(scale))),
 316       _isxmmindex(false) {
 317     if (!index.is_register())  scale = Address::no_scale;
 318     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 319            &quot;inconsistent address&quot;);
 320   }
 321 
 322 #endif // ASSERT
 323 
 324   // accessors
 325   bool        uses(Register reg) const { return _base == reg || _index == reg; }
 326   Register    base()             const { return _base;  }
 327   Register    index()            const { return _index; }
 328   XMMRegister xmmindex()         const { return _xmmindex; }
 329   ScaleFactor scale()            const { return _scale; }
 330   int         disp()             const { return _disp;  }
 331   bool        isxmmindex()       const { return _isxmmindex; }
 332 
 333   // Convert the raw encoding form into the form expected by the constructor for
 334   // Address.  An index of 4 (rsp) corresponds to having no index, so convert
 335   // that to noreg for the Address constructor.
 336   static Address make_raw(int base, int index, int scale, int disp, relocInfo::relocType disp_reloc);
 337 
 338   static Address make_array(ArrayAddress);
 339 
 340  private:
 341   bool base_needs_rex() const {
 342     return _base != noreg &amp;&amp; _base-&gt;encoding() &gt;= 8;
 343   }
 344 
 345   bool index_needs_rex() const {
 346     return _index != noreg &amp;&amp;_index-&gt;encoding() &gt;= 8;
 347   }
 348 
 349   bool xmmindex_needs_rex() const {
 350     return _xmmindex != xnoreg &amp;&amp; _xmmindex-&gt;encoding() &gt;= 8;
 351   }
 352 
 353   relocInfo::relocType reloc() const { return _rspec.type(); }
 354 
 355   friend class Assembler;
 356   friend class MacroAssembler;
 357   friend class LIR_Assembler; // base/index/scale/disp
 358 };
 359 
 360 //
 361 // AddressLiteral has been split out from Address because operands of this type
 362 // need to be treated specially on 32bit vs. 64bit platforms. By splitting it out
 363 // the few instructions that need to deal with address literals are unique and the
 364 // MacroAssembler does not have to implement every instruction in the Assembler
 365 // in order to search for address literals that may need special handling depending
 366 // on the instruction and the platform. As small step on the way to merging i486/amd64
 367 // directories.
 368 //
 369 class AddressLiteral {
 370   friend class ArrayAddress;
 371   RelocationHolder _rspec;
 372   // Typically we use AddressLiterals we want to use their rval
 373   // However in some situations we want the lval (effect address) of the item.
 374   // We provide a special factory for making those lvals.
 375   bool _is_lval;
 376 
 377   // If the target is far we&#39;ll need to load the ea of this to
 378   // a register to reach it. Otherwise if near we can do rip
 379   // relative addressing.
 380 
 381   address          _target;
 382 
 383  protected:
 384   // creation
 385   AddressLiteral()
 386     : _is_lval(false),
 387       _target(NULL)
 388   {}
 389 
 390   public:
 391 
 392 
 393   AddressLiteral(address target, relocInfo::relocType rtype);
 394 
 395   AddressLiteral(address target, RelocationHolder const&amp; rspec)
 396     : _rspec(rspec),
 397       _is_lval(false),
 398       _target(target)
 399   {}
 400 
 401   AddressLiteral addr() {
 402     AddressLiteral ret = *this;
 403     ret._is_lval = true;
 404     return ret;
 405   }
 406 
 407 
 408  private:
 409 
 410   address target() { return _target; }
 411   bool is_lval() { return _is_lval; }
 412 
 413   relocInfo::relocType reloc() const { return _rspec.type(); }
 414   const RelocationHolder&amp; rspec() const { return _rspec; }
 415 
 416   friend class Assembler;
 417   friend class MacroAssembler;
 418   friend class Address;
 419   friend class LIR_Assembler;
 420 };
 421 
 422 // Convience classes
 423 class RuntimeAddress: public AddressLiteral {
 424 
 425   public:
 426 
 427   RuntimeAddress(address target) : AddressLiteral(target, relocInfo::runtime_call_type) {}
 428 
 429 };
 430 
 431 class ExternalAddress: public AddressLiteral {
 432  private:
 433   static relocInfo::relocType reloc_for_target(address target) {
 434     // Sometimes ExternalAddress is used for values which aren&#39;t
 435     // exactly addresses, like the card table base.
 436     // external_word_type can&#39;t be used for values in the first page
 437     // so just skip the reloc in that case.
 438     return external_word_Relocation::can_be_relocated(target) ? relocInfo::external_word_type : relocInfo::none;
 439   }
 440 
 441  public:
 442 
 443   ExternalAddress(address target) : AddressLiteral(target, reloc_for_target(target)) {}
 444 
 445 };
 446 
 447 class InternalAddress: public AddressLiteral {
 448 
 449   public:
 450 
 451   InternalAddress(address target) : AddressLiteral(target, relocInfo::internal_word_type) {}
 452 
 453 };
 454 
 455 // x86 can do array addressing as a single operation since disp can be an absolute
 456 // address amd64 can&#39;t. We create a class that expresses the concept but does extra
 457 // magic on amd64 to get the final result
 458 
 459 class ArrayAddress {
 460   private:
 461 
 462   AddressLiteral _base;
 463   Address        _index;
 464 
 465   public:
 466 
 467   ArrayAddress() {};
 468   ArrayAddress(AddressLiteral base, Address index): _base(base), _index(index) {};
 469   AddressLiteral base() { return _base; }
 470   Address index() { return _index; }
 471 
 472 };
 473 
 474 class InstructionAttr;
 475 
 476 // 64-bit refect the fxsave size which is 512 bytes and the new xsave area on EVEX which is another 2176 bytes
 477 // See fxsave and xsave(EVEX enabled) documentation for layout
 478 const int FPUStateSizeInWords = NOT_LP64(27) LP64_ONLY(2688 / wordSize);
 479 
 480 // The Intel x86/Amd64 Assembler: Pure assembler doing NO optimizations on the instruction
 481 // level (e.g. mov rax, 0 is not translated into xor rax, rax!); i.e., what you write
 482 // is what you get. The Assembler is generating code into a CodeBuffer.
 483 
 484 class Assembler : public AbstractAssembler  {
 485   friend class AbstractAssembler; // for the non-virtual hack
 486   friend class LIR_Assembler; // as_Address()
 487   friend class StubGenerator;
 488 
 489  public:
 490   enum Condition {                     // The x86 condition codes used for conditional jumps/moves.
 491     zero          = 0x4,
 492     notZero       = 0x5,
 493     equal         = 0x4,
 494     notEqual      = 0x5,
 495     less          = 0xc,
 496     lessEqual     = 0xe,
 497     greater       = 0xf,
 498     greaterEqual  = 0xd,
 499     below         = 0x2,
 500     belowEqual    = 0x6,
 501     above         = 0x7,
 502     aboveEqual    = 0x3,
 503     overflow      = 0x0,
 504     noOverflow    = 0x1,
 505     carrySet      = 0x2,
 506     carryClear    = 0x3,
 507     negative      = 0x8,
 508     positive      = 0x9,
 509     parity        = 0xa,
 510     noParity      = 0xb
 511   };
 512 
 513   enum Prefix {
 514     // segment overrides
 515     CS_segment = 0x2e,
 516     SS_segment = 0x36,
 517     DS_segment = 0x3e,
 518     ES_segment = 0x26,
 519     FS_segment = 0x64,
 520     GS_segment = 0x65,
 521 
 522     REX        = 0x40,
 523 
 524     REX_B      = 0x41,
 525     REX_X      = 0x42,
 526     REX_XB     = 0x43,
 527     REX_R      = 0x44,
 528     REX_RB     = 0x45,
 529     REX_RX     = 0x46,
 530     REX_RXB    = 0x47,
 531 
 532     REX_W      = 0x48,
 533 
 534     REX_WB     = 0x49,
 535     REX_WX     = 0x4A,
 536     REX_WXB    = 0x4B,
 537     REX_WR     = 0x4C,
 538     REX_WRB    = 0x4D,
 539     REX_WRX    = 0x4E,
 540     REX_WRXB   = 0x4F,
 541 
 542     VEX_3bytes = 0xC4,
 543     VEX_2bytes = 0xC5,
 544     EVEX_4bytes = 0x62,
 545     Prefix_EMPTY = 0x0
 546   };
 547 
 548   enum VexPrefix {
 549     VEX_B = 0x20,
 550     VEX_X = 0x40,
 551     VEX_R = 0x80,
 552     VEX_W = 0x80
 553   };
 554 
 555   enum ExexPrefix {
 556     EVEX_F  = 0x04,
 557     EVEX_V  = 0x08,
 558     EVEX_Rb = 0x10,
 559     EVEX_X  = 0x40,
 560     EVEX_Z  = 0x80
 561   };
 562 
 563   enum VexSimdPrefix {
 564     VEX_SIMD_NONE = 0x0,
 565     VEX_SIMD_66   = 0x1,
 566     VEX_SIMD_F3   = 0x2,
 567     VEX_SIMD_F2   = 0x3
 568   };
 569 
 570   enum VexOpcode {
 571     VEX_OPCODE_NONE  = 0x0,
 572     VEX_OPCODE_0F    = 0x1,
 573     VEX_OPCODE_0F_38 = 0x2,
 574     VEX_OPCODE_0F_3A = 0x3,
 575     VEX_OPCODE_MASK  = 0x1F
 576   };
 577 
 578   enum AvxVectorLen {
 579     AVX_128bit = 0x0,
 580     AVX_256bit = 0x1,
 581     AVX_512bit = 0x2,
 582     AVX_NoVec  = 0x4
 583   };
 584 
 585   enum EvexTupleType {
 586     EVEX_FV   = 0,
 587     EVEX_HV   = 4,
 588     EVEX_FVM  = 6,
 589     EVEX_T1S  = 7,
 590     EVEX_T1F  = 11,
 591     EVEX_T2   = 13,
 592     EVEX_T4   = 15,
 593     EVEX_T8   = 17,
 594     EVEX_HVM  = 18,
 595     EVEX_QVM  = 19,
 596     EVEX_OVM  = 20,
 597     EVEX_M128 = 21,
 598     EVEX_DUP  = 22,
 599     EVEX_ETUP = 23
 600   };
 601 
 602   enum EvexInputSizeInBits {
 603     EVEX_8bit  = 0,
 604     EVEX_16bit = 1,
 605     EVEX_32bit = 2,
 606     EVEX_64bit = 3,
 607     EVEX_NObit = 4
 608   };
 609 
 610   enum WhichOperand {
 611     // input to locate_operand, and format code for relocations
 612     imm_operand  = 0,            // embedded 32-bit|64-bit immediate operand
 613     disp32_operand = 1,          // embedded 32-bit displacement or address
 614     call32_operand = 2,          // embedded 32-bit self-relative displacement
 615 #ifndef _LP64
 616     _WhichOperand_limit = 3
 617 #else
 618      narrow_oop_operand = 3,     // embedded 32-bit immediate narrow oop
 619     _WhichOperand_limit = 4
 620 #endif
 621   };
 622 
 623   enum ComparisonPredicate {
 624     eq = 0,
 625     lt = 1,
 626     le = 2,
 627     _false = 3,
 628     neq = 4,
 629     nlt = 5,
 630     nle = 6,
 631     _true = 7
 632   };
 633 
<a name="2" id="anc2"></a><span class="line-added"> 634   //---&lt;  calculate length of instruction  &gt;---</span>
<span class="line-added"> 635   // As instruction size can&#39;t be found out easily on x86/x64,</span>
<span class="line-added"> 636   // we just use &#39;4&#39; for len and maxlen.</span>
<span class="line-added"> 637   // instruction must start at passed address</span>
<span class="line-added"> 638   static unsigned int instr_len(unsigned char *instr) { return 4; }</span>
<span class="line-added"> 639 </span>
<span class="line-added"> 640   //---&lt;  longest instructions  &gt;---</span>
<span class="line-added"> 641   // Max instruction length is not specified in architecture documentation.</span>
<span class="line-added"> 642   // We could use a &quot;safe enough&quot; estimate (15), but just default to</span>
<span class="line-added"> 643   // instruction length guess from above.</span>
<span class="line-added"> 644   static unsigned int instr_maxlen() { return 4; }</span>
 645 
 646   // NOTE: The general philopsophy of the declarations here is that 64bit versions
 647   // of instructions are freely declared without the need for wrapping them an ifdef.
 648   // (Some dangerous instructions are ifdef&#39;s out of inappropriate jvm&#39;s.)
 649   // In the .cpp file the implementations are wrapped so that they are dropped out
 650   // of the resulting jvm. This is done mostly to keep the footprint of MINIMAL
 651   // to the size it was prior to merging up the 32bit and 64bit assemblers.
 652   //
 653   // This does mean you&#39;ll get a linker/runtime error if you use a 64bit only instruction
 654   // in a 32bit vm. This is somewhat unfortunate but keeps the ifdef noise down.
 655 
 656 private:
 657 
 658   bool _legacy_mode_bw;
 659   bool _legacy_mode_dq;
 660   bool _legacy_mode_vl;
 661   bool _legacy_mode_vlbw;
 662   bool _is_managed;
 663   bool _vector_masking;    // For stub code use only
 664 
 665   class InstructionAttr *_attributes;
 666 
 667   // 64bit prefixes
 668   int prefix_and_encode(int reg_enc, bool byteinst = false);
 669   int prefixq_and_encode(int reg_enc);
 670 
 671   int prefix_and_encode(int dst_enc, int src_enc) {
 672     return prefix_and_encode(dst_enc, false, src_enc, false);
 673   }
 674   int prefix_and_encode(int dst_enc, bool dst_is_byte, int src_enc, bool src_is_byte);
 675   int prefixq_and_encode(int dst_enc, int src_enc);
 676 
 677   void prefix(Register reg);
 678   void prefix(Register dst, Register src, Prefix p);
 679   void prefix(Register dst, Address adr, Prefix p);
 680   void prefix(Address adr);
 681   void prefixq(Address adr);
 682 
 683   void prefix(Address adr, Register reg,  bool byteinst = false);
 684   void prefix(Address adr, XMMRegister reg);
 685   void prefixq(Address adr, Register reg);
 686   void prefixq(Address adr, XMMRegister reg);
 687 
 688   void prefetch_prefix(Address src);
 689 
 690   void rex_prefix(Address adr, XMMRegister xreg,
 691                   VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 692   int  rex_prefix_and_encode(int dst_enc, int src_enc,
 693                              VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 694 
 695   void vex_prefix(bool vex_r, bool vex_b, bool vex_x, int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 696 
 697   void evex_prefix(bool vex_r, bool vex_b, bool vex_x, bool evex_r, bool evex_v,
 698                    int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 699 
 700   void vex_prefix(Address adr, int nds_enc, int xreg_enc,
 701                   VexSimdPrefix pre, VexOpcode opc,
 702                   InstructionAttr *attributes);
 703 
 704   int  vex_prefix_and_encode(int dst_enc, int nds_enc, int src_enc,
 705                              VexSimdPrefix pre, VexOpcode opc,
 706                              InstructionAttr *attributes);
 707 
 708   void simd_prefix(XMMRegister xreg, XMMRegister nds, Address adr, VexSimdPrefix pre,
 709                    VexOpcode opc, InstructionAttr *attributes);
 710 
 711   int simd_prefix_and_encode(XMMRegister dst, XMMRegister nds, XMMRegister src, VexSimdPrefix pre,
 712                              VexOpcode opc, InstructionAttr *attributes);
 713 
 714   // Helper functions for groups of instructions
 715   void emit_arith_b(int op1, int op2, Register dst, int imm8);
 716 
 717   void emit_arith(int op1, int op2, Register dst, int32_t imm32);
 718   // Force generation of a 4 byte immediate value even if it fits into 8bit
 719   void emit_arith_imm32(int op1, int op2, Register dst, int32_t imm32);
 720   void emit_arith(int op1, int op2, Register dst, Register src);
 721 
 722   bool emit_compressed_disp_byte(int &amp;disp);
 723 
 724   void emit_operand(Register reg,
 725                     Register base, Register index, Address::ScaleFactor scale,
 726                     int disp,
 727                     RelocationHolder const&amp; rspec,
 728                     int rip_relative_correction = 0);
 729 
 730   void emit_operand(XMMRegister reg, Register base, XMMRegister index,
 731                     Address::ScaleFactor scale,
 732                     int disp, RelocationHolder const&amp; rspec);
 733 
 734   void emit_operand(Register reg, Address adr, int rip_relative_correction = 0);
 735 
 736   // operands that only take the original 32bit registers
 737   void emit_operand32(Register reg, Address adr);
 738 
 739   void emit_operand(XMMRegister reg,
 740                     Register base, Register index, Address::ScaleFactor scale,
 741                     int disp,
 742                     RelocationHolder const&amp; rspec);
 743 
 744   void emit_operand(XMMRegister reg, Address adr);
 745 
 746   void emit_operand(MMXRegister reg, Address adr);
 747 
 748   // workaround gcc (3.2.1-7) bug
 749   void emit_operand(Address adr, MMXRegister reg);
 750 
 751 
 752   // Immediate-to-memory forms
 753   void emit_arith_operand(int op1, Register rm, Address adr, int32_t imm32);
 754 
 755   void emit_farith(int b1, int b2, int i);
 756 
 757 
 758  protected:
 759   #ifdef ASSERT
 760   void check_relocation(RelocationHolder const&amp; rspec, int format);
 761   #endif
 762 
 763   void emit_data(jint data, relocInfo::relocType    rtype, int format);
 764   void emit_data(jint data, RelocationHolder const&amp; rspec, int format);
 765   void emit_data64(jlong data, relocInfo::relocType rtype, int format = 0);
 766   void emit_data64(jlong data, RelocationHolder const&amp; rspec, int format = 0);
 767 
 768   bool reachable(AddressLiteral adr) NOT_LP64({ return true;});
 769 
 770   // These are all easily abused and hence protected
 771 
 772   // 32BIT ONLY SECTION
 773 #ifndef _LP64
 774   // Make these disappear in 64bit mode since they would never be correct
 775   void cmp_literal32(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);   // 32BIT ONLY
 776   void cmp_literal32(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 777 
 778   void mov_literal32(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 779   void mov_literal32(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);     // 32BIT ONLY
 780 
 781   void push_literal32(int32_t imm32, RelocationHolder const&amp; rspec);                 // 32BIT ONLY
 782 #else
 783   // 64BIT ONLY SECTION
 784   void mov_literal64(Register dst, intptr_t imm64, RelocationHolder const&amp; rspec);   // 64BIT ONLY
 785 
 786   void cmp_narrow_oop(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);
 787   void cmp_narrow_oop(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);
 788 
 789   void mov_narrow_oop(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);
 790   void mov_narrow_oop(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);
 791 #endif // _LP64
 792 
 793   // These are unique in that we are ensured by the caller that the 32bit
 794   // relative in these instructions will always be able to reach the potentially
 795   // 64bit address described by entry. Since they can take a 64bit address they
 796   // don&#39;t have the 32 suffix like the other instructions in this class.
 797 
 798   void call_literal(address entry, RelocationHolder const&amp; rspec);
 799   void jmp_literal(address entry, RelocationHolder const&amp; rspec);
 800 
 801   // Avoid using directly section
 802   // Instructions in this section are actually usable by anyone without danger
 803   // of failure but have performance issues that are addressed my enhanced
 804   // instructions which will do the proper thing base on the particular cpu.
 805   // We protect them because we don&#39;t trust you...
 806 
 807   // Don&#39;t use next inc() and dec() methods directly. INC &amp; DEC instructions
 808   // could cause a partial flag stall since they don&#39;t set CF flag.
 809   // Use MacroAssembler::decrement() &amp; MacroAssembler::increment() methods
 810   // which call inc() &amp; dec() or add() &amp; sub() in accordance with
 811   // the product flag UseIncDec value.
 812 
 813   void decl(Register dst);
 814   void decl(Address dst);
 815   void decq(Register dst);
 816   void decq(Address dst);
 817 
 818   void incl(Register dst);
 819   void incl(Address dst);
 820   void incq(Register dst);
 821   void incq(Address dst);
 822 
 823   // New cpus require use of movsd and movss to avoid partial register stall
 824   // when loading from memory. But for old Opteron use movlpd instead of movsd.
 825   // The selection is done in MacroAssembler::movdbl() and movflt().
 826 
 827   // Move Scalar Single-Precision Floating-Point Values
 828   void movss(XMMRegister dst, Address src);
 829   void movss(XMMRegister dst, XMMRegister src);
 830   void movss(Address dst, XMMRegister src);
 831 
 832   // Move Scalar Double-Precision Floating-Point Values
 833   void movsd(XMMRegister dst, Address src);
 834   void movsd(XMMRegister dst, XMMRegister src);
 835   void movsd(Address dst, XMMRegister src);
 836   void movlpd(XMMRegister dst, Address src);
 837 
 838   // New cpus require use of movaps and movapd to avoid partial register stall
 839   // when moving between registers.
 840   void movaps(XMMRegister dst, XMMRegister src);
 841   void movapd(XMMRegister dst, XMMRegister src);
 842 
 843   // End avoid using directly
 844 
 845 
 846   // Instruction prefixes
 847   void prefix(Prefix p);
 848 
 849   public:
 850 
 851   // Creation
 852   Assembler(CodeBuffer* code) : AbstractAssembler(code) {
 853     init_attributes();
 854   }
 855 
 856   // Decoding
 857   static address locate_operand(address inst, WhichOperand which);
 858   static address locate_next_instruction(address inst);
 859 
 860   // Utilities
 861   static bool is_polling_page_far() NOT_LP64({ return false;});
 862   static bool query_compressed_disp_byte(int disp, bool is_evex_inst, int vector_len,
 863                                          int cur_tuple_type, int in_size_in_bits, int cur_encoding);
 864 
 865   // Generic instructions
 866   // Does 32bit or 64bit as needed for the platform. In some sense these
 867   // belong in macro assembler but there is no need for both varieties to exist
 868 
 869   void init_attributes(void) {
 870     _legacy_mode_bw = (VM_Version::supports_avx512bw() == false);
 871     _legacy_mode_dq = (VM_Version::supports_avx512dq() == false);
 872     _legacy_mode_vl = (VM_Version::supports_avx512vl() == false);
 873     _legacy_mode_vlbw = (VM_Version::supports_avx512vlbw() == false);
 874     _is_managed = false;
 875     _vector_masking = false;
 876     _attributes = NULL;
 877   }
 878 
 879   void set_attributes(InstructionAttr *attributes) { _attributes = attributes; }
 880   void clear_attributes(void) { _attributes = NULL; }
 881 
 882   void set_managed(void) { _is_managed = true; }
 883   void clear_managed(void) { _is_managed = false; }
 884   bool is_managed(void) { return _is_managed; }
 885 
 886   void lea(Register dst, Address src);
 887 
 888   void mov(Register dst, Register src);
 889 
 890   void pusha();
 891   void popa();
 892 
 893   void pushf();
 894   void popf();
 895 
 896   void push(int32_t imm32);
 897 
 898   void push(Register src);
 899 
 900   void pop(Register dst);
 901 
 902   // These are dummies to prevent surprise implicit conversions to Register
 903   void push(void* v);
 904   void pop(void* v);
 905 
 906   // These do register sized moves/scans
 907   void rep_mov();
 908   void rep_stos();
 909   void rep_stosb();
 910   void repne_scan();
 911 #ifdef _LP64
 912   void repne_scanl();
 913 #endif
 914 
 915   // Vanilla instructions in lexical order
 916 
 917   void adcl(Address dst, int32_t imm32);
 918   void adcl(Address dst, Register src);
 919   void adcl(Register dst, int32_t imm32);
 920   void adcl(Register dst, Address src);
 921   void adcl(Register dst, Register src);
 922 
 923   void adcq(Register dst, int32_t imm32);
 924   void adcq(Register dst, Address src);
 925   void adcq(Register dst, Register src);
 926 
 927   void addb(Address dst, int imm8);
 928   void addw(Address dst, int imm16);
 929 
 930   void addl(Address dst, int32_t imm32);
 931   void addl(Address dst, Register src);
 932   void addl(Register dst, int32_t imm32);
 933   void addl(Register dst, Address src);
 934   void addl(Register dst, Register src);
 935 
 936   void addq(Address dst, int32_t imm32);
 937   void addq(Address dst, Register src);
 938   void addq(Register dst, int32_t imm32);
 939   void addq(Register dst, Address src);
 940   void addq(Register dst, Register src);
 941 
 942 #ifdef _LP64
 943  //Add Unsigned Integers with Carry Flag
 944   void adcxq(Register dst, Register src);
 945 
 946  //Add Unsigned Integers with Overflow Flag
 947   void adoxq(Register dst, Register src);
 948 #endif
 949 
 950   void addr_nop_4();
 951   void addr_nop_5();
 952   void addr_nop_7();
 953   void addr_nop_8();
 954 
 955   // Add Scalar Double-Precision Floating-Point Values
 956   void addsd(XMMRegister dst, Address src);
 957   void addsd(XMMRegister dst, XMMRegister src);
 958 
 959   // Add Scalar Single-Precision Floating-Point Values
 960   void addss(XMMRegister dst, Address src);
 961   void addss(XMMRegister dst, XMMRegister src);
 962 
 963   // AES instructions
 964   void aesdec(XMMRegister dst, Address src);
 965   void aesdec(XMMRegister dst, XMMRegister src);
 966   void aesdeclast(XMMRegister dst, Address src);
 967   void aesdeclast(XMMRegister dst, XMMRegister src);
 968   void aesenc(XMMRegister dst, Address src);
 969   void aesenc(XMMRegister dst, XMMRegister src);
 970   void aesenclast(XMMRegister dst, Address src);
 971   void aesenclast(XMMRegister dst, XMMRegister src);
<a name="3" id="anc3"></a><span class="line-added"> 972   // Vector AES instructions</span>
<span class="line-added"> 973   void vaesenc(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);</span>
<span class="line-added"> 974   void vaesenclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);</span>
 975   void vaesdec(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 976   void vaesdeclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 977 
 978   void andl(Address  dst, int32_t imm32);
 979   void andl(Register dst, int32_t imm32);
 980   void andl(Register dst, Address src);
 981   void andl(Register dst, Register src);
 982 
 983   void andq(Address  dst, int32_t imm32);
 984   void andq(Register dst, int32_t imm32);
 985   void andq(Register dst, Address src);
 986   void andq(Register dst, Register src);
 987 
 988   // BMI instructions
 989   void andnl(Register dst, Register src1, Register src2);
 990   void andnl(Register dst, Register src1, Address src2);
 991   void andnq(Register dst, Register src1, Register src2);
 992   void andnq(Register dst, Register src1, Address src2);
 993 
 994   void blsil(Register dst, Register src);
 995   void blsil(Register dst, Address src);
 996   void blsiq(Register dst, Register src);
 997   void blsiq(Register dst, Address src);
 998 
 999   void blsmskl(Register dst, Register src);
1000   void blsmskl(Register dst, Address src);
1001   void blsmskq(Register dst, Register src);
1002   void blsmskq(Register dst, Address src);
1003 
1004   void blsrl(Register dst, Register src);
1005   void blsrl(Register dst, Address src);
1006   void blsrq(Register dst, Register src);
1007   void blsrq(Register dst, Address src);
1008 
1009   void bsfl(Register dst, Register src);
1010   void bsrl(Register dst, Register src);
1011 
1012 #ifdef _LP64
1013   void bsfq(Register dst, Register src);
1014   void bsrq(Register dst, Register src);
1015 #endif
1016 
1017   void bswapl(Register reg);
1018 
1019   void bswapq(Register reg);
1020 
1021   void call(Label&amp; L, relocInfo::relocType rtype);
1022   void call(Register reg);  // push pc; pc &lt;- reg
1023   void call(Address adr);   // push pc; pc &lt;- adr
1024 
1025   void cdql();
1026 
1027   void cdqq();
1028 
1029   void cld();
1030 
1031   void clflush(Address adr);
<a name="4" id="anc4"></a><span class="line-added">1032   void clflushopt(Address adr);</span>
<span class="line-added">1033   void clwb(Address adr);</span>
1034 
1035   void cmovl(Condition cc, Register dst, Register src);
1036   void cmovl(Condition cc, Register dst, Address src);
1037 
1038   void cmovq(Condition cc, Register dst, Register src);
1039   void cmovq(Condition cc, Register dst, Address src);
1040 
1041 
1042   void cmpb(Address dst, int imm8);
1043 
1044   void cmpl(Address dst, int32_t imm32);
1045 
1046   void cmpl(Register dst, int32_t imm32);
1047   void cmpl(Register dst, Register src);
1048   void cmpl(Register dst, Address src);
1049 
1050   void cmpq(Address dst, int32_t imm32);
1051   void cmpq(Address dst, Register src);
1052 
1053   void cmpq(Register dst, int32_t imm32);
1054   void cmpq(Register dst, Register src);
1055   void cmpq(Register dst, Address src);
1056 
1057   // these are dummies used to catch attempting to convert NULL to Register
1058   void cmpl(Register dst, void* junk); // dummy
1059   void cmpq(Register dst, void* junk); // dummy
1060 
1061   void cmpw(Address dst, int imm16);
1062 
1063   void cmpxchg8 (Address adr);
1064 
1065   void cmpxchgb(Register reg, Address adr);
1066   void cmpxchgl(Register reg, Address adr);
1067 
1068   void cmpxchgq(Register reg, Address adr);
1069 
1070   // Ordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1071   void comisd(XMMRegister dst, Address src);
1072   void comisd(XMMRegister dst, XMMRegister src);
1073 
1074   // Ordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1075   void comiss(XMMRegister dst, Address src);
1076   void comiss(XMMRegister dst, XMMRegister src);
1077 
1078   // Identify processor type and features
1079   void cpuid();
1080 
1081   // CRC32C
1082   void crc32(Register crc, Register v, int8_t sizeInBytes);
1083   void crc32(Register crc, Address adr, int8_t sizeInBytes);
1084 
1085   // Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value
1086   void cvtsd2ss(XMMRegister dst, XMMRegister src);
1087   void cvtsd2ss(XMMRegister dst, Address src);
1088 
1089   // Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value
1090   void cvtsi2sdl(XMMRegister dst, Register src);
1091   void cvtsi2sdl(XMMRegister dst, Address src);
1092   void cvtsi2sdq(XMMRegister dst, Register src);
1093   void cvtsi2sdq(XMMRegister dst, Address src);
1094 
1095   // Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value
1096   void cvtsi2ssl(XMMRegister dst, Register src);
1097   void cvtsi2ssl(XMMRegister dst, Address src);
1098   void cvtsi2ssq(XMMRegister dst, Register src);
1099   void cvtsi2ssq(XMMRegister dst, Address src);
1100 
1101   // Convert Packed Signed Doubleword Integers to Packed Double-Precision Floating-Point Value
1102   void cvtdq2pd(XMMRegister dst, XMMRegister src);
1103 
1104   // Convert Packed Signed Doubleword Integers to Packed Single-Precision Floating-Point Value
1105   void cvtdq2ps(XMMRegister dst, XMMRegister src);
1106 
1107   // Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
1108   void cvtss2sd(XMMRegister dst, XMMRegister src);
1109   void cvtss2sd(XMMRegister dst, Address src);
1110 
1111   // Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer
1112   void cvttsd2sil(Register dst, Address src);
1113   void cvttsd2sil(Register dst, XMMRegister src);
<a name="5" id="anc5"></a><span class="line-added">1114   void cvttsd2siq(Register dst, Address src);</span>
1115   void cvttsd2siq(Register dst, XMMRegister src);
1116 
1117   // Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer
1118   void cvttss2sil(Register dst, XMMRegister src);
1119   void cvttss2siq(Register dst, XMMRegister src);
1120 
1121   void cvttpd2dq(XMMRegister dst, XMMRegister src);
1122 
<a name="6" id="anc6"></a><span class="line-added">1123   //Abs of packed Integer values</span>
<span class="line-added">1124   void pabsb(XMMRegister dst, XMMRegister src);</span>
<span class="line-added">1125   void pabsw(XMMRegister dst, XMMRegister src);</span>
<span class="line-added">1126   void pabsd(XMMRegister dst, XMMRegister src);</span>
<span class="line-added">1127   void vpabsb(XMMRegister dst, XMMRegister src, int vector_len);</span>
<span class="line-added">1128   void vpabsw(XMMRegister dst, XMMRegister src, int vector_len);</span>
<span class="line-added">1129   void vpabsd(XMMRegister dst, XMMRegister src, int vector_len);</span>
<span class="line-added">1130   void evpabsq(XMMRegister dst, XMMRegister src, int vector_len);</span>
<span class="line-added">1131 </span>
1132   // Divide Scalar Double-Precision Floating-Point Values
1133   void divsd(XMMRegister dst, Address src);
1134   void divsd(XMMRegister dst, XMMRegister src);
1135 
1136   // Divide Scalar Single-Precision Floating-Point Values
1137   void divss(XMMRegister dst, Address src);
1138   void divss(XMMRegister dst, XMMRegister src);
1139 
1140   void emms();
1141 
<a name="7" id="anc7"></a><span class="line-added">1142 #ifndef _LP64</span>
1143   void fabs();
1144 
1145   void fadd(int i);
1146 
1147   void fadd_d(Address src);
1148   void fadd_s(Address src);
1149 
1150   // &quot;Alternate&quot; versions of x87 instructions place result down in FPU
1151   // stack instead of on TOS
1152 
1153   void fadda(int i); // &quot;alternate&quot; fadd
1154   void faddp(int i = 1);
1155 
1156   void fchs();
1157 
1158   void fcom(int i);
1159 
1160   void fcomp(int i = 1);
1161   void fcomp_d(Address src);
1162   void fcomp_s(Address src);
1163 
1164   void fcompp();
1165 
1166   void fcos();
1167 
1168   void fdecstp();
1169 
1170   void fdiv(int i);
1171   void fdiv_d(Address src);
1172   void fdivr_s(Address src);
1173   void fdiva(int i);  // &quot;alternate&quot; fdiv
1174   void fdivp(int i = 1);
1175 
1176   void fdivr(int i);
1177   void fdivr_d(Address src);
1178   void fdiv_s(Address src);
1179 
1180   void fdivra(int i); // &quot;alternate&quot; reversed fdiv
1181 
1182   void fdivrp(int i = 1);
1183 
1184   void ffree(int i = 0);
1185 
1186   void fild_d(Address adr);
1187   void fild_s(Address adr);
1188 
1189   void fincstp();
1190 
1191   void finit();
1192 
1193   void fist_s (Address adr);
1194   void fistp_d(Address adr);
1195   void fistp_s(Address adr);
1196 
1197   void fld1();
1198 
1199   void fld_d(Address adr);
1200   void fld_s(Address adr);
1201   void fld_s(int index);
1202   void fld_x(Address adr);  // extended-precision (80-bit) format
1203 
1204   void fldcw(Address src);
1205 
1206   void fldenv(Address src);
1207 
1208   void fldlg2();
1209 
1210   void fldln2();
1211 
1212   void fldz();
1213 
1214   void flog();
1215   void flog10();
1216 
1217   void fmul(int i);
1218 
1219   void fmul_d(Address src);
1220   void fmul_s(Address src);
1221 
1222   void fmula(int i);  // &quot;alternate&quot; fmul
1223 
1224   void fmulp(int i = 1);
1225 
1226   void fnsave(Address dst);
1227 
1228   void fnstcw(Address src);
1229 
1230   void fnstsw_ax();
1231 
1232   void fprem();
1233   void fprem1();
1234 
1235   void frstor(Address src);
1236 
1237   void fsin();
1238 
1239   void fsqrt();
1240 
1241   void fst_d(Address adr);
1242   void fst_s(Address adr);
1243 
1244   void fstp_d(Address adr);
1245   void fstp_d(int index);
1246   void fstp_s(Address adr);
1247   void fstp_x(Address adr); // extended-precision (80-bit) format
1248 
1249   void fsub(int i);
1250   void fsub_d(Address src);
1251   void fsub_s(Address src);
1252 
1253   void fsuba(int i);  // &quot;alternate&quot; fsub
1254 
1255   void fsubp(int i = 1);
1256 
1257   void fsubr(int i);
1258   void fsubr_d(Address src);
1259   void fsubr_s(Address src);
1260 
1261   void fsubra(int i); // &quot;alternate&quot; reversed fsub
1262 
1263   void fsubrp(int i = 1);
1264 
1265   void ftan();
1266 
1267   void ftst();
1268 
1269   void fucomi(int i = 1);
1270   void fucomip(int i = 1);
1271 
1272   void fwait();
1273 
1274   void fxch(int i = 1);
1275 
<a name="8" id="anc8"></a><span class="line-added">1276   void fyl2x();</span>
<span class="line-added">1277   void frndint();</span>
<span class="line-added">1278   void f2xm1();</span>
<span class="line-added">1279   void fldl2e();</span>
<span class="line-added">1280 #endif // !_LP64</span>
<span class="line-added">1281 </span>
1282   void fxrstor(Address src);
1283   void xrstor(Address src);
1284 
1285   void fxsave(Address dst);
1286   void xsave(Address dst);
1287 
<a name="9" id="anc9"></a>




1288   void hlt();
1289 
1290   void idivl(Register src);
1291   void divl(Register src); // Unsigned division
1292 
1293 #ifdef _LP64
1294   void idivq(Register src);
1295 #endif
1296 
1297   void imull(Register src);
1298   void imull(Register dst, Register src);
1299   void imull(Register dst, Register src, int value);
1300   void imull(Register dst, Address src);
1301 
1302 #ifdef _LP64
1303   void imulq(Register dst, Register src);
1304   void imulq(Register dst, Register src, int value);
1305   void imulq(Register dst, Address src);
1306 #endif
1307 
1308   // jcc is the generic conditional branch generator to run-
1309   // time routines, jcc is used for branches to labels. jcc
1310   // takes a branch opcode (cc) and a label (L) and generates
1311   // either a backward branch or a forward branch and links it
1312   // to the label fixup chain. Usage:
1313   //
1314   // Label L;      // unbound label
1315   // jcc(cc, L);   // forward branch to unbound label
1316   // bind(L);      // bind label to the current pc
1317   // jcc(cc, L);   // backward branch to bound label
1318   // bind(L);      // illegal: a label may be bound only once
1319   //
1320   // Note: The same Label can be used for forward and backward branches
1321   // but it may be bound only once.
1322 
1323   void jcc(Condition cc, Label&amp; L, bool maybe_short = true);
1324 
1325   // Conditional jump to a 8-bit offset to L.
1326   // WARNING: be very careful using this for forward jumps.  If the label is
1327   // not bound within an 8-bit offset of this instruction, a run-time error
1328   // will occur.
1329 
1330   // Use macro to record file and line number.
1331   #define jccb(cc, L) jccb_0(cc, L, __FILE__, __LINE__)
1332 
1333   void jccb_0(Condition cc, Label&amp; L, const char* file, int line);
1334 
1335   void jmp(Address entry);    // pc &lt;- entry
1336 
1337   // Label operations &amp; relative jumps (PPUM Appendix D)
1338   void jmp(Label&amp; L, bool maybe_short = true);   // unconditional jump to L
1339 
1340   void jmp(Register entry); // pc &lt;- entry
1341 
1342   // Unconditional 8-bit offset jump to L.
1343   // WARNING: be very careful using this for forward jumps.  If the label is
1344   // not bound within an 8-bit offset of this instruction, a run-time error
1345   // will occur.
1346 
1347   // Use macro to record file and line number.
1348   #define jmpb(L) jmpb_0(L, __FILE__, __LINE__)
1349 
1350   void jmpb_0(Label&amp; L, const char* file, int line);
1351 
1352   void ldmxcsr( Address src );
1353 
1354   void leal(Register dst, Address src);
1355 
1356   void leaq(Register dst, Address src);
1357 
1358   void lfence();
1359 
1360   void lock();
1361 
1362   void lzcntl(Register dst, Register src);
1363 
1364 #ifdef _LP64
1365   void lzcntq(Register dst, Register src);
1366 #endif
1367 
1368   enum Membar_mask_bits {
1369     StoreStore = 1 &lt;&lt; 3,
1370     LoadStore  = 1 &lt;&lt; 2,
1371     StoreLoad  = 1 &lt;&lt; 1,
1372     LoadLoad   = 1 &lt;&lt; 0
1373   };
1374 
1375   // Serializes memory and blows flags
1376   void membar(Membar_mask_bits order_constraint) {
1377     // We only have to handle StoreLoad
1378     if (order_constraint &amp; StoreLoad) {
1379       // All usable chips support &quot;locked&quot; instructions which suffice
1380       // as barriers, and are much faster than the alternative of
1381       // using cpuid instruction. We use here a locked add [esp-C],0.
1382       // This is conveniently otherwise a no-op except for blowing
1383       // flags, and introducing a false dependency on target memory
1384       // location. We can&#39;t do anything with flags, but we can avoid
1385       // memory dependencies in the current method by locked-adding
1386       // somewhere else on the stack. Doing [esp+C] will collide with
1387       // something on stack in current method, hence we go for [esp-C].
1388       // It is convenient since it is almost always in data cache, for
1389       // any small C.  We need to step back from SP to avoid data
1390       // dependencies with other things on below SP (callee-saves, for
1391       // example). Without a clear way to figure out the minimal safe
1392       // distance from SP, it makes sense to step back the complete
1393       // cache line, as this will also avoid possible second-order effects
1394       // with locked ops against the cache line. Our choice of offset
1395       // is bounded by x86 operand encoding, which should stay within
1396       // [-128; +127] to have the 8-byte displacement encoding.
1397       //
1398       // Any change to this code may need to revisit other places in
1399       // the code where this idiom is used, in particular the
1400       // orderAccess code.
1401 
1402       int offset = -VM_Version::L1_line_size();
1403       if (offset &lt; -128) {
1404         offset = -128;
1405       }
1406 
1407       lock();
1408       addl(Address(rsp, offset), 0);// Assert the lock# signal here
1409     }
1410   }
1411 
1412   void mfence();
<a name="10" id="anc10"></a><span class="line-added">1413   void sfence();</span>
1414 
1415   // Moves
1416 
1417   void mov64(Register dst, int64_t imm64);
1418 
1419   void movb(Address dst, Register src);
1420   void movb(Address dst, int imm8);
1421   void movb(Register dst, Address src);
1422 
1423   void movddup(XMMRegister dst, XMMRegister src);
1424 
1425   void kmovbl(KRegister dst, Register src);
1426   void kmovbl(Register dst, KRegister src);
1427   void kmovwl(KRegister dst, Register src);
1428   void kmovwl(KRegister dst, Address src);
1429   void kmovwl(Register dst, KRegister src);
1430   void kmovdl(KRegister dst, Register src);
1431   void kmovdl(Register dst, KRegister src);
1432   void kmovql(KRegister dst, KRegister src);
1433   void kmovql(Address dst, KRegister src);
1434   void kmovql(KRegister dst, Address src);
1435   void kmovql(KRegister dst, Register src);
1436   void kmovql(Register dst, KRegister src);
1437 
1438   void knotwl(KRegister dst, KRegister src);
1439 
1440   void kortestbl(KRegister dst, KRegister src);
1441   void kortestwl(KRegister dst, KRegister src);
1442   void kortestdl(KRegister dst, KRegister src);
1443   void kortestql(KRegister dst, KRegister src);
1444 
1445   void ktestq(KRegister src1, KRegister src2);
1446   void ktestd(KRegister src1, KRegister src2);
1447 
1448   void ktestql(KRegister dst, KRegister src);
1449 
1450   void movdl(XMMRegister dst, Register src);
1451   void movdl(Register dst, XMMRegister src);
1452   void movdl(XMMRegister dst, Address src);
1453   void movdl(Address dst, XMMRegister src);
1454 
1455   // Move Double Quadword
1456   void movdq(XMMRegister dst, Register src);
1457   void movdq(Register dst, XMMRegister src);
1458 
1459   // Move Aligned Double Quadword
1460   void movdqa(XMMRegister dst, XMMRegister src);
1461   void movdqa(XMMRegister dst, Address src);
1462 
1463   // Move Unaligned Double Quadword
1464   void movdqu(Address     dst, XMMRegister src);
1465   void movdqu(XMMRegister dst, Address src);
1466   void movdqu(XMMRegister dst, XMMRegister src);
1467 
1468   // Move Unaligned 256bit Vector
1469   void vmovdqu(Address dst, XMMRegister src);
1470   void vmovdqu(XMMRegister dst, Address src);
1471   void vmovdqu(XMMRegister dst, XMMRegister src);
1472 
1473    // Move Unaligned 512bit Vector
1474   void evmovdqub(Address dst, XMMRegister src, int vector_len);
1475   void evmovdqub(XMMRegister dst, Address src, int vector_len);
1476   void evmovdqub(XMMRegister dst, XMMRegister src, int vector_len);
1477   void evmovdqub(XMMRegister dst, KRegister mask, Address src, int vector_len);
1478   void evmovdquw(Address dst, XMMRegister src, int vector_len);
1479   void evmovdquw(Address dst, KRegister mask, XMMRegister src, int vector_len);
1480   void evmovdquw(XMMRegister dst, Address src, int vector_len);
1481   void evmovdquw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1482   void evmovdqul(Address dst, XMMRegister src, int vector_len);
1483   void evmovdqul(XMMRegister dst, Address src, int vector_len);
1484   void evmovdqul(XMMRegister dst, XMMRegister src, int vector_len);
1485   void evmovdquq(Address dst, XMMRegister src, int vector_len);
1486   void evmovdquq(XMMRegister dst, Address src, int vector_len);
1487   void evmovdquq(XMMRegister dst, XMMRegister src, int vector_len);
1488 
1489   // Move lower 64bit to high 64bit in 128bit register
1490   void movlhps(XMMRegister dst, XMMRegister src);
1491 
1492   void movl(Register dst, int32_t imm32);
1493   void movl(Address dst, int32_t imm32);
1494   void movl(Register dst, Register src);
1495   void movl(Register dst, Address src);
1496   void movl(Address dst, Register src);
1497 
1498   // These dummies prevent using movl from converting a zero (like NULL) into Register
1499   // by giving the compiler two choices it can&#39;t resolve
1500 
1501   void movl(Address  dst, void* junk);
1502   void movl(Register dst, void* junk);
1503 
1504 #ifdef _LP64
1505   void movq(Register dst, Register src);
1506   void movq(Register dst, Address src);
1507   void movq(Address  dst, Register src);
1508 #endif
1509 
1510   void movq(Address     dst, MMXRegister src );
1511   void movq(MMXRegister dst, Address src );
1512 
1513 #ifdef _LP64
1514   // These dummies prevent using movq from converting a zero (like NULL) into Register
1515   // by giving the compiler two choices it can&#39;t resolve
1516 
1517   void movq(Address  dst, void* dummy);
1518   void movq(Register dst, void* dummy);
1519 #endif
1520 
1521   // Move Quadword
1522   void movq(Address     dst, XMMRegister src);
1523   void movq(XMMRegister dst, Address src);
1524 
1525   void movsbl(Register dst, Address src);
1526   void movsbl(Register dst, Register src);
1527 
1528 #ifdef _LP64
1529   void movsbq(Register dst, Address src);
1530   void movsbq(Register dst, Register src);
1531 
1532   // Move signed 32bit immediate to 64bit extending sign
1533   void movslq(Address  dst, int32_t imm64);
1534   void movslq(Register dst, int32_t imm64);
1535 
1536   void movslq(Register dst, Address src);
1537   void movslq(Register dst, Register src);
1538   void movslq(Register dst, void* src); // Dummy declaration to cause NULL to be ambiguous
1539 #endif
1540 
1541   void movswl(Register dst, Address src);
1542   void movswl(Register dst, Register src);
1543 
1544 #ifdef _LP64
1545   void movswq(Register dst, Address src);
1546   void movswq(Register dst, Register src);
1547 #endif
1548 
1549   void movw(Address dst, int imm16);
1550   void movw(Register dst, Address src);
1551   void movw(Address dst, Register src);
1552 
1553   void movzbl(Register dst, Address src);
1554   void movzbl(Register dst, Register src);
1555 
1556 #ifdef _LP64
1557   void movzbq(Register dst, Address src);
1558   void movzbq(Register dst, Register src);
1559 #endif
1560 
1561   void movzwl(Register dst, Address src);
1562   void movzwl(Register dst, Register src);
1563 
1564 #ifdef _LP64
1565   void movzwq(Register dst, Address src);
1566   void movzwq(Register dst, Register src);
1567 #endif
1568 
1569   // Unsigned multiply with RAX destination register
1570   void mull(Address src);
1571   void mull(Register src);
1572 
1573 #ifdef _LP64
1574   void mulq(Address src);
1575   void mulq(Register src);
1576   void mulxq(Register dst1, Register dst2, Register src);
1577 #endif
1578 
1579   // Multiply Scalar Double-Precision Floating-Point Values
1580   void mulsd(XMMRegister dst, Address src);
1581   void mulsd(XMMRegister dst, XMMRegister src);
1582 
1583   // Multiply Scalar Single-Precision Floating-Point Values
1584   void mulss(XMMRegister dst, Address src);
1585   void mulss(XMMRegister dst, XMMRegister src);
1586 
1587   void negl(Register dst);
1588 
1589 #ifdef _LP64
1590   void negq(Register dst);
1591 #endif
1592 
1593   void nop(int i = 1);
1594 
1595   void notl(Register dst);
1596 
1597 #ifdef _LP64
1598   void notq(Register dst);
<a name="11" id="anc11"></a><span class="line-added">1599 </span>
<span class="line-added">1600   void btsq(Address dst, int imm8);</span>
<span class="line-added">1601   void btrq(Address dst, int imm8);</span>
1602 #endif
1603 
1604   void orl(Address dst, int32_t imm32);
1605   void orl(Register dst, int32_t imm32);
1606   void orl(Register dst, Address src);
1607   void orl(Register dst, Register src);
1608   void orl(Address dst, Register src);
1609 
1610   void orb(Address dst, int imm8);
1611 
1612   void orq(Address dst, int32_t imm32);
1613   void orq(Register dst, int32_t imm32);
1614   void orq(Register dst, Address src);
1615   void orq(Register dst, Register src);
1616 
1617   // Pack with unsigned saturation
1618   void packuswb(XMMRegister dst, XMMRegister src);
1619   void packuswb(XMMRegister dst, Address src);
1620   void vpackuswb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1621 
1622   // Pemutation of 64bit words
1623   void vpermq(XMMRegister dst, XMMRegister src, int imm8, int vector_len);
1624   void vpermq(XMMRegister dst, XMMRegister src, int imm8);
<a name="12" id="anc12"></a><span class="line-added">1625   void vpermq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);</span>
1626   void vperm2i128(XMMRegister dst,  XMMRegister nds, XMMRegister src, int imm8);
1627   void vperm2f128(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8);
1628   void evpermi2q(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1629 
1630   void pause();
1631 
1632   // Undefined Instruction
1633   void ud2();
1634 
1635   // SSE4.2 string instructions
1636   void pcmpestri(XMMRegister xmm1, XMMRegister xmm2, int imm8);
1637   void pcmpestri(XMMRegister xmm1, Address src, int imm8);
1638 
1639   void pcmpeqb(XMMRegister dst, XMMRegister src);
1640   void vpcmpeqb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1641   void evpcmpeqb(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1642   void evpcmpeqb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1643   void evpcmpeqb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1644 
1645   void evpcmpgtb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1646   void evpcmpgtb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1647 
1648   void evpcmpuw(KRegister kdst, XMMRegister nds, XMMRegister src, ComparisonPredicate vcc, int vector_len);
1649   void evpcmpuw(KRegister kdst, KRegister mask, XMMRegister nds, XMMRegister src, ComparisonPredicate of, int vector_len);
1650   void evpcmpuw(KRegister kdst, XMMRegister nds, Address src, ComparisonPredicate vcc, int vector_len);
1651 
1652   void pcmpeqw(XMMRegister dst, XMMRegister src);
1653   void vpcmpeqw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1654   void evpcmpeqw(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1655   void evpcmpeqw(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1656 
1657   void pcmpeqd(XMMRegister dst, XMMRegister src);
1658   void vpcmpeqd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1659   void evpcmpeqd(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1660   void evpcmpeqd(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1661 
1662   void pcmpeqq(XMMRegister dst, XMMRegister src);
1663   void vpcmpeqq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1664   void evpcmpeqq(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1665   void evpcmpeqq(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1666 
1667   void pmovmskb(Register dst, XMMRegister src);
1668   void vpmovmskb(Register dst, XMMRegister src);
1669 
1670   // SSE 4.1 extract
1671   void pextrd(Register dst, XMMRegister src, int imm8);
1672   void pextrq(Register dst, XMMRegister src, int imm8);
1673   void pextrd(Address dst, XMMRegister src, int imm8);
1674   void pextrq(Address dst, XMMRegister src, int imm8);
1675   void pextrb(Address dst, XMMRegister src, int imm8);
1676   // SSE 2 extract
1677   void pextrw(Register dst, XMMRegister src, int imm8);
1678   void pextrw(Address dst, XMMRegister src, int imm8);
1679 
1680   // SSE 4.1 insert
1681   void pinsrd(XMMRegister dst, Register src, int imm8);
1682   void pinsrq(XMMRegister dst, Register src, int imm8);
1683   void pinsrd(XMMRegister dst, Address src, int imm8);
1684   void pinsrq(XMMRegister dst, Address src, int imm8);
1685   void pinsrb(XMMRegister dst, Address src, int imm8);
1686   // SSE 2 insert
1687   void pinsrw(XMMRegister dst, Register src, int imm8);
1688   void pinsrw(XMMRegister dst, Address src, int imm8);
1689 
1690   // SSE4.1 packed move
1691   void pmovzxbw(XMMRegister dst, XMMRegister src);
1692   void pmovzxbw(XMMRegister dst, Address src);
1693 
1694   void vpmovzxbw( XMMRegister dst, Address src, int vector_len);
1695   void vpmovzxbw(XMMRegister dst, XMMRegister src, int vector_len);
1696   void evpmovzxbw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1697 
1698   void evpmovwb(Address dst, XMMRegister src, int vector_len);
1699   void evpmovwb(Address dst, KRegister mask, XMMRegister src, int vector_len);
1700 
1701   void vpmovzxwd(XMMRegister dst, XMMRegister src, int vector_len);
1702 
1703   void evpmovdb(Address dst, XMMRegister src, int vector_len);
1704 
<a name="13" id="anc13"></a><span class="line-added">1705   // Sign extend moves</span>
<span class="line-added">1706   void pmovsxbw(XMMRegister dst, XMMRegister src);</span>
<span class="line-added">1707   void vpmovsxbw(XMMRegister dst, XMMRegister src, int vector_len);</span>
<span class="line-added">1708 </span>
1709   // Multiply add
1710   void pmaddwd(XMMRegister dst, XMMRegister src);
1711   void vpmaddwd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1712   // Multiply add accumulate
1713   void evpdpwssd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1714 
1715 #ifndef _LP64 // no 32bit push/pop on amd64
1716   void popl(Address dst);
1717 #endif
1718 
1719 #ifdef _LP64
1720   void popq(Address dst);
1721 #endif
1722 
1723   void popcntl(Register dst, Address src);
1724   void popcntl(Register dst, Register src);
1725 
1726   void vpopcntd(XMMRegister dst, XMMRegister src, int vector_len);
1727 
1728 #ifdef _LP64
1729   void popcntq(Register dst, Address src);
1730   void popcntq(Register dst, Register src);
1731 #endif
1732 
1733   // Prefetches (SSE, SSE2, 3DNOW only)
1734 
1735   void prefetchnta(Address src);
1736   void prefetchr(Address src);
1737   void prefetcht0(Address src);
1738   void prefetcht1(Address src);
1739   void prefetcht2(Address src);
1740   void prefetchw(Address src);
1741 
1742   // Shuffle Bytes
1743   void pshufb(XMMRegister dst, XMMRegister src);
1744   void pshufb(XMMRegister dst, Address src);
1745   void vpshufb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1746 
1747   // Shuffle Packed Doublewords
1748   void pshufd(XMMRegister dst, XMMRegister src, int mode);
1749   void pshufd(XMMRegister dst, Address src,     int mode);
1750   void vpshufd(XMMRegister dst, XMMRegister src, int mode, int vector_len);
1751 
1752   // Shuffle Packed Low Words
1753   void pshuflw(XMMRegister dst, XMMRegister src, int mode);
1754   void pshuflw(XMMRegister dst, Address src,     int mode);
1755 
1756   // Shuffle packed values at 128 bit granularity
1757   void evshufi64x2(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
1758 
1759   // Shift Right by bytes Logical DoubleQuadword Immediate
1760   void psrldq(XMMRegister dst, int shift);
1761   // Shift Left by bytes Logical DoubleQuadword Immediate
1762   void pslldq(XMMRegister dst, int shift);
1763 
1764   // Logical Compare 128bit
1765   void ptest(XMMRegister dst, XMMRegister src);
1766   void ptest(XMMRegister dst, Address src);
1767   // Logical Compare 256bit
1768   void vptest(XMMRegister dst, XMMRegister src);
1769   void vptest(XMMRegister dst, Address src);
1770 
1771   // Interleave Low Bytes
1772   void punpcklbw(XMMRegister dst, XMMRegister src);
1773   void punpcklbw(XMMRegister dst, Address src);
1774 
1775   // Interleave Low Doublewords
1776   void punpckldq(XMMRegister dst, XMMRegister src);
1777   void punpckldq(XMMRegister dst, Address src);
1778 
1779   // Interleave Low Quadwords
1780   void punpcklqdq(XMMRegister dst, XMMRegister src);
1781 
1782 #ifndef _LP64 // no 32bit push/pop on amd64
1783   void pushl(Address src);
1784 #endif
1785 
1786   void pushq(Address src);
1787 
1788   void rcll(Register dst, int imm8);
1789 
1790   void rclq(Register dst, int imm8);
1791 
1792   void rcrq(Register dst, int imm8);
1793 
1794   void rcpps(XMMRegister dst, XMMRegister src);
1795 
1796   void rcpss(XMMRegister dst, XMMRegister src);
1797 
1798   void rdtsc();
1799 
1800   void ret(int imm16);
1801 
1802 #ifdef _LP64
1803   void rorq(Register dst, int imm8);
1804   void rorxq(Register dst, Register src, int imm8);
1805   void rorxd(Register dst, Register src, int imm8);
1806 #endif
1807 
1808   void sahf();
1809 
1810   void sarl(Register dst, int imm8);
1811   void sarl(Register dst);
1812 
1813   void sarq(Register dst, int imm8);
1814   void sarq(Register dst);
1815 
1816   void sbbl(Address dst, int32_t imm32);
1817   void sbbl(Register dst, int32_t imm32);
1818   void sbbl(Register dst, Address src);
1819   void sbbl(Register dst, Register src);
1820 
1821   void sbbq(Address dst, int32_t imm32);
1822   void sbbq(Register dst, int32_t imm32);
1823   void sbbq(Register dst, Address src);
1824   void sbbq(Register dst, Register src);
1825 
1826   void setb(Condition cc, Register dst);
1827 
1828   void palignr(XMMRegister dst, XMMRegister src, int imm8);
1829   void vpalignr(XMMRegister dst, XMMRegister src1, XMMRegister src2, int imm8, int vector_len);
1830   void evalignq(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
1831 
1832   void pblendw(XMMRegister dst, XMMRegister src, int imm8);
1833 
1834   void sha1rnds4(XMMRegister dst, XMMRegister src, int imm8);
1835   void sha1nexte(XMMRegister dst, XMMRegister src);
1836   void sha1msg1(XMMRegister dst, XMMRegister src);
1837   void sha1msg2(XMMRegister dst, XMMRegister src);
1838   // xmm0 is implicit additional source to the following instruction.
1839   void sha256rnds2(XMMRegister dst, XMMRegister src);
1840   void sha256msg1(XMMRegister dst, XMMRegister src);
1841   void sha256msg2(XMMRegister dst, XMMRegister src);
1842 
1843   void shldl(Register dst, Register src);
1844   void shldl(Register dst, Register src, int8_t imm8);
<a name="14" id="anc14"></a><span class="line-added">1845   void shrdl(Register dst, Register src);</span>
<span class="line-added">1846   void shrdl(Register dst, Register src, int8_t imm8);</span>
1847 
1848   void shll(Register dst, int imm8);
1849   void shll(Register dst);
1850 
1851   void shlq(Register dst, int imm8);
1852   void shlq(Register dst);
1853 
<a name="15" id="anc15"></a>

1854   void shrl(Register dst, int imm8);
1855   void shrl(Register dst);
1856 
1857   void shrq(Register dst, int imm8);
1858   void shrq(Register dst);
1859 
1860   void smovl(); // QQQ generic?
1861 
1862   // Compute Square Root of Scalar Double-Precision Floating-Point Value
1863   void sqrtsd(XMMRegister dst, Address src);
1864   void sqrtsd(XMMRegister dst, XMMRegister src);
1865 
<a name="16" id="anc16"></a><span class="line-added">1866   void roundsd(XMMRegister dst, Address src, int32_t rmode);</span>
<span class="line-added">1867   void roundsd(XMMRegister dst, XMMRegister src, int32_t rmode);</span>
<span class="line-added">1868 </span>
1869   // Compute Square Root of Scalar Single-Precision Floating-Point Value
1870   void sqrtss(XMMRegister dst, Address src);
1871   void sqrtss(XMMRegister dst, XMMRegister src);
1872 
1873   void std();
1874 
1875   void stmxcsr( Address dst );
1876 
1877   void subl(Address dst, int32_t imm32);
1878   void subl(Address dst, Register src);
1879   void subl(Register dst, int32_t imm32);
1880   void subl(Register dst, Address src);
1881   void subl(Register dst, Register src);
1882 
1883   void subq(Address dst, int32_t imm32);
1884   void subq(Address dst, Register src);
1885   void subq(Register dst, int32_t imm32);
1886   void subq(Register dst, Address src);
1887   void subq(Register dst, Register src);
1888 
1889   // Force generation of a 4 byte immediate value even if it fits into 8bit
1890   void subl_imm32(Register dst, int32_t imm32);
1891   void subq_imm32(Register dst, int32_t imm32);
1892 
1893   // Subtract Scalar Double-Precision Floating-Point Values
1894   void subsd(XMMRegister dst, Address src);
1895   void subsd(XMMRegister dst, XMMRegister src);
1896 
1897   // Subtract Scalar Single-Precision Floating-Point Values
1898   void subss(XMMRegister dst, Address src);
1899   void subss(XMMRegister dst, XMMRegister src);
1900 
1901   void testb(Register dst, int imm8);
1902   void testb(Address dst, int imm8);
1903 
1904   void testl(Register dst, int32_t imm32);
1905   void testl(Register dst, Register src);
1906   void testl(Register dst, Address src);
1907 
1908   void testq(Register dst, int32_t imm32);
1909   void testq(Register dst, Register src);
1910   void testq(Register dst, Address src);
1911 
1912   // BMI - count trailing zeros
1913   void tzcntl(Register dst, Register src);
1914   void tzcntq(Register dst, Register src);
1915 
1916   // Unordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1917   void ucomisd(XMMRegister dst, Address src);
1918   void ucomisd(XMMRegister dst, XMMRegister src);
1919 
1920   // Unordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1921   void ucomiss(XMMRegister dst, Address src);
1922   void ucomiss(XMMRegister dst, XMMRegister src);
1923 
1924   void xabort(int8_t imm8);
1925 
1926   void xaddb(Address dst, Register src);
1927   void xaddw(Address dst, Register src);
1928   void xaddl(Address dst, Register src);
1929   void xaddq(Address dst, Register src);
1930 
1931   void xbegin(Label&amp; abort, relocInfo::relocType rtype = relocInfo::none);
1932 
1933   void xchgb(Register reg, Address adr);
1934   void xchgw(Register reg, Address adr);
1935   void xchgl(Register reg, Address adr);
1936   void xchgl(Register dst, Register src);
1937 
1938   void xchgq(Register reg, Address adr);
1939   void xchgq(Register dst, Register src);
1940 
1941   void xend();
1942 
1943   // Get Value of Extended Control Register
1944   void xgetbv();
1945 
1946   void xorl(Register dst, int32_t imm32);
1947   void xorl(Register dst, Address src);
1948   void xorl(Register dst, Register src);
1949 
1950   void xorb(Register dst, Address src);
1951 
1952   void xorq(Register dst, Address src);
1953   void xorq(Register dst, Register src);
1954 
1955   void set_byte_if_not_zero(Register dst); // sets reg to 1 if not zero, otherwise 0
1956 
1957   // AVX 3-operands scalar instructions (encoded with VEX prefix)
1958 
1959   void vaddsd(XMMRegister dst, XMMRegister nds, Address src);
1960   void vaddsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1961   void vaddss(XMMRegister dst, XMMRegister nds, Address src);
1962   void vaddss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1963   void vdivsd(XMMRegister dst, XMMRegister nds, Address src);
1964   void vdivsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1965   void vdivss(XMMRegister dst, XMMRegister nds, Address src);
1966   void vdivss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1967   void vfmadd231sd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1968   void vfmadd231ss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1969   void vmulsd(XMMRegister dst, XMMRegister nds, Address src);
1970   void vmulsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1971   void vmulss(XMMRegister dst, XMMRegister nds, Address src);
1972   void vmulss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1973   void vsubsd(XMMRegister dst, XMMRegister nds, Address src);
1974   void vsubsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1975   void vsubss(XMMRegister dst, XMMRegister nds, Address src);
1976   void vsubss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1977 
1978   void vmaxss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1979   void vmaxsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1980   void vminss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1981   void vminsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1982 
1983   void shlxl(Register dst, Register src1, Register src2);
1984   void shlxq(Register dst, Register src1, Register src2);
1985 
1986   //====================VECTOR ARITHMETIC=====================================
1987 
1988   // Add Packed Floating-Point Values
1989   void addpd(XMMRegister dst, XMMRegister src);
1990   void addpd(XMMRegister dst, Address src);
1991   void addps(XMMRegister dst, XMMRegister src);
1992   void vaddpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1993   void vaddps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1994   void vaddpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1995   void vaddps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1996 
1997   // Subtract Packed Floating-Point Values
1998   void subpd(XMMRegister dst, XMMRegister src);
1999   void subps(XMMRegister dst, XMMRegister src);
2000   void vsubpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2001   void vsubps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2002   void vsubpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2003   void vsubps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2004 
2005   // Multiply Packed Floating-Point Values
2006   void mulpd(XMMRegister dst, XMMRegister src);
2007   void mulpd(XMMRegister dst, Address src);
2008   void mulps(XMMRegister dst, XMMRegister src);
2009   void vmulpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2010   void vmulps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2011   void vmulpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2012   void vmulps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2013 
2014   void vfmadd231pd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2015   void vfmadd231ps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2016   void vfmadd231pd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2017   void vfmadd231ps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2018 
2019   // Divide Packed Floating-Point Values
2020   void divpd(XMMRegister dst, XMMRegister src);
2021   void divps(XMMRegister dst, XMMRegister src);
2022   void vdivpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2023   void vdivps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2024   void vdivpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2025   void vdivps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2026 
2027   // Sqrt Packed Floating-Point Values
2028   void vsqrtpd(XMMRegister dst, XMMRegister src, int vector_len);
2029   void vsqrtpd(XMMRegister dst, Address src, int vector_len);
2030   void vsqrtps(XMMRegister dst, XMMRegister src, int vector_len);
2031   void vsqrtps(XMMRegister dst, Address src, int vector_len);
2032 
<a name="17" id="anc17"></a><span class="line-added">2033   // Round Packed Double precision value.</span>
<span class="line-added">2034   void vroundpd(XMMRegister dst, XMMRegister src, int32_t rmode, int vector_len);</span>
<span class="line-added">2035   void vroundpd(XMMRegister dst, Address src, int32_t rmode, int vector_len);</span>
<span class="line-added">2036   void vrndscalepd(XMMRegister dst,  XMMRegister src,  int32_t rmode, int vector_len);</span>
<span class="line-added">2037   void vrndscalepd(XMMRegister dst, Address src, int32_t rmode, int vector_len);</span>
<span class="line-added">2038 </span>
2039   // Bitwise Logical AND of Packed Floating-Point Values
2040   void andpd(XMMRegister dst, XMMRegister src);
2041   void andps(XMMRegister dst, XMMRegister src);
2042   void vandpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2043   void vandps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2044   void vandpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2045   void vandps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2046 
2047   void unpckhpd(XMMRegister dst, XMMRegister src);
2048   void unpcklpd(XMMRegister dst, XMMRegister src);
2049 
2050   // Bitwise Logical XOR of Packed Floating-Point Values
2051   void xorpd(XMMRegister dst, XMMRegister src);
2052   void xorps(XMMRegister dst, XMMRegister src);
2053   void vxorpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2054   void vxorps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2055   void vxorpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2056   void vxorps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2057 
2058   // Add horizontal packed integers
2059   void vphaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2060   void vphaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2061   void phaddw(XMMRegister dst, XMMRegister src);
2062   void phaddd(XMMRegister dst, XMMRegister src);
2063 
2064   // Add packed integers
2065   void paddb(XMMRegister dst, XMMRegister src);
2066   void paddw(XMMRegister dst, XMMRegister src);
2067   void paddd(XMMRegister dst, XMMRegister src);
2068   void paddd(XMMRegister dst, Address src);
2069   void paddq(XMMRegister dst, XMMRegister src);
2070   void vpaddb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2071   void vpaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2072   void vpaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2073   void vpaddq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2074   void vpaddb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2075   void vpaddw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2076   void vpaddd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2077   void vpaddq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2078 
2079   // Sub packed integers
2080   void psubb(XMMRegister dst, XMMRegister src);
2081   void psubw(XMMRegister dst, XMMRegister src);
2082   void psubd(XMMRegister dst, XMMRegister src);
2083   void psubq(XMMRegister dst, XMMRegister src);
2084   void vpsubb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2085   void vpsubw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2086   void vpsubd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2087   void vpsubq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2088   void vpsubb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2089   void vpsubw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2090   void vpsubd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2091   void vpsubq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2092 
2093   // Multiply packed integers (only shorts and ints)
2094   void pmullw(XMMRegister dst, XMMRegister src);
2095   void pmulld(XMMRegister dst, XMMRegister src);
2096   void vpmullw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2097   void vpmulld(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2098   void vpmullq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2099   void vpmullw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2100   void vpmulld(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2101   void vpmullq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2102 
2103   // Shift left packed integers
2104   void psllw(XMMRegister dst, int shift);
2105   void pslld(XMMRegister dst, int shift);
2106   void psllq(XMMRegister dst, int shift);
2107   void psllw(XMMRegister dst, XMMRegister shift);
2108   void pslld(XMMRegister dst, XMMRegister shift);
2109   void psllq(XMMRegister dst, XMMRegister shift);
2110   void vpsllw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2111   void vpslld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2112   void vpsllq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2113   void vpsllw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2114   void vpslld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2115   void vpsllq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2116   void vpslldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2117 
2118   // Logical shift right packed integers
2119   void psrlw(XMMRegister dst, int shift);
2120   void psrld(XMMRegister dst, int shift);
2121   void psrlq(XMMRegister dst, int shift);
2122   void psrlw(XMMRegister dst, XMMRegister shift);
2123   void psrld(XMMRegister dst, XMMRegister shift);
2124   void psrlq(XMMRegister dst, XMMRegister shift);
2125   void vpsrlw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2126   void vpsrld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2127   void vpsrlq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2128   void vpsrlw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2129   void vpsrld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2130   void vpsrlq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2131   void vpsrldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2132   void evpsrlvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2133   void evpsllvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2134 
2135   // Arithmetic shift right packed integers (only shorts and ints, no instructions for longs)
2136   void psraw(XMMRegister dst, int shift);
2137   void psrad(XMMRegister dst, int shift);
2138   void psraw(XMMRegister dst, XMMRegister shift);
2139   void psrad(XMMRegister dst, XMMRegister shift);
2140   void vpsraw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2141   void vpsrad(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2142   void vpsraw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2143   void vpsrad(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
<a name="18" id="anc18"></a><span class="line-added">2144   void evpsraq(XMMRegister dst, XMMRegister src, int shift, int vector_len);</span>
<span class="line-added">2145   void evpsraq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);</span>
<span class="line-added">2146 </span>
<span class="line-added">2147   void vpshldvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);</span>
<span class="line-added">2148   void vpshrdvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);</span>
2149 
2150   // And packed integers
2151   void pand(XMMRegister dst, XMMRegister src);
2152   void vpand(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2153   void vpand(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2154   void vpandq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2155 
2156   // Andn packed integers
2157   void pandn(XMMRegister dst, XMMRegister src);
2158   void vpandn(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2159 
2160   // Or packed integers
2161   void por(XMMRegister dst, XMMRegister src);
2162   void vpor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2163   void vpor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2164   void vporq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2165 
2166   // Xor packed integers
2167   void pxor(XMMRegister dst, XMMRegister src);
2168   void vpxor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2169   void vpxor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2170   void evpxorq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2171   void evpxorq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2172 
2173 
2174   // vinserti forms
2175   void vinserti128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2176   void vinserti128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2177   void vinserti32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2178   void vinserti32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2179   void vinserti64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2180 
2181   // vinsertf forms
2182   void vinsertf128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2183   void vinsertf128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2184   void vinsertf32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2185   void vinsertf32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2186   void vinsertf64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2187   void vinsertf64x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2188 
2189   // vextracti forms
2190   void vextracti128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2191   void vextracti128(Address dst, XMMRegister src, uint8_t imm8);
2192   void vextracti32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2193   void vextracti32x4(Address dst, XMMRegister src, uint8_t imm8);
2194   void vextracti64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2195   void vextracti64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2196   void vextracti64x4(Address dst, XMMRegister src, uint8_t imm8);
2197 
2198   // vextractf forms
2199   void vextractf128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2200   void vextractf128(Address dst, XMMRegister src, uint8_t imm8);
2201   void vextractf32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2202   void vextractf32x4(Address dst, XMMRegister src, uint8_t imm8);
2203   void vextractf64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2204   void vextractf64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2205   void vextractf64x4(Address dst, XMMRegister src, uint8_t imm8);
2206 
2207   // xmm/mem sourced byte/word/dword/qword replicate
2208   void vpbroadcastb(XMMRegister dst, XMMRegister src, int vector_len);
2209   void vpbroadcastb(XMMRegister dst, Address src, int vector_len);
2210   void vpbroadcastw(XMMRegister dst, XMMRegister src, int vector_len);
2211   void vpbroadcastw(XMMRegister dst, Address src, int vector_len);
2212   void vpbroadcastd(XMMRegister dst, XMMRegister src, int vector_len);
2213   void vpbroadcastd(XMMRegister dst, Address src, int vector_len);
2214   void vpbroadcastq(XMMRegister dst, XMMRegister src, int vector_len);
2215   void vpbroadcastq(XMMRegister dst, Address src, int vector_len);
2216 
2217   void evbroadcasti64x2(XMMRegister dst, XMMRegister src, int vector_len);
2218   void evbroadcasti64x2(XMMRegister dst, Address src, int vector_len);
2219 
2220   // scalar single/double precision replicate
<a name="19" id="anc19"></a><span class="line-modified">2221   void vbroadcastss(XMMRegister dst, XMMRegister src, int vector_len);</span>
<span class="line-modified">2222   void vbroadcastss(XMMRegister dst, Address src, int vector_len);</span>
<span class="line-modified">2223   void vbroadcastsd(XMMRegister dst, XMMRegister src, int vector_len);</span>
<span class="line-modified">2224   void vbroadcastsd(XMMRegister dst, Address src, int vector_len);</span>
2225 
2226   // gpr sourced byte/word/dword/qword replicate
2227   void evpbroadcastb(XMMRegister dst, Register src, int vector_len);
2228   void evpbroadcastw(XMMRegister dst, Register src, int vector_len);
2229   void evpbroadcastd(XMMRegister dst, Register src, int vector_len);
2230   void evpbroadcastq(XMMRegister dst, Register src, int vector_len);
2231 
2232   void evpgatherdd(XMMRegister dst, KRegister k1, Address src, int vector_len);
2233 
2234   // Carry-Less Multiplication Quadword
2235   void pclmulqdq(XMMRegister dst, XMMRegister src, int mask);
2236   void vpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask);
2237   void evpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask, int vector_len);
2238   // AVX instruction which is used to clear upper 128 bits of YMM registers and
2239   // to avoid transaction penalty between AVX and SSE states. There is no
2240   // penalty if legacy SSE instructions are encoded using VEX prefix because
2241   // they always clear upper 128 bits. It should be used before calling
2242   // runtime code and native libraries.
2243   void vzeroupper();
2244 
2245   // AVX support for vectorized conditional move (float/double). The following two instructions used only coupled.
2246   void cmppd(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2247   void blendvpd(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2248   void cmpps(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2249   void blendvps(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2250   void vpblendd(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
2251 
2252  protected:
2253   // Next instructions require address alignment 16 bytes SSE mode.
2254   // They should be called only from corresponding MacroAssembler instructions.
2255   void andpd(XMMRegister dst, Address src);
2256   void andps(XMMRegister dst, Address src);
2257   void xorpd(XMMRegister dst, Address src);
2258   void xorps(XMMRegister dst, Address src);
2259 
2260 };
2261 
2262 // The Intel x86/Amd64 Assembler attributes: All fields enclosed here are to guide encoding level decisions.
2263 // Specific set functions are for specialized use, else defaults or whatever was supplied to object construction
2264 // are applied.
2265 class InstructionAttr {
2266 public:
2267   InstructionAttr(
2268     int vector_len,     // The length of vector to be applied in encoding - for both AVX and EVEX
2269     bool rex_vex_w,     // Width of data: if 32-bits or less, false, else if 64-bit or specially defined, true
2270     bool legacy_mode,   // Details if either this instruction is conditionally encoded to AVX or earlier if true else possibly EVEX
2271     bool no_reg_mask,   // when true, k0 is used when EVEX encoding is chosen, else embedded_opmask_register_specifier is used
2272     bool uses_vl)       // This instruction may have legacy constraints based on vector length for EVEX
2273     :
2274       _avx_vector_len(vector_len),
2275       _rex_vex_w(rex_vex_w),
2276       _rex_vex_w_reverted(false),
2277       _legacy_mode(legacy_mode),
2278       _no_reg_mask(no_reg_mask),
2279       _uses_vl(uses_vl),
2280       _tuple_type(Assembler::EVEX_ETUP),
2281       _input_size_in_bits(Assembler::EVEX_NObit),
2282       _is_evex_instruction(false),
2283       _evex_encoding(0),
2284       _is_clear_context(true),
2285       _is_extended_context(false),
2286       _embedded_opmask_register_specifier(0), // hard code k0
2287       _current_assembler(NULL) {
2288     if (UseAVX &lt; 3) _legacy_mode = true;
2289   }
2290 
2291   ~InstructionAttr() {
2292     if (_current_assembler != NULL) {
2293       _current_assembler-&gt;clear_attributes();
2294     }
2295     _current_assembler = NULL;
2296   }
2297 
2298 private:
2299   int  _avx_vector_len;
2300   bool _rex_vex_w;
2301   bool _rex_vex_w_reverted;
2302   bool _legacy_mode;
2303   bool _no_reg_mask;
2304   bool _uses_vl;
2305   int  _tuple_type;
2306   int  _input_size_in_bits;
2307   bool _is_evex_instruction;
2308   int  _evex_encoding;
2309   bool _is_clear_context;
2310   bool _is_extended_context;
2311   int _embedded_opmask_register_specifier;
2312 
2313   Assembler *_current_assembler;
2314 
2315 public:
2316   // query functions for field accessors
2317   int  get_vector_len(void) const { return _avx_vector_len; }
2318   bool is_rex_vex_w(void) const { return _rex_vex_w; }
2319   bool is_rex_vex_w_reverted(void) { return _rex_vex_w_reverted; }
2320   bool is_legacy_mode(void) const { return _legacy_mode; }
2321   bool is_no_reg_mask(void) const { return _no_reg_mask; }
2322   bool uses_vl(void) const { return _uses_vl; }
2323   int  get_tuple_type(void) const { return _tuple_type; }
2324   int  get_input_size(void) const { return _input_size_in_bits; }
2325   int  is_evex_instruction(void) const { return _is_evex_instruction; }
2326   int  get_evex_encoding(void) const { return _evex_encoding; }
2327   bool is_clear_context(void) const { return _is_clear_context; }
2328   bool is_extended_context(void) const { return _is_extended_context; }
2329   int get_embedded_opmask_register_specifier(void) const { return _embedded_opmask_register_specifier; }
2330 
2331   // Set the vector len manually
2332   void set_vector_len(int vector_len) { _avx_vector_len = vector_len; }
2333 
2334   // Set revert rex_vex_w for avx encoding
2335   void set_rex_vex_w_reverted(void) { _rex_vex_w_reverted = true; }
2336 
2337   // Set rex_vex_w based on state
2338   void set_rex_vex_w(bool state) { _rex_vex_w = state; }
2339 
2340   // Set the instruction to be encoded in AVX mode
2341   void set_is_legacy_mode(void) { _legacy_mode = true; }
2342 
2343   // Set the current instuction to be encoded as an EVEX instuction
2344   void set_is_evex_instruction(void) { _is_evex_instruction = true; }
2345 
2346   // Internal encoding data used in compressed immediate offset programming
2347   void set_evex_encoding(int value) { _evex_encoding = value; }
2348 
2349   // Set the Evex.Z field to be used to clear all non directed XMM/YMM/ZMM components
2350   void reset_is_clear_context(void) { _is_clear_context = false; }
2351 
2352   // Map back to current asembler so that we can manage object level assocation
2353   void set_current_assembler(Assembler *current_assembler) { _current_assembler = current_assembler; }
2354 
2355   // Address modifiers used for compressed displacement calculation
2356   void set_address_attributes(int tuple_type, int input_size_in_bits) {
2357     if (VM_Version::supports_evex()) {
2358       _tuple_type = tuple_type;
2359       _input_size_in_bits = input_size_in_bits;
2360     }
2361   }
2362 
2363   // Set embedded opmask register specifier.
2364   void set_embedded_opmask_register_specifier(KRegister mask) {
2365     _embedded_opmask_register_specifier = (*mask).encoding() &amp; 0x7;
2366   }
2367 
2368 };
2369 
2370 #endif // CPU_X86_ASSEMBLER_X86_HPP
<a name="20" id="anc20"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="20" type="hidden" />
</body>
</html>