(ADD:5)(<REGS:0>) {
    (RL:1) {
        # add reg, imm16
        (IMM:2)(0:3) {
            PCO, MAI;
            MO, MSL, AAI, PCE;
            RSE = <REGS:0>, RGO, ABI;
            ALF = ALU_ADD, ALO, RSE = <REGS:0>, RGI;
        }

        (REG:2)(<REGS:1>) {
            RSE = <REGS:1>, RGO, AAI;
            RSE = <REGS:0>, RGO, ABI;
            ALF = ALU_ADD, ALO, RSE = <REGS:0>, RGI;
        }
    }
}
