// Seed: 3830613605
module module_0 (
    input tri id_0,
    input wand id_1,
    output tri0 id_2,
    output tri id_3,
    input tri id_4
    , id_11,
    input wire id_5,
    input tri1 id_6,
    output supply1 id_7,
    output tri id_8,
    input supply1 id_9
);
  wire id_12;
  initial begin
    deassign id_8.id_0;
  end
  if (1'b0) begin
    assign id_8 = 1;
  end else wire id_13;
  id_14(
      .id_0(1 || id_6 || id_2), .id_1(1 || id_0), .id_2(id_12)
  );
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input uwire id_12,
    input wire id_13,
    input tri id_14
);
  id_16(
      .id_0(id_8 == 1), .id_1(id_14), .id_2(~1)
  ); module_0(
      id_6, id_10, id_9, id_9, id_1, id_3, id_11, id_9, id_9, id_14
  );
  tri0 id_17;
  assign id_17 = 1;
endmodule
