Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 12 14:28:07 2026
| Host         : DESKTOP-66O4QSA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_unit_package_timing_summary_routed.rpt -pb alu_unit_package_timing_summary_routed.pb -rpx alu_unit_package_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_unit_package
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (15)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 2.213ns (30.737%)  route 4.986ns (69.263%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SW_IBUF[12]_inst/O
                         net (fo=3, routed)           3.966     5.434    SW_IBUF[12]
    SLICE_X0Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     5.872 r  LED_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.641     6.514    do_alu_op[3]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.306     6.820 r  LED_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     7.199    LED_reg[3]_i_1_n_0
    SLICE_X1Y19          LDCE                                         r  LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.192ns  (logic 2.504ns (34.811%)  route 4.688ns (65.189%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SW_IBUF[12]_inst/O
                         net (fo=3, routed)           3.966     5.434    SW_IBUF[12]
    SLICE_X0Y19          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.832 r  LED_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.832    LED_reg[3]_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.166 r  LED_reg[5]_i_3/O[1]
                         net (fo=1, routed)           0.723     6.889    do_alu_op[5]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.303     7.192 r  LED_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.192    LED_reg[5]_i_1_n_0
    SLICE_X1Y18          LDCE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 2.128ns (30.285%)  route 4.898ns (69.715%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SW_IBUF[10]_inst/O
                         net (fo=3, routed)           3.654     5.112    SW_IBUF[10]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     5.236 r  LED_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     5.236    LED_reg[3]_i_6_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.483 r  LED_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.905     6.388    do_alu_op[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.299     6.687 r  LED_reg[0]_i_1/O
                         net (fo=1, routed)           0.339     7.026    LED_reg[0]_i_1_n_0
    SLICE_X0Y17          LDCE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 2.309ns (33.348%)  route 4.615ns (66.652%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SW_IBUF[10]_inst/O
                         net (fo=3, routed)           3.654     5.112    SW_IBUF[10]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     5.236 r  LED_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     5.236    LED_reg[3]_i_6_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.660 r  LED_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.581     6.242    do_alu_op[1]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.303     6.545 r  LED_reg[1]_i_1/O
                         net (fo=1, routed)           0.379     6.924    LED_reg[1]_i_1_n_0
    SLICE_X1Y19          LDCE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 2.431ns (35.374%)  route 4.441ns (64.626%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SW_IBUF[10]_inst/O
                         net (fo=3, routed)           3.654     5.112    SW_IBUF[10]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     5.236 r  LED_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     5.236    LED_reg[3]_i_6_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.783 r  LED_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.408     6.191    do_alu_op[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.302     6.493 r  LED_reg[2]_i_1/O
                         net (fo=1, routed)           0.379     6.872    LED_reg[2]_i_1_n_0
    SLICE_X1Y19          LDCE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 2.388ns (35.891%)  route 4.265ns (64.109%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SW_IBUF[12]_inst/O
                         net (fo=3, routed)           3.966     5.434    SW_IBUF[12]
    SLICE_X0Y19          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.832 r  LED_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.832    LED_reg[3]_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.054 r  LED_reg[5]_i_3/O[0]
                         net (fo=1, routed)           0.299     6.354    do_alu_op[4]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.299     6.653 r  LED_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.653    LED_reg[4]_i_1_n_0
    SLICE_X1Y18          LDCE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.586ns  (logic 4.089ns (62.083%)  route 2.497ns (37.917%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          LDCE                         0.000     0.000 r  LED_reg[1]/G
    SLICE_X1Y19          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  LED_reg[1]/Q
                         net (fo=1, routed)           2.497     3.056    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.586 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.586    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.150ns  (logic 4.064ns (66.074%)  route 2.087ns (33.926%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  LED_reg[0]/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  LED_reg[0]/Q
                         net (fo=1, routed)           2.087     2.646    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.150 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.150    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.139ns  (logic 4.073ns (66.353%)  route 2.066ns (33.647%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          LDCE                         0.000     0.000 r  LED_reg[5]/G
    SLICE_X1Y18          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  LED_reg[5]/Q
                         net (fo=1, routed)           2.066     2.625    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.139 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.139    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.735ns  (logic 4.068ns (70.929%)  route 1.667ns (29.071%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          LDCE                         0.000     0.000 r  LED_reg[3]/G
    SLICE_X1Y19          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.667     2.226    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.735 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.735    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.763ns  (logic 0.277ns (36.301%)  route 0.486ns (63.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           0.486     0.718    SW_IBUF[2]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.763 r  LED_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.763    LED_reg[4]_i_1_n_0
    SLICE_X1Y18          LDCE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.277ns (34.887%)  route 0.517ns (65.113%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           0.517     0.748    SW_IBUF[2]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.045     0.793 r  LED_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.793    LED_reg[5]_i_1_n_0
    SLICE_X1Y18          LDCE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.957ns  (logic 0.264ns (27.567%)  route 0.693ns (72.433%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.572     0.791    SW_IBUF[4]
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.836 r  LED_reg[0]_i_1/O
                         net (fo=1, routed)           0.121     0.957    LED_reg[0]_i_1_n_0
    SLICE_X0Y17          LDCE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.279ns (28.913%)  route 0.686ns (71.087%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.570     0.804    SW_IBUF[5]
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.849 r  LED_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     0.965    LED_reg[1]_i_1_n_0
    SLICE_X1Y19          LDCE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.008ns  (logic 0.263ns (26.089%)  route 0.745ns (73.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  SW_IBUF[6]_inst/O
                         net (fo=2, routed)           0.628     0.846    SW_IBUF[6]
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.891 r  LED_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     1.008    LED_reg[2]_i_1_n_0
    SLICE_X1Y19          LDCE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.274ns (26.836%)  route 0.748ns (73.164%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.632     0.861    SW_IBUF[1]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.906 r  LED_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     1.022    LED_reg[3]_i_1_n_0
    SLICE_X1Y19          LDCE                                         r  LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.650ns  (logic 1.368ns (82.879%)  route 0.283ns (17.121%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          LDCE                         0.000     0.000 r  LED_reg[4]/G
    SLICE_X1Y18          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LED_reg[4]/Q
                         net (fo=1, routed)           0.283     0.441    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.650 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.650    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.360ns (80.714%)  route 0.325ns (19.286%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          LDCE                         0.000     0.000 r  LED_reg[2]/G
    SLICE_X1Y19          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.325     0.483    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.685 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.685    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.368ns (80.458%)  route 0.332ns (19.542%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          LDCE                         0.000     0.000 r  LED_reg[3]/G
    SLICE_X1Y19          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.332     0.490    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.700 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.700    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.364ns (72.493%)  route 0.518ns (27.507%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  LED_reg[0]/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.518     0.676    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.881 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.881    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





