=====
SETUP
2.448
11.876
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n166_s4
11.306
11.876
uart_rx_inst/cycle_cnt_2_s0
11.876
=====
SETUP
2.464
11.861
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n167_s2
11.312
11.861
uart_rx_inst/cycle_cnt_1_s0
11.861
=====
SETUP
2.464
11.861
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n164_s2
11.312
11.861
uart_rx_inst/cycle_cnt_4_s0
11.861
=====
SETUP
2.464
11.861
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n159_s2
11.312
11.861
uart_rx_inst/cycle_cnt_9_s0
11.861
=====
SETUP
2.469
11.855
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n163_s4
11.306
11.855
uart_rx_inst/cycle_cnt_5_s0
11.855
=====
SETUP
2.469
11.855
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n158_s2
11.306
11.855
uart_rx_inst/cycle_cnt_10_s0
11.855
=====
SETUP
2.493
11.831
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n161_s2
11.282
11.831
uart_rx_inst/cycle_cnt_7_s0
11.831
=====
SETUP
2.501
11.823
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n160_s2
11.274
11.823
uart_rx_inst/cycle_cnt_8_s0
11.823
=====
SETUP
2.562
11.762
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n156_s2
11.300
11.762
uart_rx_inst/cycle_cnt_12_s0
11.762
=====
SETUP
2.679
11.645
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n162_s2
11.274
11.645
uart_rx_inst/cycle_cnt_6_s0
11.645
=====
SETUP
2.718
11.607
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n154_s2
11.058
11.607
uart_rx_inst/cycle_cnt_14_s0
11.607
=====
SETUP
2.746
11.578
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n165_s2
11.116
11.578
uart_rx_inst/cycle_cnt_3_s0
11.578
=====
SETUP
2.818
11.506
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.866
uart_rx_inst/n157_s2
11.044
11.506
uart_rx_inst/cycle_cnt_11_s0
11.506
=====
SETUP
2.876
11.448
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.261
5.816
uart_tx_inst/tx_data_ready_s4
6.229
6.784
uart_tx_inst/next_state_1_s6
7.231
7.602
uart_tx_inst/next_state_0_s8
7.772
8.342
uart_tx_inst/n138_s0
8.516
9.065
uart_tx_inst/n139_s0
9.065
9.100
uart_tx_inst/n140_s0
9.100
9.136
uart_tx_inst/n175_s4
9.789
10.160
uart_tx_inst/n174_s2
10.878
11.448
uart_tx_inst/cycle_cnt_1_s0
11.448
=====
SETUP
2.897
11.427
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.261
5.816
uart_tx_inst/tx_data_ready_s4
6.229
6.784
uart_tx_inst/next_state_1_s6
7.231
7.602
uart_tx_inst/next_state_0_s8
7.772
8.342
uart_tx_inst/n138_s0
8.516
9.065
uart_tx_inst/n139_s0
9.065
9.100
uart_tx_inst/n140_s0
9.100
9.136
uart_tx_inst/n175_s4
9.789
10.160
uart_tx_inst/n163_s2
10.878
11.427
uart_tx_inst/cycle_cnt_12_s0
11.427
=====
SETUP
2.897
11.427
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.261
5.816
uart_tx_inst/tx_data_ready_s4
6.229
6.784
uart_tx_inst/next_state_1_s6
7.231
7.602
uart_tx_inst/next_state_0_s8
7.772
8.342
uart_tx_inst/n138_s0
8.516
9.065
uart_tx_inst/n139_s0
9.065
9.100
uart_tx_inst/n140_s0
9.100
9.136
uart_tx_inst/n175_s4
9.789
10.160
uart_tx_inst/n161_s2
10.878
11.427
uart_tx_inst/cycle_cnt_14_s0
11.427
=====
SETUP
2.984
11.340
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.261
5.816
uart_tx_inst/tx_data_ready_s4
6.229
6.784
uart_tx_inst/next_state_1_s6
7.231
7.602
uart_tx_inst/next_state_0_s8
7.772
8.342
uart_tx_inst/n138_s0
8.516
9.065
uart_tx_inst/n139_s0
9.065
9.100
uart_tx_inst/n140_s0
9.100
9.136
uart_tx_inst/n175_s4
9.789
10.160
uart_tx_inst/n168_s2
10.878
11.340
uart_tx_inst/cycle_cnt_7_s0
11.340
=====
SETUP
2.984
11.340
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.261
5.816
uart_tx_inst/tx_data_ready_s4
6.229
6.784
uart_tx_inst/next_state_1_s6
7.231
7.602
uart_tx_inst/next_state_0_s8
7.772
8.342
uart_tx_inst/n138_s0
8.516
9.065
uart_tx_inst/n139_s0
9.065
9.100
uart_tx_inst/n140_s0
9.100
9.136
uart_tx_inst/n175_s4
9.789
10.160
uart_tx_inst/n162_s2
10.878
11.340
uart_tx_inst/cycle_cnt_13_s0
11.340
=====
SETUP
2.989
11.335
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n168_s4
10.296
10.851
uart_rx_inst/n155_s2
10.873
11.335
uart_rx_inst/cycle_cnt_13_s0
11.335
=====
SETUP
3.014
11.310
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n76_s2
10.201
10.756
uart_rx_inst/rx_data_valid_s1
11.310
=====
SETUP
3.075
11.249
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.261
5.816
uart_tx_inst/tx_data_ready_s4
6.229
6.784
uart_tx_inst/next_state_1_s6
7.231
7.602
uart_tx_inst/next_state_0_s8
7.772
8.342
uart_tx_inst/n138_s0
8.516
9.065
uart_tx_inst/n139_s0
9.065
9.100
uart_tx_inst/n140_s0
9.100
9.136
uart_tx_inst/n175_s4
9.789
10.160
uart_tx_inst/n171_s2
10.878
11.249
uart_tx_inst/cycle_cnt_4_s0
11.249
=====
SETUP
3.097
11.227
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.261
5.816
uart_tx_inst/tx_data_ready_s4
6.229
6.784
uart_tx_inst/next_state_1_s6
7.231
7.602
uart_tx_inst/next_state_0_s8
7.772
8.342
uart_tx_inst/n138_s0
8.516
9.065
uart_tx_inst/n139_s0
9.065
9.100
uart_tx_inst/n140_s0
9.100
9.136
uart_tx_inst/n175_s4
9.789
10.160
uart_tx_inst/n169_s2
10.678
11.227
uart_tx_inst/cycle_cnt_6_s0
11.227
=====
SETUP
3.097
11.227
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.261
5.816
uart_tx_inst/tx_data_ready_s4
6.229
6.784
uart_tx_inst/next_state_1_s6
7.231
7.602
uart_tx_inst/next_state_0_s8
7.772
8.342
uart_tx_inst/n138_s0
8.516
9.065
uart_tx_inst/n139_s0
9.065
9.100
uart_tx_inst/n140_s0
9.100
9.136
uart_tx_inst/n175_s4
9.789
10.160
uart_tx_inst/n164_s6
10.678
11.227
uart_tx_inst/cycle_cnt_11_s0
11.227
=====
SETUP
3.177
11.147
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n76_s2
10.201
10.771
uart_rx_inst/rx_data_0_s0
11.147
=====
SETUP
3.190
11.135
14.324
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_12_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s6
5.172
5.689
uart_rx_inst/bit_cnt_2_s4
6.107
6.656
uart_rx_inst/next_state_2_s12
6.834
7.205
uart_rx_inst/next_state_1_s13
8.021
8.570
uart_rx_inst/n56_s0
8.715
9.264
uart_rx_inst/n57_s0
9.264
9.300
uart_rx_inst/n76_s2
10.201
10.771
uart_rx_inst/rx_data_1_s0
11.135
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_0_s1
2.903
3.105
uart_tx_inst/n118_s3
3.108
3.340
uart_tx_inst/bit_cnt_0_s1
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_14_s0
2.903
3.105
uart_tx_inst/n161_s2
3.108
3.340
uart_tx_inst/cycle_cnt_14_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_0_s0
2.903
3.105
uart_rx_inst/n168_s5
3.108
3.340
uart_rx_inst/cycle_cnt_0_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_12_s0
2.903
3.105
uart_rx_inst/n156_s2
3.108
3.340
uart_rx_inst/cycle_cnt_12_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_15_s0
2.903
3.105
uart_rx_inst/n153_s2
3.108
3.340
uart_rx_inst/cycle_cnt_15_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_15_s2
2.903
3.105
n155_s8
3.108
3.340
wait_cnt_15_s2
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_3_s1
2.903
3.105
n179_s5
3.108
3.340
wait_cnt_3_s1
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_5_s1
2.903
3.105
n175_s5
3.108
3.340
wait_cnt_5_s1
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_11_s1
2.903
3.105
n163_s5
3.108
3.340
wait_cnt_11_s1
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_17_s1
2.903
3.105
n151_s5
3.108
3.340
wait_cnt_17_s1
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_26_s1
2.903
3.105
n133_s5
3.108
3.340
wait_cnt_26_s1
3.340
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_2_s1
2.903
3.105
uart_tx_inst/n116_s1
3.109
3.341
uart_tx_inst/bit_cnt_2_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_0_s0
2.903
3.105
uart_tx_inst/n175_s5
3.109
3.341
uart_tx_inst/cycle_cnt_0_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_13_s0
2.903
3.105
uart_tx_inst/n162_s2
3.109
3.341
uart_tx_inst/cycle_cnt_13_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_3_s0
2.903
3.105
uart_rx_inst/n165_s2
3.109
3.341
uart_rx_inst/cycle_cnt_3_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_8_s0
2.903
3.105
uart_rx_inst/n160_s2
3.109
3.341
uart_rx_inst/cycle_cnt_8_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_14_s0
2.903
3.105
uart_rx_inst/n154_s2
3.109
3.341
uart_rx_inst/cycle_cnt_14_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
wait_cnt_18_s2
2.903
3.105
n149_s8
3.109
3.341
wait_cnt_18_s2
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
wait_cnt_23_s2
2.903
3.105
n139_s8
3.109
3.341
wait_cnt_23_s2
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
wait_cnt_7_s1
2.903
3.105
n171_s5
3.109
3.341
wait_cnt_7_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
wait_cnt_21_s1
2.903
3.105
n143_s5
3.109
3.341
wait_cnt_21_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
wait_cnt_29_s1
2.903
3.105
n127_s5
3.109
3.341
wait_cnt_29_s1
3.341
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_1_s0
2.903
3.105
uart_rx_inst/n167_s2
3.110
3.342
uart_rx_inst/cycle_cnt_1_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
wait_cnt_0_s2
2.903
3.105
n185_s8
3.110
3.342
wait_cnt_0_s2
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
wait_cnt_19_s2
2.903
3.105
n147_s8
3.110
3.342
wait_cnt_19_s2
3.342
