Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 25 15:42:07 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dc_motor_encoder_control_sets_placed.rpt
| Design       : dc_motor_encoder
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            2 |
|     10 |            2 |
|     14 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |            5 |
| Yes          | No                    | No                     |             126 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             148 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------+----------------------+------------------+----------------+
|     Clock Signal    |       Enable Signal      |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------+--------------------------+----------------------+------------------+----------------+
|  USER_CLK_IBUF_BUFG | FSM_onehot_i[3]_i_1_n_0  |                      |                1 |              6 |
|  USER_CLK_IBUF_BUFG | butun_vector[19]_i_1_n_0 |                      |                2 |              8 |
| ~clock_1khz_reg_n_0 |                          | count[3]_i_1_n_0     |                1 |              8 |
|  USER_CLK_IBUF_BUFG | adim_lcd                 |                      |                3 |             10 |
|  USER_CLK_IBUF_BUFG | adim                     | adim[4]_i_1_n_0      |                2 |             10 |
|  USER_CLK_IBUF_BUFG | lcd                      |                      |                4 |             14 |
|  USER_CLK_IBUF_BUFG |                          |                      |                4 |             20 |
|  USER_CLK_IBUF_BUFG | FSM_onehot_i_reg_n_0_[2] |                      |                5 |             24 |
|  USER_CLK_IBUF_BUFG |                          | clock_1khz           |                4 |             32 |
|  USER_CLK_IBUF_BUFG | D                        |                      |                3 |             32 |
|  USER_CLK_IBUF_BUFG | butun_vector[15]_i_1_n_0 |                      |                5 |             32 |
|  USER_CLK_IBUF_BUFG | counter5                 | counter5[15]_i_1_n_0 |                5 |             32 |
|  USER_CLK_IBUF_BUFG | FSM_onehot_i[0]_i_1_n_0  | sayac[25]_i_1_n_0    |                8 |             52 |
|  USER_CLK_IBUF_BUFG | counter3                 | counter4[26]_i_1_n_0 |                8 |             54 |
+---------------------+--------------------------+----------------------+------------------+----------------+


