
F446RE_RTOS_LEPTON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011a20  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000254  08011bf0  08011bf0  00021bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011e44  08011e44  000326f8  2**0
                  CONTENTS
  4 .ARM          00000008  08011e44  08011e44  00021e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011e4c  08011e4c  000326f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011e4c  08011e4c  00021e4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011e50  08011e50  00021e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000026f8  20000000  08011e54  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010cac  200026f8  0801454c  000326f8  2**2
                  ALLOC
 10 ._user_heap_stack 00001404  200133a4  0801454c  000333a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000326f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00031121  00000000  00000000  00032728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f30  00000000  00000000  00063849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025e8  00000000  00000000  00069780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002398  00000000  00000000  0006bd68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ae0c  00000000  00000000  0006e100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f2f9  00000000  00000000  00098f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec047  00000000  00000000  000c8205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001b424c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a530  00000000  00000000  001b429c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200026f8 	.word	0x200026f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08011bd8 	.word	0x08011bd8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200026fc 	.word	0x200026fc
 800020c:	08011bd8 	.word	0x08011bd8

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000224:	f000 b974 	b.w	8000510 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468e      	mov	lr, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14d      	bne.n	80002ea <__udivmoddi4+0xaa>
 800024e:	428a      	cmp	r2, r1
 8000250:	4694      	mov	ip, r2
 8000252:	d969      	bls.n	8000328 <__udivmoddi4+0xe8>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b152      	cbz	r2, 8000270 <__udivmoddi4+0x30>
 800025a:	fa01 f302 	lsl.w	r3, r1, r2
 800025e:	f1c2 0120 	rsb	r1, r2, #32
 8000262:	fa20 f101 	lsr.w	r1, r0, r1
 8000266:	fa0c fc02 	lsl.w	ip, ip, r2
 800026a:	ea41 0e03 	orr.w	lr, r1, r3
 800026e:	4094      	lsls	r4, r2
 8000270:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000274:	0c21      	lsrs	r1, r4, #16
 8000276:	fbbe f6f8 	udiv	r6, lr, r8
 800027a:	fa1f f78c 	uxth.w	r7, ip
 800027e:	fb08 e316 	mls	r3, r8, r6, lr
 8000282:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000286:	fb06 f107 	mul.w	r1, r6, r7
 800028a:	4299      	cmp	r1, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x64>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000296:	f080 811f 	bcs.w	80004d8 <__udivmoddi4+0x298>
 800029a:	4299      	cmp	r1, r3
 800029c:	f240 811c 	bls.w	80004d8 <__udivmoddi4+0x298>
 80002a0:	3e02      	subs	r6, #2
 80002a2:	4463      	add	r3, ip
 80002a4:	1a5b      	subs	r3, r3, r1
 80002a6:	b2a4      	uxth	r4, r4
 80002a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002ac:	fb08 3310 	mls	r3, r8, r0, r3
 80002b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b4:	fb00 f707 	mul.w	r7, r0, r7
 80002b8:	42a7      	cmp	r7, r4
 80002ba:	d90a      	bls.n	80002d2 <__udivmoddi4+0x92>
 80002bc:	eb1c 0404 	adds.w	r4, ip, r4
 80002c0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002c4:	f080 810a 	bcs.w	80004dc <__udivmoddi4+0x29c>
 80002c8:	42a7      	cmp	r7, r4
 80002ca:	f240 8107 	bls.w	80004dc <__udivmoddi4+0x29c>
 80002ce:	4464      	add	r4, ip
 80002d0:	3802      	subs	r0, #2
 80002d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d6:	1be4      	subs	r4, r4, r7
 80002d8:	2600      	movs	r6, #0
 80002da:	b11d      	cbz	r5, 80002e4 <__udivmoddi4+0xa4>
 80002dc:	40d4      	lsrs	r4, r2
 80002de:	2300      	movs	r3, #0
 80002e0:	e9c5 4300 	strd	r4, r3, [r5]
 80002e4:	4631      	mov	r1, r6
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0xc2>
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	f000 80ef 	beq.w	80004d2 <__udivmoddi4+0x292>
 80002f4:	2600      	movs	r6, #0
 80002f6:	e9c5 0100 	strd	r0, r1, [r5]
 80002fa:	4630      	mov	r0, r6
 80002fc:	4631      	mov	r1, r6
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	fab3 f683 	clz	r6, r3
 8000306:	2e00      	cmp	r6, #0
 8000308:	d14a      	bne.n	80003a0 <__udivmoddi4+0x160>
 800030a:	428b      	cmp	r3, r1
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xd4>
 800030e:	4282      	cmp	r2, r0
 8000310:	f200 80f9 	bhi.w	8000506 <__udivmoddi4+0x2c6>
 8000314:	1a84      	subs	r4, r0, r2
 8000316:	eb61 0303 	sbc.w	r3, r1, r3
 800031a:	2001      	movs	r0, #1
 800031c:	469e      	mov	lr, r3
 800031e:	2d00      	cmp	r5, #0
 8000320:	d0e0      	beq.n	80002e4 <__udivmoddi4+0xa4>
 8000322:	e9c5 4e00 	strd	r4, lr, [r5]
 8000326:	e7dd      	b.n	80002e4 <__udivmoddi4+0xa4>
 8000328:	b902      	cbnz	r2, 800032c <__udivmoddi4+0xec>
 800032a:	deff      	udf	#255	; 0xff
 800032c:	fab2 f282 	clz	r2, r2
 8000330:	2a00      	cmp	r2, #0
 8000332:	f040 8092 	bne.w	800045a <__udivmoddi4+0x21a>
 8000336:	eba1 010c 	sub.w	r1, r1, ip
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2601      	movs	r6, #1
 8000344:	0c20      	lsrs	r0, r4, #16
 8000346:	fbb1 f3f7 	udiv	r3, r1, r7
 800034a:	fb07 1113 	mls	r1, r7, r3, r1
 800034e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000352:	fb0e f003 	mul.w	r0, lr, r3
 8000356:	4288      	cmp	r0, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x12c>
 800035a:	eb1c 0101 	adds.w	r1, ip, r1
 800035e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x12a>
 8000364:	4288      	cmp	r0, r1
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2c0>
 800036a:	4643      	mov	r3, r8
 800036c:	1a09      	subs	r1, r1, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb1 f0f7 	udiv	r0, r1, r7
 8000374:	fb07 1110 	mls	r1, r7, r0, r1
 8000378:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x156>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x154>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2ca>
 8000394:	4608      	mov	r0, r1
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800039e:	e79c      	b.n	80002da <__udivmoddi4+0x9a>
 80003a0:	f1c6 0720 	rsb	r7, r6, #32
 80003a4:	40b3      	lsls	r3, r6
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa20 f407 	lsr.w	r4, r0, r7
 80003b2:	fa01 f306 	lsl.w	r3, r1, r6
 80003b6:	431c      	orrs	r4, r3
 80003b8:	40f9      	lsrs	r1, r7
 80003ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003be:	fa00 f306 	lsl.w	r3, r0, r6
 80003c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003c6:	0c20      	lsrs	r0, r4, #16
 80003c8:	fa1f fe8c 	uxth.w	lr, ip
 80003cc:	fb09 1118 	mls	r1, r9, r8, r1
 80003d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d4:	fb08 f00e 	mul.w	r0, r8, lr
 80003d8:	4288      	cmp	r0, r1
 80003da:	fa02 f206 	lsl.w	r2, r2, r6
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b8>
 80003e0:	eb1c 0101 	adds.w	r1, ip, r1
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2bc>
 80003ec:	4288      	cmp	r0, r1
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2bc>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4461      	add	r1, ip
 80003f8:	1a09      	subs	r1, r1, r0
 80003fa:	b2a4      	uxth	r4, r4
 80003fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000400:	fb09 1110 	mls	r1, r9, r0, r1
 8000404:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000408:	fb00 fe0e 	mul.w	lr, r0, lr
 800040c:	458e      	cmp	lr, r1
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1e2>
 8000410:	eb1c 0101 	adds.w	r1, ip, r1
 8000414:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2b4>
 800041a:	458e      	cmp	lr, r1
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2b4>
 800041e:	3802      	subs	r0, #2
 8000420:	4461      	add	r1, ip
 8000422:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000426:	fba0 9402 	umull	r9, r4, r0, r2
 800042a:	eba1 010e 	sub.w	r1, r1, lr
 800042e:	42a1      	cmp	r1, r4
 8000430:	46c8      	mov	r8, r9
 8000432:	46a6      	mov	lr, r4
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x2a4>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x2a0>
 8000438:	b15d      	cbz	r5, 8000452 <__udivmoddi4+0x212>
 800043a:	ebb3 0208 	subs.w	r2, r3, r8
 800043e:	eb61 010e 	sbc.w	r1, r1, lr
 8000442:	fa01 f707 	lsl.w	r7, r1, r7
 8000446:	fa22 f306 	lsr.w	r3, r2, r6
 800044a:	40f1      	lsrs	r1, r6
 800044c:	431f      	orrs	r7, r3
 800044e:	e9c5 7100 	strd	r7, r1, [r5]
 8000452:	2600      	movs	r6, #0
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	f1c2 0320 	rsb	r3, r2, #32
 800045e:	40d8      	lsrs	r0, r3
 8000460:	fa0c fc02 	lsl.w	ip, ip, r2
 8000464:	fa21 f303 	lsr.w	r3, r1, r3
 8000468:	4091      	lsls	r1, r2
 800046a:	4301      	orrs	r1, r0
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb3 f0f7 	udiv	r0, r3, r7
 8000478:	fb07 3610 	mls	r6, r7, r0, r3
 800047c:	0c0b      	lsrs	r3, r1, #16
 800047e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000482:	fb00 f60e 	mul.w	r6, r0, lr
 8000486:	429e      	cmp	r6, r3
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x260>
 800048e:	eb1c 0303 	adds.w	r3, ip, r3
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b8>
 8000498:	429e      	cmp	r6, r3
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b8>
 800049c:	3802      	subs	r0, #2
 800049e:	4463      	add	r3, ip
 80004a0:	1b9b      	subs	r3, r3, r6
 80004a2:	b289      	uxth	r1, r1
 80004a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004a8:	fb07 3316 	mls	r3, r7, r6, r3
 80004ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b0:	fb06 f30e 	mul.w	r3, r6, lr
 80004b4:	428b      	cmp	r3, r1
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x28a>
 80004b8:	eb1c 0101 	adds.w	r1, ip, r1
 80004bc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2b0>
 80004c2:	428b      	cmp	r3, r1
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2b0>
 80004c6:	3e02      	subs	r6, #2
 80004c8:	4461      	add	r1, ip
 80004ca:	1ac9      	subs	r1, r1, r3
 80004cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0x104>
 80004d2:	462e      	mov	r6, r5
 80004d4:	4628      	mov	r0, r5
 80004d6:	e705      	b.n	80002e4 <__udivmoddi4+0xa4>
 80004d8:	4606      	mov	r6, r0
 80004da:	e6e3      	b.n	80002a4 <__udivmoddi4+0x64>
 80004dc:	4618      	mov	r0, r3
 80004de:	e6f8      	b.n	80002d2 <__udivmoddi4+0x92>
 80004e0:	454b      	cmp	r3, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f8>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ec:	3801      	subs	r0, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f8>
 80004f0:	4646      	mov	r6, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x28a>
 80004f4:	4620      	mov	r0, r4
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1e2>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x260>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b8>
 8000500:	3b02      	subs	r3, #2
 8000502:	4461      	add	r1, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x12c>
 8000506:	4630      	mov	r0, r6
 8000508:	e709      	b.n	800031e <__udivmoddi4+0xde>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x156>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <vApplicationIdleHook>:
/* Hook prototypes */
void vApplicationIdleHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
	__WFI();
 8000518:	bf30      	wfi
}
 800051a:	bf00      	nop
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr

08000524 <lepton_Init>:

static lepton_t dev;


void lepton_Init(I2C_HandleTypeDef *i2c, SPI_HandleTypeDef *spi, UART_HandleTypeDef *uart, GPIO_TypeDef *port, uint16_t pin)
{
 8000524:	b480      	push	{r7}
 8000526:	b085      	sub	sp, #20
 8000528:	af00      	add	r7, sp, #0
 800052a:	60f8      	str	r0, [r7, #12]
 800052c:	60b9      	str	r1, [r7, #8]
 800052e:	607a      	str	r2, [r7, #4]
 8000530:	603b      	str	r3, [r7, #0]
	dev.spiHandle = spi;
 8000532:	4a0a      	ldr	r2, [pc, #40]	; (800055c <lepton_Init+0x38>)
 8000534:	68bb      	ldr	r3, [r7, #8]
 8000536:	6053      	str	r3, [r2, #4]
	dev.uartHandle = uart;
 8000538:	4a08      	ldr	r2, [pc, #32]	; (800055c <lepton_Init+0x38>)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	6113      	str	r3, [r2, #16]
	dev.i2cHandle = i2c;
 800053e:	4a07      	ldr	r2, [pc, #28]	; (800055c <lepton_Init+0x38>)
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	6013      	str	r3, [r2, #0]
	dev.CS_port = port;
 8000544:	4a05      	ldr	r2, [pc, #20]	; (800055c <lepton_Init+0x38>)
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	6093      	str	r3, [r2, #8]
	dev.CS_pin = pin;
 800054a:	4a04      	ldr	r2, [pc, #16]	; (800055c <lepton_Init+0x38>)
 800054c:	8b3b      	ldrh	r3, [r7, #24]
 800054e:	8193      	strh	r3, [r2, #12]
}
 8000550:	bf00      	nop
 8000552:	3714      	adds	r7, #20
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	20002714 	.word	0x20002714

08000560 <lepton_GetReg>:
	array[1] = reg;
	return HAL_I2C_Master_Transmit(dev.i2cHandle, LEPTON_I2C_ADDR, array, 2, 100);
}

HAL_StatusTypeDef lepton_GetReg(uint16_t reg, uint16_t *rxdata)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b088      	sub	sp, #32
 8000564:	af04      	add	r7, sp, #16
 8000566:	4603      	mov	r3, r0
 8000568:	6039      	str	r1, [r7, #0]
 800056a:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	status = HAL_I2C_Mem_Read(dev.i2cHandle, LEPTON_I2C_ADDR, reg, 2, (uint8_t *)rxdata, 2, 100);
 800056c:	4b10      	ldr	r3, [pc, #64]	; (80005b0 <lepton_GetReg+0x50>)
 800056e:	6818      	ldr	r0, [r3, #0]
 8000570:	88fa      	ldrh	r2, [r7, #6]
 8000572:	2364      	movs	r3, #100	; 0x64
 8000574:	9302      	str	r3, [sp, #8]
 8000576:	2302      	movs	r3, #2
 8000578:	9301      	str	r3, [sp, #4]
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	9300      	str	r3, [sp, #0]
 800057e:	2302      	movs	r3, #2
 8000580:	2154      	movs	r1, #84	; 0x54
 8000582:	f002 f873 	bl	800266c <HAL_I2C_Mem_Read>
 8000586:	4603      	mov	r3, r0
 8000588:	73fb      	strb	r3, [r7, #15]
	*rxdata = (*rxdata >> 8 | *rxdata << 8);
 800058a:	683b      	ldr	r3, [r7, #0]
 800058c:	881b      	ldrh	r3, [r3, #0]
 800058e:	0a1b      	lsrs	r3, r3, #8
 8000590:	b29b      	uxth	r3, r3
 8000592:	b21a      	sxth	r2, r3
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	881b      	ldrh	r3, [r3, #0]
 8000598:	021b      	lsls	r3, r3, #8
 800059a:	b21b      	sxth	r3, r3
 800059c:	4313      	orrs	r3, r2
 800059e:	b21b      	sxth	r3, r3
 80005a0:	b29a      	uxth	r2, r3
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	801a      	strh	r2, [r3, #0]
	return status;
 80005a6:	7bfb      	ldrb	r3, [r7, #15]

//	lepton_SetReg(reg);
//	return HAL_I2C_Master_Receive(dev.i2cHandle, LEPTON_I2C_ADDR, (uint8_t *)rxdata, 2, 100);

}
 80005a8:	4618      	mov	r0, r3
 80005aa:	3710      	adds	r7, #16
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	20002714 	.word	0x20002714

080005b4 <lepton_SetData>:
HAL_StatusTypeDef lepton_SetData(uint8_t *txdata, uint16_t size)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b088      	sub	sp, #32
 80005b8:	af04      	add	r7, sp, #16
 80005ba:	6078      	str	r0, [r7, #4]
 80005bc:	460b      	mov	r3, r1
 80005be:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef status;
	uint16_t *rxdata = (uint16_t *)malloc(sizeof(uint16_t));
 80005c0:	2002      	movs	r0, #2
 80005c2:	f011 f96d 	bl	80118a0 <malloc>
 80005c6:	4603      	mov	r3, r0
 80005c8:	60fb      	str	r3, [r7, #12]

	do
	{
		lepton_GetReg(0x0002, rxdata);
 80005ca:	68f9      	ldr	r1, [r7, #12]
 80005cc:	2002      	movs	r0, #2
 80005ce:	f7ff ffc7 	bl	8000560 <lepton_GetReg>
	}
	while(*rxdata & 0x01);
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	881b      	ldrh	r3, [r3, #0]
 80005d6:	f003 0301 	and.w	r3, r3, #1
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d1f5      	bne.n	80005ca <lepton_SetData+0x16>

//	HAL_I2C_Master_Transmit(dev.i2cHandle, LEPTON_I2C_ADDR, txdata, size, 100);

	// Write data, 0x0008 Data 0 Address (beginning of data block)
	status = HAL_I2C_Mem_Write(dev.i2cHandle, LEPTON_I2C_ADDR, 0x0008, 2, txdata, size, 100);
 80005de:	4b1e      	ldr	r3, [pc, #120]	; (8000658 <lepton_SetData+0xa4>)
 80005e0:	6818      	ldr	r0, [r3, #0]
 80005e2:	887b      	ldrh	r3, [r7, #2]
 80005e4:	2264      	movs	r2, #100	; 0x64
 80005e6:	9202      	str	r2, [sp, #8]
 80005e8:	9301      	str	r3, [sp, #4]
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	9300      	str	r3, [sp, #0]
 80005ee:	2302      	movs	r3, #2
 80005f0:	2208      	movs	r2, #8
 80005f2:	2154      	movs	r1, #84	; 0x54
 80005f4:	f001 ff40 	bl	8002478 <HAL_I2C_Mem_Write>
 80005f8:	4603      	mov	r3, r0
 80005fa:	72fb      	strb	r3, [r7, #11]
	if(status != HAL_OK)
 80005fc:	7afb      	ldrb	r3, [r7, #11]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d004      	beq.n	800060c <lepton_SetData+0x58>
	{
		free(rxdata);
 8000602:	68f8      	ldr	r0, [r7, #12]
 8000604:	f011 f954 	bl	80118b0 <free>
		return status;
 8000608:	7afb      	ldrb	r3, [r7, #11]
 800060a:	e021      	b.n	8000650 <lepton_SetData+0x9c>
	}

	// Write data length, 0x0006 Data Length Register
	size = size >> 1;
 800060c:	887b      	ldrh	r3, [r7, #2]
 800060e:	085b      	lsrs	r3, r3, #1
 8000610:	b29b      	uxth	r3, r3
 8000612:	807b      	strh	r3, [r7, #2]
	size = (size >> 8 | size << 8);
 8000614:	887b      	ldrh	r3, [r7, #2]
 8000616:	0a1b      	lsrs	r3, r3, #8
 8000618:	b29b      	uxth	r3, r3
 800061a:	b21a      	sxth	r2, r3
 800061c:	887b      	ldrh	r3, [r7, #2]
 800061e:	021b      	lsls	r3, r3, #8
 8000620:	b21b      	sxth	r3, r3
 8000622:	4313      	orrs	r3, r2
 8000624:	b21b      	sxth	r3, r3
 8000626:	b29b      	uxth	r3, r3
 8000628:	807b      	strh	r3, [r7, #2]
	status = HAL_I2C_Mem_Write(dev.i2cHandle, LEPTON_I2C_ADDR, 0x0006, 2, (uint8_t *)&size, 2, 100);
 800062a:	4b0b      	ldr	r3, [pc, #44]	; (8000658 <lepton_SetData+0xa4>)
 800062c:	6818      	ldr	r0, [r3, #0]
 800062e:	2364      	movs	r3, #100	; 0x64
 8000630:	9302      	str	r3, [sp, #8]
 8000632:	2302      	movs	r3, #2
 8000634:	9301      	str	r3, [sp, #4]
 8000636:	1cbb      	adds	r3, r7, #2
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	2302      	movs	r3, #2
 800063c:	2206      	movs	r2, #6
 800063e:	2154      	movs	r1, #84	; 0x54
 8000640:	f001 ff1a 	bl	8002478 <HAL_I2C_Mem_Write>
 8000644:	4603      	mov	r3, r0
 8000646:	72fb      	strb	r3, [r7, #11]

	free(rxdata);
 8000648:	68f8      	ldr	r0, [r7, #12]
 800064a:	f011 f931 	bl	80118b0 <free>
	return status;
 800064e:	7afb      	ldrb	r3, [r7, #11]
}
 8000650:	4618      	mov	r0, r3
 8000652:	3710      	adds	r7, #16
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20002714 	.word	0x20002714

0800065c <lepton_command>:
//	*rxdata = (*rxdata >> 8 | *rxdata << 8);
	return status;
}

HAL_StatusTypeDef lepton_command(uint16_t cmd)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b088      	sub	sp, #32
 8000660:	af04      	add	r7, sp, #16
 8000662:	4603      	mov	r3, r0
 8000664:	80fb      	strh	r3, [r7, #6]
	uint16_t *rxdata = (uint16_t *)malloc(sizeof(uint16_t));
 8000666:	2002      	movs	r0, #2
 8000668:	f011 f91a 	bl	80118a0 <malloc>
 800066c:	4603      	mov	r3, r0
 800066e:	60fb      	str	r3, [r7, #12]

	do
	{
		lepton_GetReg(0x02, rxdata);
 8000670:	68f9      	ldr	r1, [r7, #12]
 8000672:	2002      	movs	r0, #2
 8000674:	f7ff ff74 	bl	8000560 <lepton_GetReg>
	}
	while(*rxdata & 0x01);
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	881b      	ldrh	r3, [r3, #0]
 800067c:	f003 0301 	and.w	r3, r3, #1
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1f5      	bne.n	8000670 <lepton_command+0x14>

	free(rxdata);
 8000684:	68f8      	ldr	r0, [r7, #12]
 8000686:	f011 f913 	bl	80118b0 <free>
	cmd = (cmd >> 8 | cmd << 8);
 800068a:	88fb      	ldrh	r3, [r7, #6]
 800068c:	0a1b      	lsrs	r3, r3, #8
 800068e:	b29b      	uxth	r3, r3
 8000690:	b21a      	sxth	r2, r3
 8000692:	88fb      	ldrh	r3, [r7, #6]
 8000694:	021b      	lsls	r3, r3, #8
 8000696:	b21b      	sxth	r3, r3
 8000698:	4313      	orrs	r3, r2
 800069a:	b21b      	sxth	r3, r3
 800069c:	b29b      	uxth	r3, r3
 800069e:	80fb      	strh	r3, [r7, #6]
	return HAL_I2C_Mem_Write(dev.i2cHandle, LEPTON_I2C_ADDR, 0x0004, 2, (uint8_t *)&cmd, 2, 100);
 80006a0:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <lepton_command+0x68>)
 80006a2:	6818      	ldr	r0, [r3, #0]
 80006a4:	2364      	movs	r3, #100	; 0x64
 80006a6:	9302      	str	r3, [sp, #8]
 80006a8:	2302      	movs	r3, #2
 80006aa:	9301      	str	r3, [sp, #4]
 80006ac:	1dbb      	adds	r3, r7, #6
 80006ae:	9300      	str	r3, [sp, #0]
 80006b0:	2302      	movs	r3, #2
 80006b2:	2204      	movs	r2, #4
 80006b4:	2154      	movs	r1, #84	; 0x54
 80006b6:	f001 fedf 	bl	8002478 <HAL_I2C_Mem_Write>
 80006ba:	4603      	mov	r3, r0
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20002714 	.word	0x20002714

080006c8 <lepton_vsync>:
	/* 0x0E00 (RAD Module ID) + 0x10 (Command Base - Ctrl enable) + 0x01 (Set) + 0x4000 (Protection Bit) = 0x4E11 */
	return lepton_command(0x4E11);
}

HAL_StatusTypeDef lepton_vsync(bool vsync_enabled)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	71fb      	strb	r3, [r7, #7]
	uint8_t *data = (uint8_t *)malloc(4*sizeof(uint8_t));
 80006d2:	2004      	movs	r0, #4
 80006d4:	f011 f8e4 	bl	80118a0 <malloc>
 80006d8:	4603      	mov	r3, r0
 80006da:	60bb      	str	r3, [r7, #8]
		for(int i=0; i<4; i++)
 80006dc:	2300      	movs	r3, #0
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	e007      	b.n	80006f2 <lepton_vsync+0x2a>
		{
			data[i] = 0x00;
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	68ba      	ldr	r2, [r7, #8]
 80006e6:	4413      	add	r3, r2
 80006e8:	2200      	movs	r2, #0
 80006ea:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<4; i++)
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	3301      	adds	r3, #1
 80006f0:	60fb      	str	r3, [r7, #12]
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	2b03      	cmp	r3, #3
 80006f6:	ddf4      	ble.n	80006e2 <lepton_vsync+0x1a>
		}

		if(vsync_enabled) data[1] = 0x05;
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d003      	beq.n	8000706 <lepton_vsync+0x3e>
 80006fe:	68bb      	ldr	r3, [r7, #8]
 8000700:	3301      	adds	r3, #1
 8000702:	2205      	movs	r2, #5
 8000704:	701a      	strb	r2, [r3, #0]

		lepton_SetData(data, 4);
 8000706:	2104      	movs	r1, #4
 8000708:	68b8      	ldr	r0, [r7, #8]
 800070a:	f7ff ff53 	bl	80005b4 <lepton_SetData>
		free(data);
 800070e:	68b8      	ldr	r0, [r7, #8]
 8000710:	f011 f8ce 	bl	80118b0 <free>

		/* 0x0800 (OEM Module ID) + 0x54 (Command Base - Ctrl enable) + 0x01 (Set) + 0x4000 (Protection Bit) = 0x4855 */
		return lepton_command(0x4855);
 8000714:	f644 0055 	movw	r0, #18517	; 0x4855
 8000718:	f7ff ffa0 	bl	800065c <lepton_command>
 800071c:	4603      	mov	r3, r0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3710      	adds	r7, #16
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
	...

08000728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072e:	f000 fe1d 	bl	800136c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000732:	f000 f851 	bl	80007d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000736:	f000 f975 	bl	8000a24 <MX_GPIO_Init>
  MX_DMA_Init();
 800073a:	f000 f94b 	bl	80009d4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800073e:	f000 f91d 	bl	800097c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000742:	f000 f8b5 	bl	80008b0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000746:	f000 f8e1 	bl	800090c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  MX_USB_DEVICE_Init();
 800074a:	f010 faed 	bl	8010d28 <MX_USB_DEVICE_Init>

  SEGGER_SYSVIEW_Conf();					/* Configure and initialize SystemView */
 800074e:	f00e fc41 	bl	800efd4 <SEGGER_SYSVIEW_Conf>
  vSetVarulMaxPRIGROUPValue();
 8000752:	f00e fa01 	bl	800eb58 <vSetVarulMaxPRIGROUPValue>
  SEGGER_SYSVIEW_Start();
 8000756:	f00f fd1b 	bl	8010190 <SEGGER_SYSVIEW_Start>

  lepton_Init(&hi2c1, &hspi1, &huart2, SPI1_CS_GPIO_Port, SPI1_CS_Pin);
 800075a:	2340      	movs	r3, #64	; 0x40
 800075c:	9300      	str	r3, [sp, #0]
 800075e:	4b12      	ldr	r3, [pc, #72]	; (80007a8 <main+0x80>)
 8000760:	4a12      	ldr	r2, [pc, #72]	; (80007ac <main+0x84>)
 8000762:	4913      	ldr	r1, [pc, #76]	; (80007b0 <main+0x88>)
 8000764:	4813      	ldr	r0, [pc, #76]	; (80007b4 <main+0x8c>)
 8000766:	f7ff fedd 	bl	8000524 <lepton_Init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800076a:	f00a fbdb 	bl	800af24 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  FramePoolHandle = osMemoryPoolNew(MEMPOOL_OBJECTS, FRAME_SIZE_U8, &FramePool_attributes);
 800076e:	4a12      	ldr	r2, [pc, #72]	; (80007b8 <main+0x90>)
 8000770:	f242 6170 	movw	r1, #9840	; 0x2670
 8000774:	2004      	movs	r0, #4
 8000776:	f00a fda1 	bl	800b2bc <osMemoryPoolNew>
 800077a:	4603      	mov	r3, r0
 800077c:	4a0f      	ldr	r2, [pc, #60]	; (80007bc <main+0x94>)
 800077e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of uartTx */
  uartTxHandle = osThreadNew(prvPrintImageTask, NULL, &uartTx_attributes);
 8000780:	4a0f      	ldr	r2, [pc, #60]	; (80007c0 <main+0x98>)
 8000782:	2100      	movs	r1, #0
 8000784:	480f      	ldr	r0, [pc, #60]	; (80007c4 <main+0x9c>)
 8000786:	f00a fc17 	bl	800afb8 <osThreadNew>
 800078a:	4603      	mov	r3, r0
 800078c:	4a0e      	ldr	r2, [pc, #56]	; (80007c8 <main+0xa0>)
 800078e:	6013      	str	r3, [r2, #0]

  /* creation of VoSPI */
  VoSPIHandle = osThreadNew(prvCaptureFramesTask, NULL, &VoSPI_attributes);
 8000790:	4a0e      	ldr	r2, [pc, #56]	; (80007cc <main+0xa4>)
 8000792:	2100      	movs	r1, #0
 8000794:	480e      	ldr	r0, [pc, #56]	; (80007d0 <main+0xa8>)
 8000796:	f00a fc0f 	bl	800afb8 <osThreadNew>
 800079a:	4603      	mov	r3, r0
 800079c:	4a0d      	ldr	r2, [pc, #52]	; (80007d4 <main+0xac>)
 800079e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80007a0:	f00a fbe4 	bl	800af6c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007a4:	e7fe      	b.n	80007a4 <main+0x7c>
 80007a6:	bf00      	nop
 80007a8:	40020400 	.word	0x40020400
 80007ac:	20002894 	.word	0x20002894
 80007b0:	2000277c 	.word	0x2000277c
 80007b4:	20002728 	.word	0x20002728
 80007b8:	08011d84 	.word	0x08011d84
 80007bc:	2000c2a4 	.word	0x2000c2a4
 80007c0:	08011d3c 	.word	0x08011d3c
 80007c4:	08000bdd 	.word	0x08000bdd
 80007c8:	200028d8 	.word	0x200028d8
 80007cc:	08011d60 	.word	0x08011d60
 80007d0:	08000c7d 	.word	0x08000c7d
 80007d4:	200028dc 	.word	0x200028dc

080007d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b094      	sub	sp, #80	; 0x50
 80007dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007de:	f107 031c 	add.w	r3, r7, #28
 80007e2:	2234      	movs	r2, #52	; 0x34
 80007e4:	2100      	movs	r1, #0
 80007e6:	4618      	mov	r0, r3
 80007e8:	f011 f888 	bl	80118fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ec:	f107 0308 	add.w	r3, r7, #8
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fc:	2300      	movs	r3, #0
 80007fe:	607b      	str	r3, [r7, #4]
 8000800:	4b29      	ldr	r3, [pc, #164]	; (80008a8 <SystemClock_Config+0xd0>)
 8000802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000804:	4a28      	ldr	r2, [pc, #160]	; (80008a8 <SystemClock_Config+0xd0>)
 8000806:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800080a:	6413      	str	r3, [r2, #64]	; 0x40
 800080c:	4b26      	ldr	r3, [pc, #152]	; (80008a8 <SystemClock_Config+0xd0>)
 800080e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000810:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000818:	2300      	movs	r3, #0
 800081a:	603b      	str	r3, [r7, #0]
 800081c:	4b23      	ldr	r3, [pc, #140]	; (80008ac <SystemClock_Config+0xd4>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a22      	ldr	r2, [pc, #136]	; (80008ac <SystemClock_Config+0xd4>)
 8000822:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000826:	6013      	str	r3, [r2, #0]
 8000828:	4b20      	ldr	r3, [pc, #128]	; (80008ac <SystemClock_Config+0xd4>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000830:	603b      	str	r3, [r7, #0]
 8000832:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000834:	2301      	movs	r3, #1
 8000836:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000838:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800083c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800083e:	2302      	movs	r3, #2
 8000840:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000842:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000846:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000848:	2304      	movs	r3, #4
 800084a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 800084c:	23a8      	movs	r3, #168	; 0xa8
 800084e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000850:	2302      	movs	r3, #2
 8000852:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000854:	2307      	movs	r3, #7
 8000856:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000858:	2302      	movs	r3, #2
 800085a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4618      	mov	r0, r3
 8000862:	f004 fdf3 	bl	800544c <HAL_RCC_OscConfig>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800086c:	f000 fab8 	bl	8000de0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000870:	230f      	movs	r3, #15
 8000872:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000874:	2302      	movs	r3, #2
 8000876:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000878:	2300      	movs	r3, #0
 800087a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800087c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000880:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000882:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000886:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000888:	f107 0308 	add.w	r3, r7, #8
 800088c:	2105      	movs	r1, #5
 800088e:	4618      	mov	r0, r3
 8000890:	f003 ff36 	bl	8004700 <HAL_RCC_ClockConfig>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800089a:	f000 faa1 	bl	8000de0 <Error_Handler>
  }
}
 800089e:	bf00      	nop
 80008a0:	3750      	adds	r7, #80	; 0x50
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40023800 	.word	0x40023800
 80008ac:	40007000 	.word	0x40007000

080008b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008b4:	4b12      	ldr	r3, [pc, #72]	; (8000900 <MX_I2C1_Init+0x50>)
 80008b6:	4a13      	ldr	r2, [pc, #76]	; (8000904 <MX_I2C1_Init+0x54>)
 80008b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80008ba:	4b11      	ldr	r3, [pc, #68]	; (8000900 <MX_I2C1_Init+0x50>)
 80008bc:	4a12      	ldr	r2, [pc, #72]	; (8000908 <MX_I2C1_Init+0x58>)
 80008be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008c0:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <MX_I2C1_Init+0x50>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008c6:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <MX_I2C1_Init+0x50>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008cc:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <MX_I2C1_Init+0x50>)
 80008ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80008d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008d4:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <MX_I2C1_Init+0x50>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008da:	4b09      	ldr	r3, [pc, #36]	; (8000900 <MX_I2C1_Init+0x50>)
 80008dc:	2200      	movs	r2, #0
 80008de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008e0:	4b07      	ldr	r3, [pc, #28]	; (8000900 <MX_I2C1_Init+0x50>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008e6:	4b06      	ldr	r3, [pc, #24]	; (8000900 <MX_I2C1_Init+0x50>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008ec:	4804      	ldr	r0, [pc, #16]	; (8000900 <MX_I2C1_Init+0x50>)
 80008ee:	f001 fc7f 	bl	80021f0 <HAL_I2C_Init>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008f8:	f000 fa72 	bl	8000de0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	20002728 	.word	0x20002728
 8000904:	40005400 	.word	0x40005400
 8000908:	000186a0 	.word	0x000186a0

0800090c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000910:	4b18      	ldr	r3, [pc, #96]	; (8000974 <MX_SPI1_Init+0x68>)
 8000912:	4a19      	ldr	r2, [pc, #100]	; (8000978 <MX_SPI1_Init+0x6c>)
 8000914:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000916:	4b17      	ldr	r3, [pc, #92]	; (8000974 <MX_SPI1_Init+0x68>)
 8000918:	f44f 7282 	mov.w	r2, #260	; 0x104
 800091c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800091e:	4b15      	ldr	r3, [pc, #84]	; (8000974 <MX_SPI1_Init+0x68>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000924:	4b13      	ldr	r3, [pc, #76]	; (8000974 <MX_SPI1_Init+0x68>)
 8000926:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800092a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800092c:	4b11      	ldr	r3, [pc, #68]	; (8000974 <MX_SPI1_Init+0x68>)
 800092e:	2202      	movs	r2, #2
 8000930:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000932:	4b10      	ldr	r3, [pc, #64]	; (8000974 <MX_SPI1_Init+0x68>)
 8000934:	2201      	movs	r2, #1
 8000936:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000938:	4b0e      	ldr	r3, [pc, #56]	; (8000974 <MX_SPI1_Init+0x68>)
 800093a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800093e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000940:	4b0c      	ldr	r3, [pc, #48]	; (8000974 <MX_SPI1_Init+0x68>)
 8000942:	2208      	movs	r2, #8
 8000944:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000946:	4b0b      	ldr	r3, [pc, #44]	; (8000974 <MX_SPI1_Init+0x68>)
 8000948:	2200      	movs	r2, #0
 800094a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800094c:	4b09      	ldr	r3, [pc, #36]	; (8000974 <MX_SPI1_Init+0x68>)
 800094e:	2200      	movs	r2, #0
 8000950:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000952:	4b08      	ldr	r3, [pc, #32]	; (8000974 <MX_SPI1_Init+0x68>)
 8000954:	2200      	movs	r2, #0
 8000956:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000958:	4b06      	ldr	r3, [pc, #24]	; (8000974 <MX_SPI1_Init+0x68>)
 800095a:	220a      	movs	r2, #10
 800095c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800095e:	4805      	ldr	r0, [pc, #20]	; (8000974 <MX_SPI1_Init+0x68>)
 8000960:	f005 f812 	bl	8005988 <HAL_SPI_Init>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800096a:	f000 fa39 	bl	8000de0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	2000277c 	.word	0x2000277c
 8000978:	40013000 	.word	0x40013000

0800097c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000980:	4b11      	ldr	r3, [pc, #68]	; (80009c8 <MX_USART2_UART_Init+0x4c>)
 8000982:	4a12      	ldr	r2, [pc, #72]	; (80009cc <MX_USART2_UART_Init+0x50>)
 8000984:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 2000000;
 8000986:	4b10      	ldr	r3, [pc, #64]	; (80009c8 <MX_USART2_UART_Init+0x4c>)
 8000988:	4a11      	ldr	r2, [pc, #68]	; (80009d0 <MX_USART2_UART_Init+0x54>)
 800098a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800098c:	4b0e      	ldr	r3, [pc, #56]	; (80009c8 <MX_USART2_UART_Init+0x4c>)
 800098e:	2200      	movs	r2, #0
 8000990:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000992:	4b0d      	ldr	r3, [pc, #52]	; (80009c8 <MX_USART2_UART_Init+0x4c>)
 8000994:	2200      	movs	r2, #0
 8000996:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000998:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <MX_USART2_UART_Init+0x4c>)
 800099a:	2200      	movs	r2, #0
 800099c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800099e:	4b0a      	ldr	r3, [pc, #40]	; (80009c8 <MX_USART2_UART_Init+0x4c>)
 80009a0:	220c      	movs	r2, #12
 80009a2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009a4:	4b08      	ldr	r3, [pc, #32]	; (80009c8 <MX_USART2_UART_Init+0x4c>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 80009aa:	4b07      	ldr	r3, [pc, #28]	; (80009c8 <MX_USART2_UART_Init+0x4c>)
 80009ac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80009b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009b2:	4805      	ldr	r0, [pc, #20]	; (80009c8 <MX_USART2_UART_Init+0x4c>)
 80009b4:	f005 ff1a 	bl	80067ec <HAL_UART_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80009be:	f000 fa0f 	bl	8000de0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	20002894 	.word	0x20002894
 80009cc:	40004400 	.word	0x40004400
 80009d0:	001e8480 	.word	0x001e8480

080009d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	607b      	str	r3, [r7, #4]
 80009de:	4b10      	ldr	r3, [pc, #64]	; (8000a20 <MX_DMA_Init+0x4c>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e2:	4a0f      	ldr	r2, [pc, #60]	; (8000a20 <MX_DMA_Init+0x4c>)
 80009e4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009e8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ea:	4b0d      	ldr	r3, [pc, #52]	; (8000a20 <MX_DMA_Init+0x4c>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009f2:	607b      	str	r3, [r7, #4]
 80009f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80009f6:	2200      	movs	r2, #0
 80009f8:	2105      	movs	r1, #5
 80009fa:	2038      	movs	r0, #56	; 0x38
 80009fc:	f000 fdf8 	bl	80015f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000a00:	2038      	movs	r0, #56	; 0x38
 8000a02:	f000 fe11 	bl	8001628 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2105      	movs	r1, #5
 8000a0a:	203b      	movs	r0, #59	; 0x3b
 8000a0c:	f000 fdf0 	bl	80015f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000a10:	203b      	movs	r0, #59	; 0x3b
 8000a12:	f000 fe09 	bl	8001628 <HAL_NVIC_EnableIRQ>

}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800

08000a24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08a      	sub	sp, #40	; 0x28
 8000a28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2a:	f107 0314 	add.w	r3, r7, #20
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
 8000a36:	60da      	str	r2, [r3, #12]
 8000a38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	613b      	str	r3, [r7, #16]
 8000a3e:	4b43      	ldr	r3, [pc, #268]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	4a42      	ldr	r2, [pc, #264]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000a44:	f043 0304 	orr.w	r3, r3, #4
 8000a48:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4a:	4b40      	ldr	r3, [pc, #256]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	f003 0304 	and.w	r3, r3, #4
 8000a52:	613b      	str	r3, [r7, #16]
 8000a54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	60fb      	str	r3, [r7, #12]
 8000a5a:	4b3c      	ldr	r3, [pc, #240]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5e:	4a3b      	ldr	r2, [pc, #236]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000a60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a64:	6313      	str	r3, [r2, #48]	; 0x30
 8000a66:	4b39      	ldr	r3, [pc, #228]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	60bb      	str	r3, [r7, #8]
 8000a76:	4b35      	ldr	r3, [pc, #212]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	4a34      	ldr	r2, [pc, #208]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000a7c:	f043 0301 	orr.w	r3, r3, #1
 8000a80:	6313      	str	r3, [r2, #48]	; 0x30
 8000a82:	4b32      	ldr	r3, [pc, #200]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	60bb      	str	r3, [r7, #8]
 8000a8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	607b      	str	r3, [r7, #4]
 8000a92:	4b2e      	ldr	r3, [pc, #184]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	4a2d      	ldr	r2, [pc, #180]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000a98:	f043 0302 	orr.w	r3, r3, #2
 8000a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9e:	4b2b      	ldr	r3, [pc, #172]	; (8000b4c <MX_GPIO_Init+0x128>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FLIR_PWR_DWN_L_Pin|FLIR_RESET_L_Pin, GPIO_PIN_RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8000ab0:	4827      	ldr	r0, [pc, #156]	; (8000b50 <MX_GPIO_Init+0x12c>)
 8000ab2:	f001 fb6b 	bl	800218c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	2140      	movs	r1, #64	; 0x40
 8000aba:	4826      	ldr	r0, [pc, #152]	; (8000b54 <MX_GPIO_Init+0x130>)
 8000abc:	f001 fb66 	bl	800218c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ac0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ac6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000aca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 0314 	add.w	r3, r7, #20
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	481e      	ldr	r0, [pc, #120]	; (8000b50 <MX_GPIO_Init+0x12c>)
 8000ad8:	f001 f9c4 	bl	8001e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLIR_VSYNC_Pin */
  GPIO_InitStruct.Pin = FLIR_VSYNC_Pin;
 8000adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ae0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ae2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ae6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(FLIR_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4619      	mov	r1, r3
 8000af2:	4818      	ldr	r0, [pc, #96]	; (8000b54 <MX_GPIO_Init+0x130>)
 8000af4:	f001 f9b6 	bl	8001e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLIR_PWR_DWN_L_Pin FLIR_RESET_L_Pin */
  GPIO_InitStruct.Pin = FLIR_PWR_DWN_L_Pin|FLIR_RESET_L_Pin;
 8000af8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000afc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afe:	2301      	movs	r3, #1
 8000b00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b02:	2300      	movs	r3, #0
 8000b04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b06:	2300      	movs	r3, #0
 8000b08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b0a:	f107 0314 	add.w	r3, r7, #20
 8000b0e:	4619      	mov	r1, r3
 8000b10:	480f      	ldr	r0, [pc, #60]	; (8000b50 <MX_GPIO_Init+0x12c>)
 8000b12:	f001 f9a7 	bl	8001e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000b16:	2340      	movs	r3, #64	; 0x40
 8000b18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b22:	2300      	movs	r3, #0
 8000b24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000b26:	f107 0314 	add.w	r3, r7, #20
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4809      	ldr	r0, [pc, #36]	; (8000b54 <MX_GPIO_Init+0x130>)
 8000b2e:	f001 f999 	bl	8001e64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000b32:	2200      	movs	r2, #0
 8000b34:	2105      	movs	r1, #5
 8000b36:	2028      	movs	r0, #40	; 0x28
 8000b38:	f000 fd5a 	bl	80015f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b3c:	2028      	movs	r0, #40	; 0x28
 8000b3e:	f000 fd73 	bl	8001628 <HAL_NVIC_EnableIRQ>

}
 8000b42:	bf00      	nop
 8000b44:	3728      	adds	r7, #40	; 0x28
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40023800 	.word	0x40023800
 8000b50:	40020800 	.word	0x40020800
 8000b54:	40020400 	.word	0x40020400

08000b58 <HAL_GPIO_EXTI_Callback>:
 * memory pool. If memory allocation is successful, it starts a DMA
 * transfer to receive data from the hspi1 peripheral and disables the
 * EXTI15_10_IRQn interrupt.
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	80fb      	strh	r3, [r7, #6]
	SEGGER_SYSVIEW_RecordEnterISR();
 8000b62:	f00f fddd 	bl	8010720 <SEGGER_SYSVIEW_RecordEnterISR>
	if (GPIO_Pin == FLIR_VSYNC_Pin)
 8000b66:	88fb      	ldrh	r3, [r7, #6]
 8000b68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b6c:	d115      	bne.n	8000b9a <HAL_GPIO_EXTI_Callback+0x42>
	{
		current_frame = (lepton_frame *)osMemoryPoolAlloc(FramePoolHandle, 0U);
 8000b6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ba8 <HAL_GPIO_EXTI_Callback+0x50>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2100      	movs	r1, #0
 8000b74:	4618      	mov	r0, r3
 8000b76:	f00a fc77 	bl	800b468 <osMemoryPoolAlloc>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	4a0b      	ldr	r2, [pc, #44]	; (8000bac <HAL_GPIO_EXTI_Callback+0x54>)
 8000b7e:	6013      	str	r3, [r2, #0]
		if(current_frame != NULL)
 8000b80:	4b0a      	ldr	r3, [pc, #40]	; (8000bac <HAL_GPIO_EXTI_Callback+0x54>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d008      	beq.n	8000b9a <HAL_GPIO_EXTI_Callback+0x42>
		{
			osThreadFlagsSet(VoSPIHandle, 0x1U);
 8000b88:	4b09      	ldr	r3, [pc, #36]	; (8000bb0 <HAL_GPIO_EXTI_Callback+0x58>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f00a faa4 	bl	800b0dc <osThreadFlagsSet>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8000b94:	2028      	movs	r0, #40	; 0x28
 8000b96:	f000 fd55 	bl	8001644 <HAL_NVIC_DisableIRQ>
		}
	}
	SEGGER_SYSVIEW_RecordExitISR();
 8000b9a:	f00f fe03 	bl	80107a4 <SEGGER_SYSVIEW_RecordExitISR>
}
 8000b9e:	bf00      	nop
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	2000c2a4 	.word	0x2000c2a4
 8000bac:	2000c2a8 	.word	0x2000c2a8
 8000bb0:	200028dc 	.word	0x200028dc

08000bb4 <HAL_SPI_RxCpltCallback>:
 * @brief
 *
 * @param hspi
 */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
	SEGGER_SYSVIEW_RecordEnterISR();
 8000bbc:	f00f fdb0 	bl	8010720 <SEGGER_SYSVIEW_RecordEnterISR>
	osThreadFlagsSet(VoSPIHandle, 0x2U);
 8000bc0:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <HAL_SPI_RxCpltCallback+0x24>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2102      	movs	r1, #2
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f00a fa88 	bl	800b0dc <osThreadFlagsSet>
	SEGGER_SYSVIEW_RecordExitISR();
 8000bcc:	f00f fdea 	bl	80107a4 <SEGGER_SYSVIEW_RecordExitISR>
}
 8000bd0:	bf00      	nop
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	200028dc 	.word	0x200028dc

08000bdc <prvPrintImageTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_prvPrintImageTask */
void prvPrintImageTask(void *argument)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]

	/* Infinite loop */
	for(;;)
	{
		/* Wait for completed frame */
		osThreadFlagsWait(0x1U, osFlagsWaitAny, osWaitForever);
 8000be4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000be8:	2100      	movs	r1, #0
 8000bea:	2001      	movs	r0, #1
 8000bec:	f00a faca 	bl	800b184 <osThreadFlagsWait>

		for(int i = 0; i < 60; i++)
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	e017      	b.n	8000c26 <prvPrintImageTask+0x4a>
		{
			memcpy((void *)&frame_packet[2 + (i*80)], (void *)complete_frame->y16[i].data, 160);
 8000bf6:	68fa      	ldr	r2, [r7, #12]
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	009b      	lsls	r3, r3, #2
 8000bfc:	4413      	add	r3, r2
 8000bfe:	011b      	lsls	r3, r3, #4
 8000c00:	3302      	adds	r3, #2
 8000c02:	005b      	lsls	r3, r3, #1
 8000c04:	4a18      	ldr	r2, [pc, #96]	; (8000c68 <prvPrintImageTask+0x8c>)
 8000c06:	1898      	adds	r0, r3, r2
 8000c08:	4b18      	ldr	r3, [pc, #96]	; (8000c6c <prvPrintImageTask+0x90>)
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	21a4      	movs	r1, #164	; 0xa4
 8000c10:	fb01 f303 	mul.w	r3, r1, r3
 8000c14:	4413      	add	r3, r2
 8000c16:	3304      	adds	r3, #4
 8000c18:	22a0      	movs	r2, #160	; 0xa0
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	f010 fe60 	bl	80118e0 <memcpy>
		for(int i = 0; i < 60; i++)
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	3301      	adds	r3, #1
 8000c24:	60fb      	str	r3, [r7, #12]
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	2b3b      	cmp	r3, #59	; 0x3b
 8000c2a:	dde4      	ble.n	8000bf6 <prvPrintImageTask+0x1a>
		}

		osMemoryPoolFree(FramePoolHandle, complete_frame);
 8000c2c:	4b10      	ldr	r3, [pc, #64]	; (8000c70 <prvPrintImageTask+0x94>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a0e      	ldr	r2, [pc, #56]	; (8000c6c <prvPrintImageTask+0x90>)
 8000c32:	6812      	ldr	r2, [r2, #0]
 8000c34:	4611      	mov	r1, r2
 8000c36:	4618      	mov	r0, r3
 8000c38:	f00a fc8c 	bl	800b554 <osMemoryPoolFree>
		complete_frame = NULL;
 8000c3c:	4b0b      	ldr	r3, [pc, #44]	; (8000c6c <prvPrintImageTask+0x90>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]


		/* Transmit frame */
		if (hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED)
 8000c42:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <prvPrintImageTask+0x98>)
 8000c44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	2b03      	cmp	r3, #3
 8000c4c:	d104      	bne.n	8000c58 <prvPrintImageTask+0x7c>
		{
			CDC_Transmit_FS((uint8_t *)frame_packet, (FRAME_SIZE_U8 + 4));
 8000c4e:	f242 6174 	movw	r1, #9844	; 0x2674
 8000c52:	4805      	ldr	r0, [pc, #20]	; (8000c68 <prvPrintImageTask+0x8c>)
 8000c54:	f010 f926 	bl	8010ea4 <CDC_Transmit_FS>
		}


		__HAL_GPIO_EXTI_CLEAR_IT(EXTI15_10_IRQn);
 8000c58:	4b07      	ldr	r3, [pc, #28]	; (8000c78 <prvPrintImageTask+0x9c>)
 8000c5a:	2228      	movs	r2, #40	; 0x28
 8000c5c:	615a      	str	r2, [r3, #20]
		HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c5e:	2028      	movs	r0, #40	; 0x28
 8000c60:	f000 fce2 	bl	8001628 <HAL_NVIC_EnableIRQ>
		osThreadFlagsWait(0x1U, osFlagsWaitAny, osWaitForever);
 8000c64:	e7be      	b.n	8000be4 <prvPrintImageTask+0x8>
 8000c66:	bf00      	nop
 8000c68:	20000000 	.word	0x20000000
 8000c6c:	2000c2ac 	.word	0x2000c2ac
 8000c70:	2000c2a4 	.word	0x2000c2a4
 8000c74:	2001178c 	.word	0x2001178c
 8000c78:	40013c00 	.word	0x40013c00

08000c7c <prvCaptureFramesTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_prvCaptureFramesTask */
void prvCaptureFramesTask(void *argument)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN prvCaptureFramesTask */


	HAL_Delay(100);
 8000c84:	2064      	movs	r0, #100	; 0x64
 8000c86:	f000 fbb3 	bl	80013f0 <HAL_Delay>
	HAL_GPIO_WritePin(FLIR_PWR_DWN_L_GPIO_Port, FLIR_PWR_DWN_L_Pin, GPIO_PIN_SET);
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	2140      	movs	r1, #64	; 0x40
 8000c8e:	4842      	ldr	r0, [pc, #264]	; (8000d98 <prvCaptureFramesTask+0x11c>)
 8000c90:	f001 fa7c 	bl	800218c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000c94:	2064      	movs	r0, #100	; 0x64
 8000c96:	f000 fbab 	bl	80013f0 <HAL_Delay>
	HAL_GPIO_WritePin(FLIR_RESET_L_GPIO_Port, FLIR_RESET_L_Pin, GPIO_PIN_SET);
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ca0:	483d      	ldr	r0, [pc, #244]	; (8000d98 <prvCaptureFramesTask+0x11c>)
 8000ca2:	f001 fa73 	bl	800218c <HAL_GPIO_WritePin>
	HAL_Delay(5000);
 8000ca6:	f241 3088 	movw	r0, #5000	; 0x1388
 8000caa:	f000 fba1 	bl	80013f0 <HAL_Delay>

	lepton_vsync(true);
 8000cae:	2001      	movs	r0, #1
 8000cb0:	f7ff fd0a 	bl	80006c8 <lepton_vsync>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2140      	movs	r1, #64	; 0x40
 8000cb8:	4838      	ldr	r0, [pc, #224]	; (8000d9c <prvCaptureFramesTask+0x120>)
 8000cba:	f001 fa67 	bl	800218c <HAL_GPIO_WritePin>

	/* Infinite loop */
	for(;;)
	{
		osThreadFlagsWait(0x1U, osFlagsWaitAny, osWaitForever);
 8000cbe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	2001      	movs	r0, #1
 8000cc6:	f00a fa5d 	bl	800b184 <osThreadFlagsWait>

		HAL_SPI_Receive_DMA(&hspi1, (uint8_t *)current_frame, FRAME_SIZE_U8);
 8000cca:	4b35      	ldr	r3, [pc, #212]	; (8000da0 <prvCaptureFramesTask+0x124>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f242 6270 	movw	r2, #9840	; 0x2670
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4833      	ldr	r0, [pc, #204]	; (8000da4 <prvCaptureFramesTask+0x128>)
 8000cd6:	f004 fee1 	bl	8005a9c <HAL_SPI_Receive_DMA>

		osThreadFlagsWait(0x2U, osFlagsWaitAny, osWaitForever);
 8000cda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000cde:	2100      	movs	r1, #0
 8000ce0:	2002      	movs	r0, #2
 8000ce2:	f00a fa4f 	bl	800b184 <osThreadFlagsWait>


		if((current_frame->y16[59].header[0] & 0xff) == (FRAME_HEIGHT - 1))
 8000ce6:	4b2e      	ldr	r3, [pc, #184]	; (8000da0 <prvCaptureFramesTask+0x124>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8000cee:	f8b3 35cc 	ldrh.w	r3, [r3, #1484]	; 0x5cc
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	2b3b      	cmp	r3, #59	; 0x3b
 8000cf6:	d110      	bne.n	8000d1a <prvCaptureFramesTask+0x9e>
		{
			complete_frame = current_frame;
 8000cf8:	4b29      	ldr	r3, [pc, #164]	; (8000da0 <prvCaptureFramesTask+0x124>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a2a      	ldr	r2, [pc, #168]	; (8000da8 <prvCaptureFramesTask+0x12c>)
 8000cfe:	6013      	str	r3, [r2, #0]
			current_frame = NULL;
 8000d00:	4b27      	ldr	r3, [pc, #156]	; (8000da0 <prvCaptureFramesTask+0x124>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]

			lost_frame = 0;
 8000d06:	4b29      	ldr	r3, [pc, #164]	; (8000dac <prvCaptureFramesTask+0x130>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]

			osThreadFlagsSet(uartTxHandle, 0x1U);
 8000d0c:	4b28      	ldr	r3, [pc, #160]	; (8000db0 <prvCaptureFramesTask+0x134>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	2101      	movs	r1, #1
 8000d12:	4618      	mov	r0, r3
 8000d14:	f00a f9e2 	bl	800b0dc <osThreadFlagsSet>
 8000d18:	e7d1      	b.n	8000cbe <prvCaptureFramesTask+0x42>

		}
		else
		{
			lost_frame++;
 8000d1a:	4b24      	ldr	r3, [pc, #144]	; (8000dac <prvCaptureFramesTask+0x130>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	b2da      	uxtb	r2, r3
 8000d22:	4b22      	ldr	r3, [pc, #136]	; (8000dac <prvCaptureFramesTask+0x130>)
 8000d24:	701a      	strb	r2, [r3, #0]

			if(lost_frame > 9)
 8000d26:	4b21      	ldr	r3, [pc, #132]	; (8000dac <prvCaptureFramesTask+0x130>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	2b09      	cmp	r3, #9
 8000d2c:	d921      	bls.n	8000d72 <prvCaptureFramesTask+0xf6>
			{
				// Synchronization Lost
				osDelay(185);
 8000d2e:	20b9      	movs	r0, #185	; 0xb9
 8000d30:	f00a faa9 	bl	800b286 <osDelay>
//					HAL_SPI_Receive_DMA(&hspi1, (uint8_t *)current_frame, 1);
//					osThreadFlagsWait(0x2U, osFlagsWaitAny, osWaitForever);
//
//				} while((current_frame->y16[0].header[0] & 0xf00) == 0xf00);

				HAL_SPI_Receive_DMA(&hspi1, (uint8_t *)current_frame , FRAME_SIZE_U8);
 8000d34:	4b1a      	ldr	r3, [pc, #104]	; (8000da0 <prvCaptureFramesTask+0x124>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f242 6270 	movw	r2, #9840	; 0x2670
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4819      	ldr	r0, [pc, #100]	; (8000da4 <prvCaptureFramesTask+0x128>)
 8000d40:	f004 feac 	bl	8005a9c <HAL_SPI_Receive_DMA>

				osThreadFlagsWait(0x2U, osFlagsWaitAny, osWaitForever);
 8000d44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d48:	2100      	movs	r1, #0
 8000d4a:	2002      	movs	r0, #2
 8000d4c:	f00a fa1a 	bl	800b184 <osThreadFlagsWait>

				complete_frame = current_frame;
 8000d50:	4b13      	ldr	r3, [pc, #76]	; (8000da0 <prvCaptureFramesTask+0x124>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a14      	ldr	r2, [pc, #80]	; (8000da8 <prvCaptureFramesTask+0x12c>)
 8000d56:	6013      	str	r3, [r2, #0]
				current_frame = NULL;
 8000d58:	4b11      	ldr	r3, [pc, #68]	; (8000da0 <prvCaptureFramesTask+0x124>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	601a      	str	r2, [r3, #0]

				lost_frame = 0;
 8000d5e:	4b13      	ldr	r3, [pc, #76]	; (8000dac <prvCaptureFramesTask+0x130>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	701a      	strb	r2, [r3, #0]

				osThreadFlagsSet(uartTxHandle, 0x1U);
 8000d64:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <prvCaptureFramesTask+0x134>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	2101      	movs	r1, #1
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f00a f9b6 	bl	800b0dc <osThreadFlagsSet>
 8000d70:	e7a5      	b.n	8000cbe <prvCaptureFramesTask+0x42>
			}
			else
			{
				osMemoryPoolFree(FramePoolHandle, current_frame);
 8000d72:	4b10      	ldr	r3, [pc, #64]	; (8000db4 <prvCaptureFramesTask+0x138>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a0a      	ldr	r2, [pc, #40]	; (8000da0 <prvCaptureFramesTask+0x124>)
 8000d78:	6812      	ldr	r2, [r2, #0]
 8000d7a:	4611      	mov	r1, r2
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f00a fbe9 	bl	800b554 <osMemoryPoolFree>
				current_frame = NULL;
 8000d82:	4b07      	ldr	r3, [pc, #28]	; (8000da0 <prvCaptureFramesTask+0x124>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]

				__HAL_GPIO_EXTI_CLEAR_IT(EXTI15_10_IRQn);
 8000d88:	4b0b      	ldr	r3, [pc, #44]	; (8000db8 <prvCaptureFramesTask+0x13c>)
 8000d8a:	2228      	movs	r2, #40	; 0x28
 8000d8c:	615a      	str	r2, [r3, #20]
				HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d8e:	2028      	movs	r0, #40	; 0x28
 8000d90:	f000 fc4a 	bl	8001628 <HAL_NVIC_EnableIRQ>
		osThreadFlagsWait(0x1U, osFlagsWaitAny, osWaitForever);
 8000d94:	e793      	b.n	8000cbe <prvCaptureFramesTask+0x42>
 8000d96:	bf00      	nop
 8000d98:	40020800 	.word	0x40020800
 8000d9c:	40020400 	.word	0x40020400
 8000da0:	2000c2a8 	.word	0x2000c2a8
 8000da4:	2000277c 	.word	0x2000277c
 8000da8:	2000c2ac 	.word	0x2000c2ac
 8000dac:	2000c2a0 	.word	0x2000c2a0
 8000db0:	200028d8 	.word	0x200028d8
 8000db4:	2000c2a4 	.word	0x2000c2a4
 8000db8:	40013c00 	.word	0x40013c00

08000dbc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a04      	ldr	r2, [pc, #16]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d101      	bne.n	8000dd2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000dce:	f000 faef 	bl	80013b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40010000 	.word	0x40010000

08000de0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000de4:	b672      	cpsid	i
}
 8000de6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000de8:	e7fe      	b.n	8000de8 <Error_Handler+0x8>
	...

08000dec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	607b      	str	r3, [r7, #4]
 8000df6:	4b12      	ldr	r3, [pc, #72]	; (8000e40 <HAL_MspInit+0x54>)
 8000df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dfa:	4a11      	ldr	r2, [pc, #68]	; (8000e40 <HAL_MspInit+0x54>)
 8000dfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e00:	6453      	str	r3, [r2, #68]	; 0x44
 8000e02:	4b0f      	ldr	r3, [pc, #60]	; (8000e40 <HAL_MspInit+0x54>)
 8000e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	603b      	str	r3, [r7, #0]
 8000e12:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <HAL_MspInit+0x54>)
 8000e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e16:	4a0a      	ldr	r2, [pc, #40]	; (8000e40 <HAL_MspInit+0x54>)
 8000e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e1e:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <HAL_MspInit+0x54>)
 8000e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e26:	603b      	str	r3, [r7, #0]
 8000e28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	210f      	movs	r1, #15
 8000e2e:	f06f 0001 	mvn.w	r0, #1
 8000e32:	f000 fbdd 	bl	80015f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e36:	bf00      	nop
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40023800 	.word	0x40023800

08000e44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b08a      	sub	sp, #40	; 0x28
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4c:	f107 0314 	add.w	r3, r7, #20
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a19      	ldr	r2, [pc, #100]	; (8000ec8 <HAL_I2C_MspInit+0x84>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d12c      	bne.n	8000ec0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	613b      	str	r3, [r7, #16]
 8000e6a:	4b18      	ldr	r3, [pc, #96]	; (8000ecc <HAL_I2C_MspInit+0x88>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6e:	4a17      	ldr	r2, [pc, #92]	; (8000ecc <HAL_I2C_MspInit+0x88>)
 8000e70:	f043 0302 	orr.w	r3, r3, #2
 8000e74:	6313      	str	r3, [r2, #48]	; 0x30
 8000e76:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <HAL_I2C_MspInit+0x88>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	613b      	str	r3, [r7, #16]
 8000e80:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e82:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e88:	2312      	movs	r3, #18
 8000e8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e90:	2303      	movs	r3, #3
 8000e92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e94:	2304      	movs	r3, #4
 8000e96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	480c      	ldr	r0, [pc, #48]	; (8000ed0 <HAL_I2C_MspInit+0x8c>)
 8000ea0:	f000 ffe0 	bl	8001e64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	4b08      	ldr	r3, [pc, #32]	; (8000ecc <HAL_I2C_MspInit+0x88>)
 8000eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eac:	4a07      	ldr	r2, [pc, #28]	; (8000ecc <HAL_I2C_MspInit+0x88>)
 8000eae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000eb2:	6413      	str	r3, [r2, #64]	; 0x40
 8000eb4:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <HAL_I2C_MspInit+0x88>)
 8000eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ebc:	60fb      	str	r3, [r7, #12]
 8000ebe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ec0:	bf00      	nop
 8000ec2:	3728      	adds	r7, #40	; 0x28
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40005400 	.word	0x40005400
 8000ecc:	40023800 	.word	0x40023800
 8000ed0:	40020400 	.word	0x40020400

08000ed4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08a      	sub	sp, #40	; 0x28
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
 8000eea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a52      	ldr	r2, [pc, #328]	; (800103c <HAL_SPI_MspInit+0x168>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	f040 809e 	bne.w	8001034 <HAL_SPI_MspInit+0x160>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ef8:	2300      	movs	r3, #0
 8000efa:	613b      	str	r3, [r7, #16]
 8000efc:	4b50      	ldr	r3, [pc, #320]	; (8001040 <HAL_SPI_MspInit+0x16c>)
 8000efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f00:	4a4f      	ldr	r2, [pc, #316]	; (8001040 <HAL_SPI_MspInit+0x16c>)
 8000f02:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f06:	6453      	str	r3, [r2, #68]	; 0x44
 8000f08:	4b4d      	ldr	r3, [pc, #308]	; (8001040 <HAL_SPI_MspInit+0x16c>)
 8000f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f10:	613b      	str	r3, [r7, #16]
 8000f12:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f14:	2300      	movs	r3, #0
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	4b49      	ldr	r3, [pc, #292]	; (8001040 <HAL_SPI_MspInit+0x16c>)
 8000f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1c:	4a48      	ldr	r2, [pc, #288]	; (8001040 <HAL_SPI_MspInit+0x16c>)
 8000f1e:	f043 0301 	orr.w	r3, r3, #1
 8000f22:	6313      	str	r3, [r2, #48]	; 0x30
 8000f24:	4b46      	ldr	r3, [pc, #280]	; (8001040 <HAL_SPI_MspInit+0x16c>)
 8000f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f28:	f003 0301 	and.w	r3, r3, #1
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f30:	23e0      	movs	r3, #224	; 0xe0
 8000f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f34:	2302      	movs	r3, #2
 8000f36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f40:	2305      	movs	r3, #5
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	4619      	mov	r1, r3
 8000f4a:	483e      	ldr	r0, [pc, #248]	; (8001044 <HAL_SPI_MspInit+0x170>)
 8000f4c:	f000 ff8a 	bl	8001e64 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8000f50:	4b3d      	ldr	r3, [pc, #244]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f52:	4a3e      	ldr	r2, [pc, #248]	; (800104c <HAL_SPI_MspInit+0x178>)
 8000f54:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000f56:	4b3c      	ldr	r3, [pc, #240]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f58:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000f5c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f5e:	4b3a      	ldr	r3, [pc, #232]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f64:	4b38      	ldr	r3, [pc, #224]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f6a:	4b37      	ldr	r3, [pc, #220]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f70:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f72:	4b35      	ldr	r3, [pc, #212]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f78:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f7a:	4b33      	ldr	r3, [pc, #204]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f7c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f80:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000f82:	4b31      	ldr	r3, [pc, #196]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f88:	4b2f      	ldr	r3, [pc, #188]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000f8e:	4b2e      	ldr	r3, [pc, #184]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f90:	2204      	movs	r2, #4
 8000f92:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000f94:	4b2c      	ldr	r3, [pc, #176]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f96:	2203      	movs	r2, #3
 8000f98:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8000f9a:	4b2b      	ldr	r3, [pc, #172]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000fa0:	4b29      	ldr	r3, [pc, #164]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000fa6:	4828      	ldr	r0, [pc, #160]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000fa8:	f000 fb5a 	bl	8001660 <HAL_DMA_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <HAL_SPI_MspInit+0xe2>
    {
      Error_Handler();
 8000fb2:	f7ff ff15 	bl	8000de0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a23      	ldr	r2, [pc, #140]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000fba:	64da      	str	r2, [r3, #76]	; 0x4c
 8000fbc:	4a22      	ldr	r2, [pc, #136]	; (8001048 <HAL_SPI_MspInit+0x174>)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8000fc2:	4b23      	ldr	r3, [pc, #140]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8000fc4:	4a23      	ldr	r2, [pc, #140]	; (8001054 <HAL_SPI_MspInit+0x180>)
 8000fc6:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8000fc8:	4b21      	ldr	r3, [pc, #132]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8000fca:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000fce:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fd0:	4b1f      	ldr	r3, [pc, #124]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8000fd2:	2240      	movs	r2, #64	; 0x40
 8000fd4:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fd6:	4b1e      	ldr	r3, [pc, #120]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fdc:	4b1c      	ldr	r3, [pc, #112]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8000fde:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fe2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fe4:	4b1a      	ldr	r3, [pc, #104]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8000fe6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fea:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fec:	4b18      	ldr	r3, [pc, #96]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8000fee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ff2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ffa:	4b15      	ldr	r3, [pc, #84]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001000:	4b13      	ldr	r3, [pc, #76]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8001002:	2204      	movs	r2, #4
 8001004:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001006:	4b12      	ldr	r3, [pc, #72]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8001008:	2203      	movs	r2, #3
 800100a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800100c:	4b10      	ldr	r3, [pc, #64]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 800100e:	2200      	movs	r2, #0
 8001010:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001012:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8001014:	2200      	movs	r2, #0
 8001016:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001018:	480d      	ldr	r0, [pc, #52]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 800101a:	f000 fb21 	bl	8001660 <HAL_DMA_Init>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <HAL_SPI_MspInit+0x154>
    {
      Error_Handler();
 8001024:	f7ff fedc 	bl	8000de0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4a09      	ldr	r2, [pc, #36]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 800102c:	649a      	str	r2, [r3, #72]	; 0x48
 800102e:	4a08      	ldr	r2, [pc, #32]	; (8001050 <HAL_SPI_MspInit+0x17c>)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001034:	bf00      	nop
 8001036:	3728      	adds	r7, #40	; 0x28
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40013000 	.word	0x40013000
 8001040:	40023800 	.word	0x40023800
 8001044:	40020000 	.word	0x40020000
 8001048:	200027d4 	.word	0x200027d4
 800104c:	40026410 	.word	0x40026410
 8001050:	20002834 	.word	0x20002834
 8001054:	40026458 	.word	0x40026458

08001058 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08a      	sub	sp, #40	; 0x28
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a1d      	ldr	r2, [pc, #116]	; (80010ec <HAL_UART_MspInit+0x94>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d133      	bne.n	80010e2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	4b1c      	ldr	r3, [pc, #112]	; (80010f0 <HAL_UART_MspInit+0x98>)
 8001080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001082:	4a1b      	ldr	r2, [pc, #108]	; (80010f0 <HAL_UART_MspInit+0x98>)
 8001084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001088:	6413      	str	r3, [r2, #64]	; 0x40
 800108a:	4b19      	ldr	r3, [pc, #100]	; (80010f0 <HAL_UART_MspInit+0x98>)
 800108c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <HAL_UART_MspInit+0x98>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a14      	ldr	r2, [pc, #80]	; (80010f0 <HAL_UART_MspInit+0x98>)
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b12      	ldr	r3, [pc, #72]	; (80010f0 <HAL_UART_MspInit+0x98>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010b2:	230c      	movs	r3, #12
 80010b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b6:	2302      	movs	r3, #2
 80010b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010be:	2303      	movs	r3, #3
 80010c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010c2:	2307      	movs	r3, #7
 80010c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	4809      	ldr	r0, [pc, #36]	; (80010f4 <HAL_UART_MspInit+0x9c>)
 80010ce:	f000 fec9 	bl	8001e64 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2105      	movs	r1, #5
 80010d6:	2026      	movs	r0, #38	; 0x26
 80010d8:	f000 fa8a 	bl	80015f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010dc:	2026      	movs	r0, #38	; 0x26
 80010de:	f000 faa3 	bl	8001628 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010e2:	bf00      	nop
 80010e4:	3728      	adds	r7, #40	; 0x28
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40004400 	.word	0x40004400
 80010f0:	40023800 	.word	0x40023800
 80010f4:	40020000 	.word	0x40020000

080010f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08c      	sub	sp, #48	; 0x30
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001100:	2300      	movs	r3, #0
 8001102:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001104:	2300      	movs	r3, #0
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001108:	2300      	movs	r3, #0
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	4b2f      	ldr	r3, [pc, #188]	; (80011cc <HAL_InitTick+0xd4>)
 800110e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001110:	4a2e      	ldr	r2, [pc, #184]	; (80011cc <HAL_InitTick+0xd4>)
 8001112:	f043 0301 	orr.w	r3, r3, #1
 8001116:	6453      	str	r3, [r2, #68]	; 0x44
 8001118:	4b2c      	ldr	r3, [pc, #176]	; (80011cc <HAL_InitTick+0xd4>)
 800111a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001124:	f107 020c 	add.w	r2, r7, #12
 8001128:	f107 0310 	add.w	r3, r7, #16
 800112c:	4611      	mov	r1, r2
 800112e:	4618      	mov	r0, r3
 8001130:	f003 fc00 	bl	8004934 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001134:	f003 fbea 	bl	800490c <HAL_RCC_GetPCLK2Freq>
 8001138:	4603      	mov	r3, r0
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800113e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001140:	4a23      	ldr	r2, [pc, #140]	; (80011d0 <HAL_InitTick+0xd8>)
 8001142:	fba2 2303 	umull	r2, r3, r2, r3
 8001146:	0c9b      	lsrs	r3, r3, #18
 8001148:	3b01      	subs	r3, #1
 800114a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800114c:	4b21      	ldr	r3, [pc, #132]	; (80011d4 <HAL_InitTick+0xdc>)
 800114e:	4a22      	ldr	r2, [pc, #136]	; (80011d8 <HAL_InitTick+0xe0>)
 8001150:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001152:	4b20      	ldr	r3, [pc, #128]	; (80011d4 <HAL_InitTick+0xdc>)
 8001154:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001158:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800115a:	4a1e      	ldr	r2, [pc, #120]	; (80011d4 <HAL_InitTick+0xdc>)
 800115c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800115e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001160:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <HAL_InitTick+0xdc>)
 8001162:	2200      	movs	r2, #0
 8001164:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001166:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <HAL_InitTick+0xdc>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800116c:	4b19      	ldr	r3, [pc, #100]	; (80011d4 <HAL_InitTick+0xdc>)
 800116e:	2200      	movs	r2, #0
 8001170:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001172:	4818      	ldr	r0, [pc, #96]	; (80011d4 <HAL_InitTick+0xdc>)
 8001174:	f005 f88c 	bl	8006290 <HAL_TIM_Base_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800117e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001182:	2b00      	cmp	r3, #0
 8001184:	d11b      	bne.n	80011be <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001186:	4813      	ldr	r0, [pc, #76]	; (80011d4 <HAL_InitTick+0xdc>)
 8001188:	f005 f8dc 	bl	8006344 <HAL_TIM_Base_Start_IT>
 800118c:	4603      	mov	r3, r0
 800118e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001192:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001196:	2b00      	cmp	r3, #0
 8001198:	d111      	bne.n	80011be <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800119a:	2019      	movs	r0, #25
 800119c:	f000 fa44 	bl	8001628 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b0f      	cmp	r3, #15
 80011a4:	d808      	bhi.n	80011b8 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80011a6:	2200      	movs	r2, #0
 80011a8:	6879      	ldr	r1, [r7, #4]
 80011aa:	2019      	movs	r0, #25
 80011ac:	f000 fa20 	bl	80015f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011b0:	4a0a      	ldr	r2, [pc, #40]	; (80011dc <HAL_InitTick+0xe4>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6013      	str	r3, [r2, #0]
 80011b6:	e002      	b.n	80011be <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80011be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3730      	adds	r7, #48	; 0x30
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40023800 	.word	0x40023800
 80011d0:	431bde83 	.word	0x431bde83
 80011d4:	2000c2b0 	.word	0x2000c2b0
 80011d8:	40010000 	.word	0x40010000
 80011dc:	20002588 	.word	0x20002588

080011e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011e4:	e7fe      	b.n	80011e4 <NMI_Handler+0x4>

080011e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e6:	b480      	push	{r7}
 80011e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ea:	e7fe      	b.n	80011ea <HardFault_Handler+0x4>

080011ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f0:	e7fe      	b.n	80011f0 <MemManage_Handler+0x4>

080011f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f2:	b480      	push	{r7}
 80011f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011f6:	e7fe      	b.n	80011f6 <BusFault_Handler+0x4>

080011f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011fc:	e7fe      	b.n	80011fc <UsageFault_Handler+0x4>

080011fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011fe:	b480      	push	{r7}
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr

0800120c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001210:	4802      	ldr	r0, [pc, #8]	; (800121c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001212:	f005 f907 	bl	8006424 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	2000c2b0 	.word	0x2000c2b0

08001220 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001224:	4802      	ldr	r0, [pc, #8]	; (8001230 <USART2_IRQHandler+0x10>)
 8001226:	f005 fb2f 	bl	8006888 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	20002894 	.word	0x20002894

08001234 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FLIR_VSYNC_Pin);
 8001238:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800123c:	f000 ffc0 	bl	80021c0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001240:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001244:	f000 ffbc 	bl	80021c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}

0800124c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001250:	4802      	ldr	r0, [pc, #8]	; (800125c <DMA2_Stream0_IRQHandler+0x10>)
 8001252:	f000 fb9d 	bl	8001990 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200027d4 	.word	0x200027d4

08001260 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001264:	4802      	ldr	r0, [pc, #8]	; (8001270 <DMA2_Stream3_IRQHandler+0x10>)
 8001266:	f000 fb93 	bl	8001990 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20002834 	.word	0x20002834

08001274 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001278:	4802      	ldr	r0, [pc, #8]	; (8001284 <OTG_FS_IRQHandler+0x10>)
 800127a:	f002 f8cf 	bl	800341c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20012c68 	.word	0x20012c68

08001288 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001290:	4a14      	ldr	r2, [pc, #80]	; (80012e4 <_sbrk+0x5c>)
 8001292:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <_sbrk+0x60>)
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800129c:	4b13      	ldr	r3, [pc, #76]	; (80012ec <_sbrk+0x64>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d102      	bne.n	80012aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012a4:	4b11      	ldr	r3, [pc, #68]	; (80012ec <_sbrk+0x64>)
 80012a6:	4a12      	ldr	r2, [pc, #72]	; (80012f0 <_sbrk+0x68>)
 80012a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012aa:	4b10      	ldr	r3, [pc, #64]	; (80012ec <_sbrk+0x64>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4413      	add	r3, r2
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d207      	bcs.n	80012c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012b8:	f010 fac6 	bl	8011848 <__errno>
 80012bc:	4603      	mov	r3, r0
 80012be:	220c      	movs	r2, #12
 80012c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012c6:	e009      	b.n	80012dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012c8:	4b08      	ldr	r3, [pc, #32]	; (80012ec <_sbrk+0x64>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ce:	4b07      	ldr	r3, [pc, #28]	; (80012ec <_sbrk+0x64>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4413      	add	r3, r2
 80012d6:	4a05      	ldr	r2, [pc, #20]	; (80012ec <_sbrk+0x64>)
 80012d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012da:	68fb      	ldr	r3, [r7, #12]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3718      	adds	r7, #24
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20020000 	.word	0x20020000
 80012e8:	00000400 	.word	0x00000400
 80012ec:	2000c2f8 	.word	0x2000c2f8
 80012f0:	200133a8 	.word	0x200133a8

080012f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012f8:	4b06      	ldr	r3, [pc, #24]	; (8001314 <SystemInit+0x20>)
 80012fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012fe:	4a05      	ldr	r2, [pc, #20]	; (8001314 <SystemInit+0x20>)
 8001300:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001304:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001308:	bf00      	nop
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001318:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001350 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800131c:	480d      	ldr	r0, [pc, #52]	; (8001354 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800131e:	490e      	ldr	r1, [pc, #56]	; (8001358 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001320:	4a0e      	ldr	r2, [pc, #56]	; (800135c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001322:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001324:	e002      	b.n	800132c <LoopCopyDataInit>

08001326 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001326:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001328:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800132a:	3304      	adds	r3, #4

0800132c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800132c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800132e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001330:	d3f9      	bcc.n	8001326 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001332:	4a0b      	ldr	r2, [pc, #44]	; (8001360 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001334:	4c0b      	ldr	r4, [pc, #44]	; (8001364 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001336:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001338:	e001      	b.n	800133e <LoopFillZerobss>

0800133a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800133a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800133c:	3204      	adds	r2, #4

0800133e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800133e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001340:	d3fb      	bcc.n	800133a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001342:	f7ff ffd7 	bl	80012f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001346:	f010 fa85 	bl	8011854 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800134a:	f7ff f9ed 	bl	8000728 <main>
  bx  lr    
 800134e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001350:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001354:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001358:	200026f8 	.word	0x200026f8
  ldr r2, =_sidata
 800135c:	08011e54 	.word	0x08011e54
  ldr r2, =_sbss
 8001360:	200026f8 	.word	0x200026f8
  ldr r4, =_ebss
 8001364:	200133a4 	.word	0x200133a4

08001368 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001368:	e7fe      	b.n	8001368 <ADC_IRQHandler>
	...

0800136c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001370:	4b0e      	ldr	r3, [pc, #56]	; (80013ac <HAL_Init+0x40>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a0d      	ldr	r2, [pc, #52]	; (80013ac <HAL_Init+0x40>)
 8001376:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800137a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800137c:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <HAL_Init+0x40>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a0a      	ldr	r2, [pc, #40]	; (80013ac <HAL_Init+0x40>)
 8001382:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001386:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001388:	4b08      	ldr	r3, [pc, #32]	; (80013ac <HAL_Init+0x40>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a07      	ldr	r2, [pc, #28]	; (80013ac <HAL_Init+0x40>)
 800138e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001392:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001394:	2003      	movs	r0, #3
 8001396:	f000 f920 	bl	80015da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800139a:	200f      	movs	r0, #15
 800139c:	f7ff feac 	bl	80010f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013a0:	f7ff fd24 	bl	8000dec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40023c00 	.word	0x40023c00

080013b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <HAL_IncTick+0x20>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <HAL_IncTick+0x24>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4413      	add	r3, r2
 80013c0:	4a04      	ldr	r2, [pc, #16]	; (80013d4 <HAL_IncTick+0x24>)
 80013c2:	6013      	str	r3, [r2, #0]
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	2000258c 	.word	0x2000258c
 80013d4:	2000c2fc 	.word	0x2000c2fc

080013d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  return uwTick;
 80013dc:	4b03      	ldr	r3, [pc, #12]	; (80013ec <HAL_GetTick+0x14>)
 80013de:	681b      	ldr	r3, [r3, #0]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	2000c2fc 	.word	0x2000c2fc

080013f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013f8:	f7ff ffee 	bl	80013d8 <HAL_GetTick>
 80013fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001408:	d005      	beq.n	8001416 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800140a:	4b0a      	ldr	r3, [pc, #40]	; (8001434 <HAL_Delay+0x44>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	461a      	mov	r2, r3
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	4413      	add	r3, r2
 8001414:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001416:	bf00      	nop
 8001418:	f7ff ffde 	bl	80013d8 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	68fa      	ldr	r2, [r7, #12]
 8001424:	429a      	cmp	r2, r3
 8001426:	d8f7      	bhi.n	8001418 <HAL_Delay+0x28>
  {
  }
}
 8001428:	bf00      	nop
 800142a:	bf00      	nop
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	2000258c 	.word	0x2000258c

08001438 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f003 0307 	and.w	r3, r3, #7
 8001446:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <__NVIC_SetPriorityGrouping+0x44>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800144e:	68ba      	ldr	r2, [r7, #8]
 8001450:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001454:	4013      	ands	r3, r2
 8001456:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001460:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001464:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001468:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800146a:	4a04      	ldr	r2, [pc, #16]	; (800147c <__NVIC_SetPriorityGrouping+0x44>)
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	60d3      	str	r3, [r2, #12]
}
 8001470:	bf00      	nop
 8001472:	3714      	adds	r7, #20
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001484:	4b04      	ldr	r3, [pc, #16]	; (8001498 <__NVIC_GetPriorityGrouping+0x18>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	0a1b      	lsrs	r3, r3, #8
 800148a:	f003 0307 	and.w	r3, r3, #7
}
 800148e:	4618      	mov	r0, r3
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	e000ed00 	.word	0xe000ed00

0800149c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	db0b      	blt.n	80014c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	f003 021f 	and.w	r2, r3, #31
 80014b4:	4907      	ldr	r1, [pc, #28]	; (80014d4 <__NVIC_EnableIRQ+0x38>)
 80014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ba:	095b      	lsrs	r3, r3, #5
 80014bc:	2001      	movs	r0, #1
 80014be:	fa00 f202 	lsl.w	r2, r0, r2
 80014c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	e000e100 	.word	0xe000e100

080014d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	db12      	blt.n	8001510 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	f003 021f 	and.w	r2, r3, #31
 80014f0:	490a      	ldr	r1, [pc, #40]	; (800151c <__NVIC_DisableIRQ+0x44>)
 80014f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f6:	095b      	lsrs	r3, r3, #5
 80014f8:	2001      	movs	r0, #1
 80014fa:	fa00 f202 	lsl.w	r2, r0, r2
 80014fe:	3320      	adds	r3, #32
 8001500:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001504:	f3bf 8f4f 	dsb	sy
}
 8001508:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800150a:	f3bf 8f6f 	isb	sy
}
 800150e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr
 800151c:	e000e100 	.word	0xe000e100

08001520 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	6039      	str	r1, [r7, #0]
 800152a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800152c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001530:	2b00      	cmp	r3, #0
 8001532:	db0a      	blt.n	800154a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	b2da      	uxtb	r2, r3
 8001538:	490c      	ldr	r1, [pc, #48]	; (800156c <__NVIC_SetPriority+0x4c>)
 800153a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153e:	0112      	lsls	r2, r2, #4
 8001540:	b2d2      	uxtb	r2, r2
 8001542:	440b      	add	r3, r1
 8001544:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001548:	e00a      	b.n	8001560 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	b2da      	uxtb	r2, r3
 800154e:	4908      	ldr	r1, [pc, #32]	; (8001570 <__NVIC_SetPriority+0x50>)
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	f003 030f 	and.w	r3, r3, #15
 8001556:	3b04      	subs	r3, #4
 8001558:	0112      	lsls	r2, r2, #4
 800155a:	b2d2      	uxtb	r2, r2
 800155c:	440b      	add	r3, r1
 800155e:	761a      	strb	r2, [r3, #24]
}
 8001560:	bf00      	nop
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	e000e100 	.word	0xe000e100
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001574:	b480      	push	{r7}
 8001576:	b089      	sub	sp, #36	; 0x24
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f003 0307 	and.w	r3, r3, #7
 8001586:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	f1c3 0307 	rsb	r3, r3, #7
 800158e:	2b04      	cmp	r3, #4
 8001590:	bf28      	it	cs
 8001592:	2304      	movcs	r3, #4
 8001594:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	3304      	adds	r3, #4
 800159a:	2b06      	cmp	r3, #6
 800159c:	d902      	bls.n	80015a4 <NVIC_EncodePriority+0x30>
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	3b03      	subs	r3, #3
 80015a2:	e000      	b.n	80015a6 <NVIC_EncodePriority+0x32>
 80015a4:	2300      	movs	r3, #0
 80015a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	fa02 f303 	lsl.w	r3, r2, r3
 80015b2:	43da      	mvns	r2, r3
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	401a      	ands	r2, r3
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	fa01 f303 	lsl.w	r3, r1, r3
 80015c6:	43d9      	mvns	r1, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015cc:	4313      	orrs	r3, r2
         );
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3724      	adds	r7, #36	; 0x24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b082      	sub	sp, #8
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7ff ff28 	bl	8001438 <__NVIC_SetPriorityGrouping>
}
 80015e8:	bf00      	nop
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
 80015fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001602:	f7ff ff3d 	bl	8001480 <__NVIC_GetPriorityGrouping>
 8001606:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	68b9      	ldr	r1, [r7, #8]
 800160c:	6978      	ldr	r0, [r7, #20]
 800160e:	f7ff ffb1 	bl	8001574 <NVIC_EncodePriority>
 8001612:	4602      	mov	r2, r0
 8001614:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001618:	4611      	mov	r1, r2
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff ff80 	bl	8001520 <__NVIC_SetPriority>
}
 8001620:	bf00      	nop
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff30 	bl	800149c <__NVIC_EnableIRQ>
}
 800163c:	bf00      	nop
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800164e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff ff40 	bl	80014d8 <__NVIC_DisableIRQ>
}
 8001658:	bf00      	nop
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b086      	sub	sp, #24
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800166c:	f7ff feb4 	bl	80013d8 <HAL_GetTick>
 8001670:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d101      	bne.n	800167c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e099      	b.n	80017b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2202      	movs	r2, #2
 8001680:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f022 0201 	bic.w	r2, r2, #1
 800169a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800169c:	e00f      	b.n	80016be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800169e:	f7ff fe9b 	bl	80013d8 <HAL_GetTick>
 80016a2:	4602      	mov	r2, r0
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b05      	cmp	r3, #5
 80016aa:	d908      	bls.n	80016be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2220      	movs	r2, #32
 80016b0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2203      	movs	r2, #3
 80016b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e078      	b.n	80017b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1e8      	bne.n	800169e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80016d4:	697a      	ldr	r2, [r7, #20]
 80016d6:	4b38      	ldr	r3, [pc, #224]	; (80017b8 <HAL_DMA_Init+0x158>)
 80016d8:	4013      	ands	r3, r2
 80016da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685a      	ldr	r2, [r3, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	691b      	ldr	r3, [r3, #16]
 80016f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001702:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a1b      	ldr	r3, [r3, #32]
 8001708:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	4313      	orrs	r3, r2
 800170e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001714:	2b04      	cmp	r3, #4
 8001716:	d107      	bne.n	8001728 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001720:	4313      	orrs	r3, r2
 8001722:	697a      	ldr	r2, [r7, #20]
 8001724:	4313      	orrs	r3, r2
 8001726:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	697a      	ldr	r2, [r7, #20]
 800172e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	f023 0307 	bic.w	r3, r3, #7
 800173e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001744:	697a      	ldr	r2, [r7, #20]
 8001746:	4313      	orrs	r3, r2
 8001748:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174e:	2b04      	cmp	r3, #4
 8001750:	d117      	bne.n	8001782 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001756:	697a      	ldr	r2, [r7, #20]
 8001758:	4313      	orrs	r3, r2
 800175a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001760:	2b00      	cmp	r3, #0
 8001762:	d00e      	beq.n	8001782 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f000 fb01 	bl	8001d6c <DMA_CheckFifoParam>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d008      	beq.n	8001782 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2240      	movs	r2, #64	; 0x40
 8001774:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2201      	movs	r2, #1
 800177a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800177e:	2301      	movs	r3, #1
 8001780:	e016      	b.n	80017b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	697a      	ldr	r2, [r7, #20]
 8001788:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f000 fab8 	bl	8001d00 <DMA_CalcBaseAndBitshift>
 8001790:	4603      	mov	r3, r0
 8001792:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001798:	223f      	movs	r2, #63	; 0x3f
 800179a:	409a      	lsls	r2, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2200      	movs	r2, #0
 80017a4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2201      	movs	r2, #1
 80017aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80017ae:	2300      	movs	r3, #0
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3718      	adds	r7, #24
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	f010803f 	.word	0xf010803f

080017bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
 80017c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017ca:	2300      	movs	r3, #0
 80017cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d101      	bne.n	80017e2 <HAL_DMA_Start_IT+0x26>
 80017de:	2302      	movs	r3, #2
 80017e0:	e040      	b.n	8001864 <HAL_DMA_Start_IT+0xa8>
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2201      	movs	r2, #1
 80017e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d12f      	bne.n	8001856 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2202      	movs	r2, #2
 80017fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2200      	movs	r2, #0
 8001802:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	68b9      	ldr	r1, [r7, #8]
 800180a:	68f8      	ldr	r0, [r7, #12]
 800180c:	f000 fa4a 	bl	8001ca4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001814:	223f      	movs	r2, #63	; 0x3f
 8001816:	409a      	lsls	r2, r3
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f042 0216 	orr.w	r2, r2, #22
 800182a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001830:	2b00      	cmp	r3, #0
 8001832:	d007      	beq.n	8001844 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f042 0208 	orr.w	r2, r2, #8
 8001842:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f042 0201 	orr.w	r2, r2, #1
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	e005      	b.n	8001862 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2200      	movs	r2, #0
 800185a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800185e:	2302      	movs	r3, #2
 8001860:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001862:	7dfb      	ldrb	r3, [r7, #23]
}
 8001864:	4618      	mov	r0, r3
 8001866:	3718      	adds	r7, #24
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001878:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800187a:	f7ff fdad 	bl	80013d8 <HAL_GetTick>
 800187e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001886:	b2db      	uxtb	r3, r3
 8001888:	2b02      	cmp	r3, #2
 800188a:	d008      	beq.n	800189e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2280      	movs	r2, #128	; 0x80
 8001890:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2200      	movs	r2, #0
 8001896:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e052      	b.n	8001944 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f022 0216 	bic.w	r2, r2, #22
 80018ac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	695a      	ldr	r2, [r3, #20]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018bc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d103      	bne.n	80018ce <HAL_DMA_Abort+0x62>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d007      	beq.n	80018de <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f022 0208 	bic.w	r2, r2, #8
 80018dc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f022 0201 	bic.w	r2, r2, #1
 80018ec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018ee:	e013      	b.n	8001918 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018f0:	f7ff fd72 	bl	80013d8 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b05      	cmp	r3, #5
 80018fc:	d90c      	bls.n	8001918 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2220      	movs	r2, #32
 8001902:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2203      	movs	r2, #3
 8001908:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	e015      	b.n	8001944 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1e4      	bne.n	80018f0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800192a:	223f      	movs	r2, #63	; 0x3f
 800192c:	409a      	lsls	r2, r3
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2201      	movs	r2, #1
 8001936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3710      	adds	r7, #16
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800195a:	b2db      	uxtb	r3, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d004      	beq.n	800196a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2280      	movs	r2, #128	; 0x80
 8001964:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e00c      	b.n	8001984 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2205      	movs	r2, #5
 800196e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f022 0201 	bic.w	r2, r2, #1
 8001980:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001982:	2300      	movs	r3, #0
}
 8001984:	4618      	mov	r0, r3
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001998:	2300      	movs	r3, #0
 800199a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800199c:	4b8e      	ldr	r3, [pc, #568]	; (8001bd8 <HAL_DMA_IRQHandler+0x248>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a8e      	ldr	r2, [pc, #568]	; (8001bdc <HAL_DMA_IRQHandler+0x24c>)
 80019a2:	fba2 2303 	umull	r2, r3, r2, r3
 80019a6:	0a9b      	lsrs	r3, r3, #10
 80019a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019ba:	2208      	movs	r2, #8
 80019bc:	409a      	lsls	r2, r3
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	4013      	ands	r3, r2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d01a      	beq.n	80019fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d013      	beq.n	80019fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f022 0204 	bic.w	r2, r2, #4
 80019e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019e8:	2208      	movs	r2, #8
 80019ea:	409a      	lsls	r2, r3
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019f4:	f043 0201 	orr.w	r2, r3, #1
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a00:	2201      	movs	r2, #1
 8001a02:	409a      	lsls	r2, r3
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	4013      	ands	r3, r2
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d012      	beq.n	8001a32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	695b      	ldr	r3, [r3, #20]
 8001a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d00b      	beq.n	8001a32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a1e:	2201      	movs	r2, #1
 8001a20:	409a      	lsls	r2, r3
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a2a:	f043 0202 	orr.w	r2, r3, #2
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a36:	2204      	movs	r2, #4
 8001a38:	409a      	lsls	r2, r3
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d012      	beq.n	8001a68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0302 	and.w	r3, r3, #2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d00b      	beq.n	8001a68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a54:	2204      	movs	r2, #4
 8001a56:	409a      	lsls	r2, r3
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a60:	f043 0204 	orr.w	r2, r3, #4
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a6c:	2210      	movs	r2, #16
 8001a6e:	409a      	lsls	r2, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	4013      	ands	r3, r2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d043      	beq.n	8001b00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0308 	and.w	r3, r3, #8
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d03c      	beq.n	8001b00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a8a:	2210      	movs	r2, #16
 8001a8c:	409a      	lsls	r2, r3
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d018      	beq.n	8001ad2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d108      	bne.n	8001ac0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d024      	beq.n	8001b00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	4798      	blx	r3
 8001abe:	e01f      	b.n	8001b00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d01b      	beq.n	8001b00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	4798      	blx	r3
 8001ad0:	e016      	b.n	8001b00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d107      	bne.n	8001af0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f022 0208 	bic.w	r2, r2, #8
 8001aee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d003      	beq.n	8001b00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b04:	2220      	movs	r2, #32
 8001b06:	409a      	lsls	r2, r3
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f000 808f 	beq.w	8001c30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0310 	and.w	r3, r3, #16
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	f000 8087 	beq.w	8001c30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b26:	2220      	movs	r2, #32
 8001b28:	409a      	lsls	r2, r3
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b05      	cmp	r3, #5
 8001b38:	d136      	bne.n	8001ba8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f022 0216 	bic.w	r2, r2, #22
 8001b48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	695a      	ldr	r2, [r3, #20]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d103      	bne.n	8001b6a <HAL_DMA_IRQHandler+0x1da>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d007      	beq.n	8001b7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f022 0208 	bic.w	r2, r2, #8
 8001b78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b7e:	223f      	movs	r2, #63	; 0x3f
 8001b80:	409a      	lsls	r2, r3
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d07e      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	4798      	blx	r3
        }
        return;
 8001ba6:	e079      	b.n	8001c9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d01d      	beq.n	8001bf2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d10d      	bne.n	8001be0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d031      	beq.n	8001c30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	4798      	blx	r3
 8001bd4:	e02c      	b.n	8001c30 <HAL_DMA_IRQHandler+0x2a0>
 8001bd6:	bf00      	nop
 8001bd8:	20002584 	.word	0x20002584
 8001bdc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d023      	beq.n	8001c30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	4798      	blx	r3
 8001bf0:	e01e      	b.n	8001c30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d10f      	bne.n	8001c20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 0210 	bic.w	r2, r2, #16
 8001c0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d003      	beq.n	8001c30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d032      	beq.n	8001c9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d022      	beq.n	8001c8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2205      	movs	r2, #5
 8001c48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f022 0201 	bic.w	r2, r2, #1
 8001c5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	60bb      	str	r3, [r7, #8]
 8001c62:	697a      	ldr	r2, [r7, #20]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d307      	bcc.n	8001c78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d1f2      	bne.n	8001c5c <HAL_DMA_IRQHandler+0x2cc>
 8001c76:	e000      	b.n	8001c7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001c78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d005      	beq.n	8001c9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	4798      	blx	r3
 8001c9a:	e000      	b.n	8001c9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8001c9c:	bf00      	nop
    }
  }
}
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
 8001cb0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001cc0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	683a      	ldr	r2, [r7, #0]
 8001cc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	2b40      	cmp	r3, #64	; 0x40
 8001cd0:	d108      	bne.n	8001ce4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68ba      	ldr	r2, [r7, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001ce2:	e007      	b.n	8001cf4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	68ba      	ldr	r2, [r7, #8]
 8001cea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	60da      	str	r2, [r3, #12]
}
 8001cf4:	bf00      	nop
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	3b10      	subs	r3, #16
 8001d10:	4a14      	ldr	r2, [pc, #80]	; (8001d64 <DMA_CalcBaseAndBitshift+0x64>)
 8001d12:	fba2 2303 	umull	r2, r3, r2, r3
 8001d16:	091b      	lsrs	r3, r3, #4
 8001d18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d1a:	4a13      	ldr	r2, [pc, #76]	; (8001d68 <DMA_CalcBaseAndBitshift+0x68>)
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	4413      	add	r3, r2
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	461a      	mov	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2b03      	cmp	r3, #3
 8001d2c:	d909      	bls.n	8001d42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d36:	f023 0303 	bic.w	r3, r3, #3
 8001d3a:	1d1a      	adds	r2, r3, #4
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	659a      	str	r2, [r3, #88]	; 0x58
 8001d40:	e007      	b.n	8001d52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d4a:	f023 0303 	bic.w	r3, r3, #3
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3714      	adds	r7, #20
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	aaaaaaab 	.word	0xaaaaaaab
 8001d68:	08011db4 	.word	0x08011db4

08001d6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d74:	2300      	movs	r3, #0
 8001d76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d11f      	bne.n	8001dc6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	2b03      	cmp	r3, #3
 8001d8a:	d856      	bhi.n	8001e3a <DMA_CheckFifoParam+0xce>
 8001d8c:	a201      	add	r2, pc, #4	; (adr r2, 8001d94 <DMA_CheckFifoParam+0x28>)
 8001d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d92:	bf00      	nop
 8001d94:	08001da5 	.word	0x08001da5
 8001d98:	08001db7 	.word	0x08001db7
 8001d9c:	08001da5 	.word	0x08001da5
 8001da0:	08001e3b 	.word	0x08001e3b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d046      	beq.n	8001e3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001db4:	e043      	b.n	8001e3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001dbe:	d140      	bne.n	8001e42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001dc4:	e03d      	b.n	8001e42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001dce:	d121      	bne.n	8001e14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	2b03      	cmp	r3, #3
 8001dd4:	d837      	bhi.n	8001e46 <DMA_CheckFifoParam+0xda>
 8001dd6:	a201      	add	r2, pc, #4	; (adr r2, 8001ddc <DMA_CheckFifoParam+0x70>)
 8001dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ddc:	08001ded 	.word	0x08001ded
 8001de0:	08001df3 	.word	0x08001df3
 8001de4:	08001ded 	.word	0x08001ded
 8001de8:	08001e05 	.word	0x08001e05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	73fb      	strb	r3, [r7, #15]
      break;
 8001df0:	e030      	b.n	8001e54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d025      	beq.n	8001e4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e02:	e022      	b.n	8001e4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e08:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e0c:	d11f      	bne.n	8001e4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e12:	e01c      	b.n	8001e4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d903      	bls.n	8001e22 <DMA_CheckFifoParam+0xb6>
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	2b03      	cmp	r3, #3
 8001e1e:	d003      	beq.n	8001e28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e20:	e018      	b.n	8001e54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	73fb      	strb	r3, [r7, #15]
      break;
 8001e26:	e015      	b.n	8001e54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d00e      	beq.n	8001e52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	73fb      	strb	r3, [r7, #15]
      break;
 8001e38:	e00b      	b.n	8001e52 <DMA_CheckFifoParam+0xe6>
      break;
 8001e3a:	bf00      	nop
 8001e3c:	e00a      	b.n	8001e54 <DMA_CheckFifoParam+0xe8>
      break;
 8001e3e:	bf00      	nop
 8001e40:	e008      	b.n	8001e54 <DMA_CheckFifoParam+0xe8>
      break;
 8001e42:	bf00      	nop
 8001e44:	e006      	b.n	8001e54 <DMA_CheckFifoParam+0xe8>
      break;
 8001e46:	bf00      	nop
 8001e48:	e004      	b.n	8001e54 <DMA_CheckFifoParam+0xe8>
      break;
 8001e4a:	bf00      	nop
 8001e4c:	e002      	b.n	8001e54 <DMA_CheckFifoParam+0xe8>
      break;   
 8001e4e:	bf00      	nop
 8001e50:	e000      	b.n	8001e54 <DMA_CheckFifoParam+0xe8>
      break;
 8001e52:	bf00      	nop
    }
  } 
  
  return status; 
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop

08001e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b089      	sub	sp, #36	; 0x24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e72:	2300      	movs	r3, #0
 8001e74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61fb      	str	r3, [r7, #28]
 8001e7e:	e165      	b.n	800214c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e80:	2201      	movs	r2, #1
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	4013      	ands	r3, r2
 8001e92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	f040 8154 	bne.w	8002146 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f003 0303 	and.w	r3, r3, #3
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d005      	beq.n	8001eb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d130      	bne.n	8001f18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	2203      	movs	r2, #3
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	68da      	ldr	r2, [r3, #12]
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001eec:	2201      	movs	r2, #1
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	091b      	lsrs	r3, r3, #4
 8001f02:	f003 0201 	and.w	r2, r3, #1
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 0303 	and.w	r3, r3, #3
 8001f20:	2b03      	cmp	r3, #3
 8001f22:	d017      	beq.n	8001f54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	2203      	movs	r2, #3
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f003 0303 	and.w	r3, r3, #3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d123      	bne.n	8001fa8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	08da      	lsrs	r2, r3, #3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3208      	adds	r2, #8
 8001f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	220f      	movs	r2, #15
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	4013      	ands	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	691a      	ldr	r2, [r3, #16]
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	08da      	lsrs	r2, r3, #3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	3208      	adds	r2, #8
 8001fa2:	69b9      	ldr	r1, [r7, #24]
 8001fa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	2203      	movs	r2, #3
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f003 0203 	and.w	r2, r3, #3
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 80ae 	beq.w	8002146 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	4b5d      	ldr	r3, [pc, #372]	; (8002164 <HAL_GPIO_Init+0x300>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff2:	4a5c      	ldr	r2, [pc, #368]	; (8002164 <HAL_GPIO_Init+0x300>)
 8001ff4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ff8:	6453      	str	r3, [r2, #68]	; 0x44
 8001ffa:	4b5a      	ldr	r3, [pc, #360]	; (8002164 <HAL_GPIO_Init+0x300>)
 8001ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002006:	4a58      	ldr	r2, [pc, #352]	; (8002168 <HAL_GPIO_Init+0x304>)
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	089b      	lsrs	r3, r3, #2
 800200c:	3302      	adds	r3, #2
 800200e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002012:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	f003 0303 	and.w	r3, r3, #3
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	220f      	movs	r2, #15
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43db      	mvns	r3, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4013      	ands	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a4f      	ldr	r2, [pc, #316]	; (800216c <HAL_GPIO_Init+0x308>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d025      	beq.n	800207e <HAL_GPIO_Init+0x21a>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a4e      	ldr	r2, [pc, #312]	; (8002170 <HAL_GPIO_Init+0x30c>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d01f      	beq.n	800207a <HAL_GPIO_Init+0x216>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a4d      	ldr	r2, [pc, #308]	; (8002174 <HAL_GPIO_Init+0x310>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d019      	beq.n	8002076 <HAL_GPIO_Init+0x212>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a4c      	ldr	r2, [pc, #304]	; (8002178 <HAL_GPIO_Init+0x314>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d013      	beq.n	8002072 <HAL_GPIO_Init+0x20e>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a4b      	ldr	r2, [pc, #300]	; (800217c <HAL_GPIO_Init+0x318>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d00d      	beq.n	800206e <HAL_GPIO_Init+0x20a>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a4a      	ldr	r2, [pc, #296]	; (8002180 <HAL_GPIO_Init+0x31c>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d007      	beq.n	800206a <HAL_GPIO_Init+0x206>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a49      	ldr	r2, [pc, #292]	; (8002184 <HAL_GPIO_Init+0x320>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d101      	bne.n	8002066 <HAL_GPIO_Init+0x202>
 8002062:	2306      	movs	r3, #6
 8002064:	e00c      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 8002066:	2307      	movs	r3, #7
 8002068:	e00a      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 800206a:	2305      	movs	r3, #5
 800206c:	e008      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 800206e:	2304      	movs	r3, #4
 8002070:	e006      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 8002072:	2303      	movs	r3, #3
 8002074:	e004      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 8002076:	2302      	movs	r3, #2
 8002078:	e002      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 800207a:	2301      	movs	r3, #1
 800207c:	e000      	b.n	8002080 <HAL_GPIO_Init+0x21c>
 800207e:	2300      	movs	r3, #0
 8002080:	69fa      	ldr	r2, [r7, #28]
 8002082:	f002 0203 	and.w	r2, r2, #3
 8002086:	0092      	lsls	r2, r2, #2
 8002088:	4093      	lsls	r3, r2
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4313      	orrs	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002090:	4935      	ldr	r1, [pc, #212]	; (8002168 <HAL_GPIO_Init+0x304>)
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	089b      	lsrs	r3, r3, #2
 8002096:	3302      	adds	r3, #2
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800209e:	4b3a      	ldr	r3, [pc, #232]	; (8002188 <HAL_GPIO_Init+0x324>)
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	43db      	mvns	r3, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4013      	ands	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d003      	beq.n	80020c2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020c2:	4a31      	ldr	r2, [pc, #196]	; (8002188 <HAL_GPIO_Init+0x324>)
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020c8:	4b2f      	ldr	r3, [pc, #188]	; (8002188 <HAL_GPIO_Init+0x324>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	43db      	mvns	r3, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d003      	beq.n	80020ec <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020ec:	4a26      	ldr	r2, [pc, #152]	; (8002188 <HAL_GPIO_Init+0x324>)
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020f2:	4b25      	ldr	r3, [pc, #148]	; (8002188 <HAL_GPIO_Init+0x324>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	43db      	mvns	r3, r3
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	4013      	ands	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	4313      	orrs	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002116:	4a1c      	ldr	r2, [pc, #112]	; (8002188 <HAL_GPIO_Init+0x324>)
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800211c:	4b1a      	ldr	r3, [pc, #104]	; (8002188 <HAL_GPIO_Init+0x324>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	43db      	mvns	r3, r3
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	4013      	ands	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d003      	beq.n	8002140 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	4313      	orrs	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002140:	4a11      	ldr	r2, [pc, #68]	; (8002188 <HAL_GPIO_Init+0x324>)
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	3301      	adds	r3, #1
 800214a:	61fb      	str	r3, [r7, #28]
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	2b0f      	cmp	r3, #15
 8002150:	f67f ae96 	bls.w	8001e80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002154:	bf00      	nop
 8002156:	bf00      	nop
 8002158:	3724      	adds	r7, #36	; 0x24
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	40023800 	.word	0x40023800
 8002168:	40013800 	.word	0x40013800
 800216c:	40020000 	.word	0x40020000
 8002170:	40020400 	.word	0x40020400
 8002174:	40020800 	.word	0x40020800
 8002178:	40020c00 	.word	0x40020c00
 800217c:	40021000 	.word	0x40021000
 8002180:	40021400 	.word	0x40021400
 8002184:	40021800 	.word	0x40021800
 8002188:	40013c00 	.word	0x40013c00

0800218c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	807b      	strh	r3, [r7, #2]
 8002198:	4613      	mov	r3, r2
 800219a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800219c:	787b      	ldrb	r3, [r7, #1]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021a2:	887a      	ldrh	r2, [r7, #2]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021a8:	e003      	b.n	80021b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021aa:	887b      	ldrh	r3, [r7, #2]
 80021ac:	041a      	lsls	r2, r3, #16
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	619a      	str	r2, [r3, #24]
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
	...

080021c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	4603      	mov	r3, r0
 80021c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80021ca:	4b08      	ldr	r3, [pc, #32]	; (80021ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021cc:	695a      	ldr	r2, [r3, #20]
 80021ce:	88fb      	ldrh	r3, [r7, #6]
 80021d0:	4013      	ands	r3, r2
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d006      	beq.n	80021e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021d6:	4a05      	ldr	r2, [pc, #20]	; (80021ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021d8:	88fb      	ldrh	r3, [r7, #6]
 80021da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021dc:	88fb      	ldrh	r3, [r7, #6]
 80021de:	4618      	mov	r0, r3
 80021e0:	f7fe fcba 	bl	8000b58 <HAL_GPIO_EXTI_Callback>
  }
}
 80021e4:	bf00      	nop
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40013c00 	.word	0x40013c00

080021f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e12b      	b.n	800245a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b00      	cmp	r3, #0
 800220c:	d106      	bne.n	800221c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f7fe fe14 	bl	8000e44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2224      	movs	r2, #36	; 0x24
 8002220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 0201 	bic.w	r2, r2, #1
 8002232:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002242:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002252:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002254:	f002 fb46 	bl	80048e4 <HAL_RCC_GetPCLK1Freq>
 8002258:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	4a81      	ldr	r2, [pc, #516]	; (8002464 <HAL_I2C_Init+0x274>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d807      	bhi.n	8002274 <HAL_I2C_Init+0x84>
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	4a80      	ldr	r2, [pc, #512]	; (8002468 <HAL_I2C_Init+0x278>)
 8002268:	4293      	cmp	r3, r2
 800226a:	bf94      	ite	ls
 800226c:	2301      	movls	r3, #1
 800226e:	2300      	movhi	r3, #0
 8002270:	b2db      	uxtb	r3, r3
 8002272:	e006      	b.n	8002282 <HAL_I2C_Init+0x92>
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	4a7d      	ldr	r2, [pc, #500]	; (800246c <HAL_I2C_Init+0x27c>)
 8002278:	4293      	cmp	r3, r2
 800227a:	bf94      	ite	ls
 800227c:	2301      	movls	r3, #1
 800227e:	2300      	movhi	r3, #0
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e0e7      	b.n	800245a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	4a78      	ldr	r2, [pc, #480]	; (8002470 <HAL_I2C_Init+0x280>)
 800228e:	fba2 2303 	umull	r2, r3, r2, r3
 8002292:	0c9b      	lsrs	r3, r3, #18
 8002294:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68ba      	ldr	r2, [r7, #8]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	4a6a      	ldr	r2, [pc, #424]	; (8002464 <HAL_I2C_Init+0x274>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d802      	bhi.n	80022c4 <HAL_I2C_Init+0xd4>
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	3301      	adds	r3, #1
 80022c2:	e009      	b.n	80022d8 <HAL_I2C_Init+0xe8>
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80022ca:	fb02 f303 	mul.w	r3, r2, r3
 80022ce:	4a69      	ldr	r2, [pc, #420]	; (8002474 <HAL_I2C_Init+0x284>)
 80022d0:	fba2 2303 	umull	r2, r3, r2, r3
 80022d4:	099b      	lsrs	r3, r3, #6
 80022d6:	3301      	adds	r3, #1
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	6812      	ldr	r2, [r2, #0]
 80022dc:	430b      	orrs	r3, r1
 80022de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80022ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	495c      	ldr	r1, [pc, #368]	; (8002464 <HAL_I2C_Init+0x274>)
 80022f4:	428b      	cmp	r3, r1
 80022f6:	d819      	bhi.n	800232c <HAL_I2C_Init+0x13c>
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	1e59      	subs	r1, r3, #1
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	fbb1 f3f3 	udiv	r3, r1, r3
 8002306:	1c59      	adds	r1, r3, #1
 8002308:	f640 73fc 	movw	r3, #4092	; 0xffc
 800230c:	400b      	ands	r3, r1
 800230e:	2b00      	cmp	r3, #0
 8002310:	d00a      	beq.n	8002328 <HAL_I2C_Init+0x138>
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	1e59      	subs	r1, r3, #1
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002320:	3301      	adds	r3, #1
 8002322:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002326:	e051      	b.n	80023cc <HAL_I2C_Init+0x1dc>
 8002328:	2304      	movs	r3, #4
 800232a:	e04f      	b.n	80023cc <HAL_I2C_Init+0x1dc>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d111      	bne.n	8002358 <HAL_I2C_Init+0x168>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	1e58      	subs	r0, r3, #1
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6859      	ldr	r1, [r3, #4]
 800233c:	460b      	mov	r3, r1
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	440b      	add	r3, r1
 8002342:	fbb0 f3f3 	udiv	r3, r0, r3
 8002346:	3301      	adds	r3, #1
 8002348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800234c:	2b00      	cmp	r3, #0
 800234e:	bf0c      	ite	eq
 8002350:	2301      	moveq	r3, #1
 8002352:	2300      	movne	r3, #0
 8002354:	b2db      	uxtb	r3, r3
 8002356:	e012      	b.n	800237e <HAL_I2C_Init+0x18e>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	1e58      	subs	r0, r3, #1
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6859      	ldr	r1, [r3, #4]
 8002360:	460b      	mov	r3, r1
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	440b      	add	r3, r1
 8002366:	0099      	lsls	r1, r3, #2
 8002368:	440b      	add	r3, r1
 800236a:	fbb0 f3f3 	udiv	r3, r0, r3
 800236e:	3301      	adds	r3, #1
 8002370:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002374:	2b00      	cmp	r3, #0
 8002376:	bf0c      	ite	eq
 8002378:	2301      	moveq	r3, #1
 800237a:	2300      	movne	r3, #0
 800237c:	b2db      	uxtb	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <HAL_I2C_Init+0x196>
 8002382:	2301      	movs	r3, #1
 8002384:	e022      	b.n	80023cc <HAL_I2C_Init+0x1dc>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10e      	bne.n	80023ac <HAL_I2C_Init+0x1bc>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	1e58      	subs	r0, r3, #1
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6859      	ldr	r1, [r3, #4]
 8002396:	460b      	mov	r3, r1
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	440b      	add	r3, r1
 800239c:	fbb0 f3f3 	udiv	r3, r0, r3
 80023a0:	3301      	adds	r3, #1
 80023a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023aa:	e00f      	b.n	80023cc <HAL_I2C_Init+0x1dc>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	1e58      	subs	r0, r3, #1
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6859      	ldr	r1, [r3, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	440b      	add	r3, r1
 80023ba:	0099      	lsls	r1, r3, #2
 80023bc:	440b      	add	r3, r1
 80023be:	fbb0 f3f3 	udiv	r3, r0, r3
 80023c2:	3301      	adds	r3, #1
 80023c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	6809      	ldr	r1, [r1, #0]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69da      	ldr	r2, [r3, #28]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	431a      	orrs	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80023fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	6911      	ldr	r1, [r2, #16]
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	68d2      	ldr	r2, [r2, #12]
 8002406:	4311      	orrs	r1, r2
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	6812      	ldr	r2, [r2, #0]
 800240c:	430b      	orrs	r3, r1
 800240e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	695a      	ldr	r2, [r3, #20]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	431a      	orrs	r2, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	430a      	orrs	r2, r1
 800242a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 0201 	orr.w	r2, r2, #1
 800243a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2220      	movs	r2, #32
 8002446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	000186a0 	.word	0x000186a0
 8002468:	001e847f 	.word	0x001e847f
 800246c:	003d08ff 	.word	0x003d08ff
 8002470:	431bde83 	.word	0x431bde83
 8002474:	10624dd3 	.word	0x10624dd3

08002478 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b088      	sub	sp, #32
 800247c:	af02      	add	r7, sp, #8
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	4608      	mov	r0, r1
 8002482:	4611      	mov	r1, r2
 8002484:	461a      	mov	r2, r3
 8002486:	4603      	mov	r3, r0
 8002488:	817b      	strh	r3, [r7, #10]
 800248a:	460b      	mov	r3, r1
 800248c:	813b      	strh	r3, [r7, #8]
 800248e:	4613      	mov	r3, r2
 8002490:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002492:	f7fe ffa1 	bl	80013d8 <HAL_GetTick>
 8002496:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	2b20      	cmp	r3, #32
 80024a2:	f040 80d9 	bne.w	8002658 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	9300      	str	r3, [sp, #0]
 80024aa:	2319      	movs	r3, #25
 80024ac:	2201      	movs	r2, #1
 80024ae:	496d      	ldr	r1, [pc, #436]	; (8002664 <HAL_I2C_Mem_Write+0x1ec>)
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f000 fc7f 	bl	8002db4 <I2C_WaitOnFlagUntilTimeout>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80024bc:	2302      	movs	r3, #2
 80024be:	e0cc      	b.n	800265a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d101      	bne.n	80024ce <HAL_I2C_Mem_Write+0x56>
 80024ca:	2302      	movs	r3, #2
 80024cc:	e0c5      	b.n	800265a <HAL_I2C_Mem_Write+0x1e2>
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2201      	movs	r2, #1
 80024d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d007      	beq.n	80024f4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 0201 	orr.w	r2, r2, #1
 80024f2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002502:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2221      	movs	r2, #33	; 0x21
 8002508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2240      	movs	r2, #64	; 0x40
 8002510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2200      	movs	r2, #0
 8002518:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6a3a      	ldr	r2, [r7, #32]
 800251e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002524:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800252a:	b29a      	uxth	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	4a4d      	ldr	r2, [pc, #308]	; (8002668 <HAL_I2C_Mem_Write+0x1f0>)
 8002534:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002536:	88f8      	ldrh	r0, [r7, #6]
 8002538:	893a      	ldrh	r2, [r7, #8]
 800253a:	8979      	ldrh	r1, [r7, #10]
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	9301      	str	r3, [sp, #4]
 8002540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002542:	9300      	str	r3, [sp, #0]
 8002544:	4603      	mov	r3, r0
 8002546:	68f8      	ldr	r0, [r7, #12]
 8002548:	f000 fab6 	bl	8002ab8 <I2C_RequestMemoryWrite>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d052      	beq.n	80025f8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e081      	b.n	800265a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800255a:	68f8      	ldr	r0, [r7, #12]
 800255c:	f000 fd00 	bl	8002f60 <I2C_WaitOnTXEFlagUntilTimeout>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00d      	beq.n	8002582 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	2b04      	cmp	r3, #4
 800256c:	d107      	bne.n	800257e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800257c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e06b      	b.n	800265a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002586:	781a      	ldrb	r2, [r3, #0]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002592:	1c5a      	adds	r2, r3, #1
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800259c:	3b01      	subs	r3, #1
 800259e:	b29a      	uxth	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	3b01      	subs	r3, #1
 80025ac:	b29a      	uxth	r2, r3
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	695b      	ldr	r3, [r3, #20]
 80025b8:	f003 0304 	and.w	r3, r3, #4
 80025bc:	2b04      	cmp	r3, #4
 80025be:	d11b      	bne.n	80025f8 <HAL_I2C_Mem_Write+0x180>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d017      	beq.n	80025f8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025cc:	781a      	ldrb	r2, [r3, #0]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d8:	1c5a      	adds	r2, r3, #1
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e2:	3b01      	subs	r3, #1
 80025e4:	b29a      	uxth	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	3b01      	subs	r3, #1
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d1aa      	bne.n	8002556 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002604:	68f8      	ldr	r0, [r7, #12]
 8002606:	f000 fcec 	bl	8002fe2 <I2C_WaitOnBTFFlagUntilTimeout>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00d      	beq.n	800262c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002614:	2b04      	cmp	r3, #4
 8002616:	d107      	bne.n	8002628 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002626:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e016      	b.n	800265a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800263a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2220      	movs	r2, #32
 8002640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2200      	movs	r2, #0
 8002650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002654:	2300      	movs	r3, #0
 8002656:	e000      	b.n	800265a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002658:	2302      	movs	r3, #2
  }
}
 800265a:	4618      	mov	r0, r3
 800265c:	3718      	adds	r7, #24
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	00100002 	.word	0x00100002
 8002668:	ffff0000 	.word	0xffff0000

0800266c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08c      	sub	sp, #48	; 0x30
 8002670:	af02      	add	r7, sp, #8
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	4608      	mov	r0, r1
 8002676:	4611      	mov	r1, r2
 8002678:	461a      	mov	r2, r3
 800267a:	4603      	mov	r3, r0
 800267c:	817b      	strh	r3, [r7, #10]
 800267e:	460b      	mov	r3, r1
 8002680:	813b      	strh	r3, [r7, #8]
 8002682:	4613      	mov	r3, r2
 8002684:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002686:	f7fe fea7 	bl	80013d8 <HAL_GetTick>
 800268a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b20      	cmp	r3, #32
 8002696:	f040 8208 	bne.w	8002aaa <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	2319      	movs	r3, #25
 80026a0:	2201      	movs	r2, #1
 80026a2:	497b      	ldr	r1, [pc, #492]	; (8002890 <HAL_I2C_Mem_Read+0x224>)
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f000 fb85 	bl	8002db4 <I2C_WaitOnFlagUntilTimeout>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80026b0:	2302      	movs	r3, #2
 80026b2:	e1fb      	b.n	8002aac <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d101      	bne.n	80026c2 <HAL_I2C_Mem_Read+0x56>
 80026be:	2302      	movs	r3, #2
 80026c0:	e1f4      	b.n	8002aac <HAL_I2C_Mem_Read+0x440>
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d007      	beq.n	80026e8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0201 	orr.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2222      	movs	r2, #34	; 0x22
 80026fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2240      	movs	r2, #64	; 0x40
 8002704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002712:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002718:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800271e:	b29a      	uxth	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	4a5b      	ldr	r2, [pc, #364]	; (8002894 <HAL_I2C_Mem_Read+0x228>)
 8002728:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800272a:	88f8      	ldrh	r0, [r7, #6]
 800272c:	893a      	ldrh	r2, [r7, #8]
 800272e:	8979      	ldrh	r1, [r7, #10]
 8002730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002732:	9301      	str	r3, [sp, #4]
 8002734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002736:	9300      	str	r3, [sp, #0]
 8002738:	4603      	mov	r3, r0
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f000 fa52 	bl	8002be4 <I2C_RequestMemoryRead>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e1b0      	b.n	8002aac <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800274e:	2b00      	cmp	r3, #0
 8002750:	d113      	bne.n	800277a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002752:	2300      	movs	r3, #0
 8002754:	623b      	str	r3, [r7, #32]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	695b      	ldr	r3, [r3, #20]
 800275c:	623b      	str	r3, [r7, #32]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	623b      	str	r3, [r7, #32]
 8002766:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	e184      	b.n	8002a84 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800277e:	2b01      	cmp	r3, #1
 8002780:	d11b      	bne.n	80027ba <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002790:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002792:	2300      	movs	r3, #0
 8002794:	61fb      	str	r3, [r7, #28]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	695b      	ldr	r3, [r3, #20]
 800279c:	61fb      	str	r3, [r7, #28]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	61fb      	str	r3, [r7, #28]
 80027a6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	e164      	b.n	8002a84 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d11b      	bne.n	80027fa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027d0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027e2:	2300      	movs	r3, #0
 80027e4:	61bb      	str	r3, [r7, #24]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	695b      	ldr	r3, [r3, #20]
 80027ec:	61bb      	str	r3, [r7, #24]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	61bb      	str	r3, [r7, #24]
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	e144      	b.n	8002a84 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027fa:	2300      	movs	r3, #0
 80027fc:	617b      	str	r3, [r7, #20]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	695b      	ldr	r3, [r3, #20]
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002810:	e138      	b.n	8002a84 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002816:	2b03      	cmp	r3, #3
 8002818:	f200 80f1 	bhi.w	80029fe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002820:	2b01      	cmp	r3, #1
 8002822:	d123      	bne.n	800286c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002824:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002826:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002828:	68f8      	ldr	r0, [r7, #12]
 800282a:	f000 fc1b 	bl	8003064 <I2C_WaitOnRXNEFlagUntilTimeout>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e139      	b.n	8002aac <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	691a      	ldr	r2, [r3, #16]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002842:	b2d2      	uxtb	r2, r2
 8002844:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284a:	1c5a      	adds	r2, r3, #1
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002854:	3b01      	subs	r3, #1
 8002856:	b29a      	uxth	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002860:	b29b      	uxth	r3, r3
 8002862:	3b01      	subs	r3, #1
 8002864:	b29a      	uxth	r2, r3
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	855a      	strh	r2, [r3, #42]	; 0x2a
 800286a:	e10b      	b.n	8002a84 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002870:	2b02      	cmp	r3, #2
 8002872:	d14e      	bne.n	8002912 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002876:	9300      	str	r3, [sp, #0]
 8002878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800287a:	2200      	movs	r2, #0
 800287c:	4906      	ldr	r1, [pc, #24]	; (8002898 <HAL_I2C_Mem_Read+0x22c>)
 800287e:	68f8      	ldr	r0, [r7, #12]
 8002880:	f000 fa98 	bl	8002db4 <I2C_WaitOnFlagUntilTimeout>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d008      	beq.n	800289c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e10e      	b.n	8002aac <HAL_I2C_Mem_Read+0x440>
 800288e:	bf00      	nop
 8002890:	00100002 	.word	0x00100002
 8002894:	ffff0000 	.word	0xffff0000
 8002898:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	691a      	ldr	r2, [r3, #16]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b6:	b2d2      	uxtb	r2, r2
 80028b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028be:	1c5a      	adds	r2, r3, #1
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c8:	3b01      	subs	r3, #1
 80028ca:	b29a      	uxth	r2, r3
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	3b01      	subs	r3, #1
 80028d8:	b29a      	uxth	r2, r3
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	691a      	ldr	r2, [r3, #16]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e8:	b2d2      	uxtb	r2, r2
 80028ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f0:	1c5a      	adds	r2, r3, #1
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028fa:	3b01      	subs	r3, #1
 80028fc:	b29a      	uxth	r2, r3
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002906:	b29b      	uxth	r3, r3
 8002908:	3b01      	subs	r3, #1
 800290a:	b29a      	uxth	r2, r3
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002910:	e0b8      	b.n	8002a84 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002918:	2200      	movs	r2, #0
 800291a:	4966      	ldr	r1, [pc, #408]	; (8002ab4 <HAL_I2C_Mem_Read+0x448>)
 800291c:	68f8      	ldr	r0, [r7, #12]
 800291e:	f000 fa49 	bl	8002db4 <I2C_WaitOnFlagUntilTimeout>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d001      	beq.n	800292c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e0bf      	b.n	8002aac <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800293a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	691a      	ldr	r2, [r3, #16]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002946:	b2d2      	uxtb	r2, r2
 8002948:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294e:	1c5a      	adds	r2, r3, #1
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002958:	3b01      	subs	r3, #1
 800295a:	b29a      	uxth	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002964:	b29b      	uxth	r3, r3
 8002966:	3b01      	subs	r3, #1
 8002968:	b29a      	uxth	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800296e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002974:	2200      	movs	r2, #0
 8002976:	494f      	ldr	r1, [pc, #316]	; (8002ab4 <HAL_I2C_Mem_Read+0x448>)
 8002978:	68f8      	ldr	r0, [r7, #12]
 800297a:	f000 fa1b 	bl	8002db4 <I2C_WaitOnFlagUntilTimeout>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e091      	b.n	8002aac <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002996:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	691a      	ldr	r2, [r3, #16]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029aa:	1c5a      	adds	r2, r3, #1
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b4:	3b01      	subs	r3, #1
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	3b01      	subs	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	691a      	ldr	r2, [r3, #16]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d4:	b2d2      	uxtb	r2, r2
 80029d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029dc:	1c5a      	adds	r2, r3, #1
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029e6:	3b01      	subs	r3, #1
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	3b01      	subs	r3, #1
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80029fc:	e042      	b.n	8002a84 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a00:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f000 fb2e 	bl	8003064 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e04c      	b.n	8002aac <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	691a      	ldr	r2, [r3, #16]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a1c:	b2d2      	uxtb	r2, r2
 8002a1e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a24:	1c5a      	adds	r2, r3, #1
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	3b01      	subs	r3, #1
 8002a3e:	b29a      	uxth	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	f003 0304 	and.w	r3, r3, #4
 8002a4e:	2b04      	cmp	r3, #4
 8002a50:	d118      	bne.n	8002a84 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	691a      	ldr	r2, [r3, #16]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a64:	1c5a      	adds	r2, r3, #1
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f47f aec2 	bne.w	8002812 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2220      	movs	r2, #32
 8002a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	e000      	b.n	8002aac <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002aaa:	2302      	movs	r3, #2
  }
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3728      	adds	r7, #40	; 0x28
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	00010004 	.word	0x00010004

08002ab8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b088      	sub	sp, #32
 8002abc:	af02      	add	r7, sp, #8
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	4608      	mov	r0, r1
 8002ac2:	4611      	mov	r1, r2
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	817b      	strh	r3, [r7, #10]
 8002aca:	460b      	mov	r3, r1
 8002acc:	813b      	strh	r3, [r7, #8]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ae0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae4:	9300      	str	r3, [sp, #0]
 8002ae6:	6a3b      	ldr	r3, [r7, #32]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f000 f960 	bl	8002db4 <I2C_WaitOnFlagUntilTimeout>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00d      	beq.n	8002b16 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b08:	d103      	bne.n	8002b12 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b10:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e05f      	b.n	8002bd6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b16:	897b      	ldrh	r3, [r7, #10]
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002b24:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b28:	6a3a      	ldr	r2, [r7, #32]
 8002b2a:	492d      	ldr	r1, [pc, #180]	; (8002be0 <I2C_RequestMemoryWrite+0x128>)
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f000 f998 	bl	8002e62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d001      	beq.n	8002b3c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e04c      	b.n	8002bd6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	617b      	str	r3, [r7, #20]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	617b      	str	r3, [r7, #20]
 8002b50:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b54:	6a39      	ldr	r1, [r7, #32]
 8002b56:	68f8      	ldr	r0, [r7, #12]
 8002b58:	f000 fa02 	bl	8002f60 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00d      	beq.n	8002b7e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	2b04      	cmp	r3, #4
 8002b68:	d107      	bne.n	8002b7a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b78:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e02b      	b.n	8002bd6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b7e:	88fb      	ldrh	r3, [r7, #6]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d105      	bne.n	8002b90 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b84:	893b      	ldrh	r3, [r7, #8]
 8002b86:	b2da      	uxtb	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	611a      	str	r2, [r3, #16]
 8002b8e:	e021      	b.n	8002bd4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002b90:	893b      	ldrh	r3, [r7, #8]
 8002b92:	0a1b      	lsrs	r3, r3, #8
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	b2da      	uxtb	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ba0:	6a39      	ldr	r1, [r7, #32]
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 f9dc 	bl	8002f60 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00d      	beq.n	8002bca <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d107      	bne.n	8002bc6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bc4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e005      	b.n	8002bd6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002bca:	893b      	ldrh	r3, [r7, #8]
 8002bcc:	b2da      	uxtb	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3718      	adds	r7, #24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	00010002 	.word	0x00010002

08002be4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af02      	add	r7, sp, #8
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	4608      	mov	r0, r1
 8002bee:	4611      	mov	r1, r2
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	817b      	strh	r3, [r7, #10]
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	813b      	strh	r3, [r7, #8]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002c0c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	6a3b      	ldr	r3, [r7, #32]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c2a:	68f8      	ldr	r0, [r7, #12]
 8002c2c:	f000 f8c2 	bl	8002db4 <I2C_WaitOnFlagUntilTimeout>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d00d      	beq.n	8002c52 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c44:	d103      	bne.n	8002c4e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c4c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e0aa      	b.n	8002da8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c52:	897b      	ldrh	r3, [r7, #10]
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	461a      	mov	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c60:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c64:	6a3a      	ldr	r2, [r7, #32]
 8002c66:	4952      	ldr	r1, [pc, #328]	; (8002db0 <I2C_RequestMemoryRead+0x1cc>)
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 f8fa 	bl	8002e62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e097      	b.n	8002da8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c78:	2300      	movs	r3, #0
 8002c7a:	617b      	str	r3, [r7, #20]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	617b      	str	r3, [r7, #20]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	617b      	str	r3, [r7, #20]
 8002c8c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c90:	6a39      	ldr	r1, [r7, #32]
 8002c92:	68f8      	ldr	r0, [r7, #12]
 8002c94:	f000 f964 	bl	8002f60 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00d      	beq.n	8002cba <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	2b04      	cmp	r3, #4
 8002ca4:	d107      	bne.n	8002cb6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cb4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e076      	b.n	8002da8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002cba:	88fb      	ldrh	r3, [r7, #6]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d105      	bne.n	8002ccc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002cc0:	893b      	ldrh	r3, [r7, #8]
 8002cc2:	b2da      	uxtb	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	611a      	str	r2, [r3, #16]
 8002cca:	e021      	b.n	8002d10 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002ccc:	893b      	ldrh	r3, [r7, #8]
 8002cce:	0a1b      	lsrs	r3, r3, #8
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	b2da      	uxtb	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cdc:	6a39      	ldr	r1, [r7, #32]
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 f93e 	bl	8002f60 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00d      	beq.n	8002d06 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d107      	bne.n	8002d02 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d00:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e050      	b.n	8002da8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d06:	893b      	ldrh	r3, [r7, #8]
 8002d08:	b2da      	uxtb	r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d12:	6a39      	ldr	r1, [r7, #32]
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f000 f923 	bl	8002f60 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00d      	beq.n	8002d3c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d24:	2b04      	cmp	r3, #4
 8002d26:	d107      	bne.n	8002d38 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d36:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e035      	b.n	8002da8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d4a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4e:	9300      	str	r3, [sp, #0]
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f000 f82b 	bl	8002db4 <I2C_WaitOnFlagUntilTimeout>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00d      	beq.n	8002d80 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d72:	d103      	bne.n	8002d7c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d7a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e013      	b.n	8002da8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002d80:	897b      	ldrh	r3, [r7, #10]
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	f043 0301 	orr.w	r3, r3, #1
 8002d88:	b2da      	uxtb	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d92:	6a3a      	ldr	r2, [r7, #32]
 8002d94:	4906      	ldr	r1, [pc, #24]	; (8002db0 <I2C_RequestMemoryRead+0x1cc>)
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f000 f863 	bl	8002e62 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e000      	b.n	8002da8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3718      	adds	r7, #24
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	00010002 	.word	0x00010002

08002db4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	603b      	str	r3, [r7, #0]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dc4:	e025      	b.n	8002e12 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dcc:	d021      	beq.n	8002e12 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dce:	f7fe fb03 	bl	80013d8 <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d302      	bcc.n	8002de4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d116      	bne.n	8002e12 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2200      	movs	r2, #0
 8002de8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2220      	movs	r2, #32
 8002dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfe:	f043 0220 	orr.w	r2, r3, #32
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e023      	b.n	8002e5a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	0c1b      	lsrs	r3, r3, #16
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d10d      	bne.n	8002e38 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	695b      	ldr	r3, [r3, #20]
 8002e22:	43da      	mvns	r2, r3
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	4013      	ands	r3, r2
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	bf0c      	ite	eq
 8002e2e:	2301      	moveq	r3, #1
 8002e30:	2300      	movne	r3, #0
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	461a      	mov	r2, r3
 8002e36:	e00c      	b.n	8002e52 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	43da      	mvns	r2, r3
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	4013      	ands	r3, r2
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	bf0c      	ite	eq
 8002e4a:	2301      	moveq	r3, #1
 8002e4c:	2300      	movne	r3, #0
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	461a      	mov	r2, r3
 8002e52:	79fb      	ldrb	r3, [r7, #7]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d0b6      	beq.n	8002dc6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b084      	sub	sp, #16
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	60f8      	str	r0, [r7, #12]
 8002e6a:	60b9      	str	r1, [r7, #8]
 8002e6c:	607a      	str	r2, [r7, #4]
 8002e6e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e70:	e051      	b.n	8002f16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	695b      	ldr	r3, [r3, #20]
 8002e78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e80:	d123      	bne.n	8002eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e90:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e9a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2220      	movs	r2, #32
 8002ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb6:	f043 0204 	orr.w	r2, r3, #4
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e046      	b.n	8002f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ed0:	d021      	beq.n	8002f16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ed2:	f7fe fa81 	bl	80013d8 <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d302      	bcc.n	8002ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d116      	bne.n	8002f16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2200      	movs	r2, #0
 8002eec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2220      	movs	r2, #32
 8002ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f02:	f043 0220 	orr.w	r2, r3, #32
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e020      	b.n	8002f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	0c1b      	lsrs	r3, r3, #16
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d10c      	bne.n	8002f3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	43da      	mvns	r2, r3
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	bf14      	ite	ne
 8002f32:	2301      	movne	r3, #1
 8002f34:	2300      	moveq	r3, #0
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	e00b      	b.n	8002f52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	699b      	ldr	r3, [r3, #24]
 8002f40:	43da      	mvns	r2, r3
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	4013      	ands	r3, r2
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	bf14      	ite	ne
 8002f4c:	2301      	movne	r3, #1
 8002f4e:	2300      	moveq	r3, #0
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d18d      	bne.n	8002e72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3710      	adds	r7, #16
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f6c:	e02d      	b.n	8002fca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 f8ce 	bl	8003110 <I2C_IsAcknowledgeFailed>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e02d      	b.n	8002fda <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f84:	d021      	beq.n	8002fca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f86:	f7fe fa27 	bl	80013d8 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	68ba      	ldr	r2, [r7, #8]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d302      	bcc.n	8002f9c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d116      	bne.n	8002fca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2220      	movs	r2, #32
 8002fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	f043 0220 	orr.w	r2, r3, #32
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e007      	b.n	8002fda <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fd4:	2b80      	cmp	r3, #128	; 0x80
 8002fd6:	d1ca      	bne.n	8002f6e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b084      	sub	sp, #16
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	60f8      	str	r0, [r7, #12]
 8002fea:	60b9      	str	r1, [r7, #8]
 8002fec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fee:	e02d      	b.n	800304c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ff0:	68f8      	ldr	r0, [r7, #12]
 8002ff2:	f000 f88d 	bl	8003110 <I2C_IsAcknowledgeFailed>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d001      	beq.n	8003000 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e02d      	b.n	800305c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003006:	d021      	beq.n	800304c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003008:	f7fe f9e6 	bl	80013d8 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	429a      	cmp	r2, r3
 8003016:	d302      	bcc.n	800301e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d116      	bne.n	800304c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2200      	movs	r2, #0
 8003022:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2220      	movs	r2, #32
 8003028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003038:	f043 0220 	orr.w	r2, r3, #32
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e007      	b.n	800305c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	f003 0304 	and.w	r3, r3, #4
 8003056:	2b04      	cmp	r3, #4
 8003058:	d1ca      	bne.n	8002ff0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800305a:	2300      	movs	r3, #0
}
 800305c:	4618      	mov	r0, r3
 800305e:	3710      	adds	r7, #16
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003070:	e042      	b.n	80030f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	695b      	ldr	r3, [r3, #20]
 8003078:	f003 0310 	and.w	r3, r3, #16
 800307c:	2b10      	cmp	r3, #16
 800307e:	d119      	bne.n	80030b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f06f 0210 	mvn.w	r2, #16
 8003088:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2220      	movs	r2, #32
 8003094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e029      	b.n	8003108 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b4:	f7fe f990 	bl	80013d8 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	68ba      	ldr	r2, [r7, #8]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d302      	bcc.n	80030ca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d116      	bne.n	80030f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2220      	movs	r2, #32
 80030d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e4:	f043 0220 	orr.w	r2, r3, #32
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e007      	b.n	8003108 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003102:	2b40      	cmp	r3, #64	; 0x40
 8003104:	d1b5      	bne.n	8003072 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003106:	2300      	movs	r3, #0
}
 8003108:	4618      	mov	r0, r3
 800310a:	3710      	adds	r7, #16
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003122:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003126:	d11b      	bne.n	8003160 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003130:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2220      	movs	r2, #32
 800313c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314c:	f043 0204 	orr.w	r2, r3, #4
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800316e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003170:	b08f      	sub	sp, #60	; 0x3c
 8003172:	af0a      	add	r7, sp, #40	; 0x28
 8003174:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d101      	bne.n	8003180 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e116      	b.n	80033ae <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800318c:	b2db      	uxtb	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d106      	bne.n	80031a0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f00d ffdc 	bl	8011158 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2203      	movs	r2, #3
 80031a4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d102      	bne.n	80031ba <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4618      	mov	r0, r3
 80031c0:	f004 fb3d 	bl	800783e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	603b      	str	r3, [r7, #0]
 80031ca:	687e      	ldr	r6, [r7, #4]
 80031cc:	466d      	mov	r5, sp
 80031ce:	f106 0410 	add.w	r4, r6, #16
 80031d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80031de:	e885 0003 	stmia.w	r5, {r0, r1}
 80031e2:	1d33      	adds	r3, r6, #4
 80031e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031e6:	6838      	ldr	r0, [r7, #0]
 80031e8:	f004 fa14 	bl	8007614 <USB_CoreInit>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d005      	beq.n	80031fe <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2202      	movs	r2, #2
 80031f6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e0d7      	b.n	80033ae <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2100      	movs	r1, #0
 8003204:	4618      	mov	r0, r3
 8003206:	f004 fb2b 	bl	8007860 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800320a:	2300      	movs	r3, #0
 800320c:	73fb      	strb	r3, [r7, #15]
 800320e:	e04a      	b.n	80032a6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003210:	7bfa      	ldrb	r2, [r7, #15]
 8003212:	6879      	ldr	r1, [r7, #4]
 8003214:	4613      	mov	r3, r2
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	4413      	add	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	440b      	add	r3, r1
 800321e:	333d      	adds	r3, #61	; 0x3d
 8003220:	2201      	movs	r2, #1
 8003222:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003224:	7bfa      	ldrb	r2, [r7, #15]
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	4613      	mov	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4413      	add	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	440b      	add	r3, r1
 8003232:	333c      	adds	r3, #60	; 0x3c
 8003234:	7bfa      	ldrb	r2, [r7, #15]
 8003236:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003238:	7bfa      	ldrb	r2, [r7, #15]
 800323a:	7bfb      	ldrb	r3, [r7, #15]
 800323c:	b298      	uxth	r0, r3
 800323e:	6879      	ldr	r1, [r7, #4]
 8003240:	4613      	mov	r3, r2
 8003242:	00db      	lsls	r3, r3, #3
 8003244:	4413      	add	r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	440b      	add	r3, r1
 800324a:	3344      	adds	r3, #68	; 0x44
 800324c:	4602      	mov	r2, r0
 800324e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003250:	7bfa      	ldrb	r2, [r7, #15]
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4613      	mov	r3, r2
 8003256:	00db      	lsls	r3, r3, #3
 8003258:	4413      	add	r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	440b      	add	r3, r1
 800325e:	3340      	adds	r3, #64	; 0x40
 8003260:	2200      	movs	r2, #0
 8003262:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003264:	7bfa      	ldrb	r2, [r7, #15]
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	4613      	mov	r3, r2
 800326a:	00db      	lsls	r3, r3, #3
 800326c:	4413      	add	r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	440b      	add	r3, r1
 8003272:	3348      	adds	r3, #72	; 0x48
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003278:	7bfa      	ldrb	r2, [r7, #15]
 800327a:	6879      	ldr	r1, [r7, #4]
 800327c:	4613      	mov	r3, r2
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	4413      	add	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	440b      	add	r3, r1
 8003286:	334c      	adds	r3, #76	; 0x4c
 8003288:	2200      	movs	r2, #0
 800328a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800328c:	7bfa      	ldrb	r2, [r7, #15]
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	4613      	mov	r3, r2
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	4413      	add	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	440b      	add	r3, r1
 800329a:	3354      	adds	r3, #84	; 0x54
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032a0:	7bfb      	ldrb	r3, [r7, #15]
 80032a2:	3301      	adds	r3, #1
 80032a4:	73fb      	strb	r3, [r7, #15]
 80032a6:	7bfa      	ldrb	r2, [r7, #15]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d3af      	bcc.n	8003210 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032b0:	2300      	movs	r3, #0
 80032b2:	73fb      	strb	r3, [r7, #15]
 80032b4:	e044      	b.n	8003340 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80032b6:	7bfa      	ldrb	r2, [r7, #15]
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	4413      	add	r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	440b      	add	r3, r1
 80032c4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80032c8:	2200      	movs	r2, #0
 80032ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80032cc:	7bfa      	ldrb	r2, [r7, #15]
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	4613      	mov	r3, r2
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	4413      	add	r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	440b      	add	r3, r1
 80032da:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80032de:	7bfa      	ldrb	r2, [r7, #15]
 80032e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80032e2:	7bfa      	ldrb	r2, [r7, #15]
 80032e4:	6879      	ldr	r1, [r7, #4]
 80032e6:	4613      	mov	r3, r2
 80032e8:	00db      	lsls	r3, r3, #3
 80032ea:	4413      	add	r3, r2
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	440b      	add	r3, r1
 80032f0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80032f4:	2200      	movs	r2, #0
 80032f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80032f8:	7bfa      	ldrb	r2, [r7, #15]
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	4613      	mov	r3, r2
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4413      	add	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	440b      	add	r3, r1
 8003306:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800330a:	2200      	movs	r2, #0
 800330c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800330e:	7bfa      	ldrb	r2, [r7, #15]
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	00db      	lsls	r3, r3, #3
 8003316:	4413      	add	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003324:	7bfa      	ldrb	r2, [r7, #15]
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	00db      	lsls	r3, r3, #3
 800332c:	4413      	add	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003336:	2200      	movs	r2, #0
 8003338:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800333a:	7bfb      	ldrb	r3, [r7, #15]
 800333c:	3301      	adds	r3, #1
 800333e:	73fb      	strb	r3, [r7, #15]
 8003340:	7bfa      	ldrb	r2, [r7, #15]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	429a      	cmp	r2, r3
 8003348:	d3b5      	bcc.n	80032b6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	603b      	str	r3, [r7, #0]
 8003350:	687e      	ldr	r6, [r7, #4]
 8003352:	466d      	mov	r5, sp
 8003354:	f106 0410 	add.w	r4, r6, #16
 8003358:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800335a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800335c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800335e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003360:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003364:	e885 0003 	stmia.w	r5, {r0, r1}
 8003368:	1d33      	adds	r3, r6, #4
 800336a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800336c:	6838      	ldr	r0, [r7, #0]
 800336e:	f004 fac3 	bl	80078f8 <USB_DevInit>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d005      	beq.n	8003384 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2202      	movs	r2, #2
 800337c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e014      	b.n	80033ae <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003398:	2b01      	cmp	r3, #1
 800339a:	d102      	bne.n	80033a2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f001 f98b 	bl	80046b8 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f005 fc05 	bl	8008bb6 <USB_DevDisconnect>

  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080033b6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b084      	sub	sp, #16
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d101      	bne.n	80033d2 <HAL_PCD_Start+0x1c>
 80033ce:	2302      	movs	r3, #2
 80033d0:	e020      	b.n	8003414 <HAL_PCD_Start+0x5e>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2201      	movs	r2, #1
 80033d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d109      	bne.n	80033f6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d005      	beq.n	80033f6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f004 fa0e 	bl	800781c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4618      	mov	r0, r3
 8003406:	f005 fbb5 	bl	8008b74 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800341c:	b590      	push	{r4, r7, lr}
 800341e:	b08d      	sub	sp, #52	; 0x34
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800342a:	6a3b      	ldr	r3, [r7, #32]
 800342c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4618      	mov	r0, r3
 8003434:	f005 fc73 	bl	8008d1e <USB_GetMode>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	f040 84b7 	bne.w	8003dae <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4618      	mov	r0, r3
 8003446:	f005 fbd7 	bl	8008bf8 <USB_ReadInterrupts>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	f000 84ad 	beq.w	8003dac <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	0a1b      	lsrs	r3, r3, #8
 800345c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4618      	mov	r0, r3
 800346c:	f005 fbc4 	bl	8008bf8 <USB_ReadInterrupts>
 8003470:	4603      	mov	r3, r0
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b02      	cmp	r3, #2
 8003478:	d107      	bne.n	800348a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	695a      	ldr	r2, [r3, #20]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f002 0202 	and.w	r2, r2, #2
 8003488:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4618      	mov	r0, r3
 8003490:	f005 fbb2 	bl	8008bf8 <USB_ReadInterrupts>
 8003494:	4603      	mov	r3, r0
 8003496:	f003 0310 	and.w	r3, r3, #16
 800349a:	2b10      	cmp	r3, #16
 800349c:	d161      	bne.n	8003562 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	699a      	ldr	r2, [r3, #24]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0210 	bic.w	r2, r2, #16
 80034ac:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80034ae:	6a3b      	ldr	r3, [r7, #32]
 80034b0:	6a1b      	ldr	r3, [r3, #32]
 80034b2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	f003 020f 	and.w	r2, r3, #15
 80034ba:	4613      	mov	r3, r2
 80034bc:	00db      	lsls	r3, r3, #3
 80034be:	4413      	add	r3, r2
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	4413      	add	r3, r2
 80034ca:	3304      	adds	r3, #4
 80034cc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	0c5b      	lsrs	r3, r3, #17
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d124      	bne.n	8003524 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80034e0:	4013      	ands	r3, r2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d035      	beq.n	8003552 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	091b      	lsrs	r3, r3, #4
 80034ee:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80034f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	461a      	mov	r2, r3
 80034f8:	6a38      	ldr	r0, [r7, #32]
 80034fa:	f005 f9e9 	bl	80088d0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	691a      	ldr	r2, [r3, #16]
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	091b      	lsrs	r3, r3, #4
 8003506:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800350a:	441a      	add	r2, r3
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	6a1a      	ldr	r2, [r3, #32]
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	091b      	lsrs	r3, r3, #4
 8003518:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800351c:	441a      	add	r2, r3
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	621a      	str	r2, [r3, #32]
 8003522:	e016      	b.n	8003552 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	0c5b      	lsrs	r3, r3, #17
 8003528:	f003 030f 	and.w	r3, r3, #15
 800352c:	2b06      	cmp	r3, #6
 800352e:	d110      	bne.n	8003552 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003536:	2208      	movs	r2, #8
 8003538:	4619      	mov	r1, r3
 800353a:	6a38      	ldr	r0, [r7, #32]
 800353c:	f005 f9c8 	bl	80088d0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	6a1a      	ldr	r2, [r3, #32]
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	091b      	lsrs	r3, r3, #4
 8003548:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800354c:	441a      	add	r2, r3
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	699a      	ldr	r2, [r3, #24]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f042 0210 	orr.w	r2, r2, #16
 8003560:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4618      	mov	r0, r3
 8003568:	f005 fb46 	bl	8008bf8 <USB_ReadInterrupts>
 800356c:	4603      	mov	r3, r0
 800356e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003572:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003576:	f040 80a7 	bne.w	80036c8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800357a:	2300      	movs	r3, #0
 800357c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f005 fb4b 	bl	8008c1e <USB_ReadDevAllOutEpInterrupt>
 8003588:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800358a:	e099      	b.n	80036c0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800358c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 808e 	beq.w	80036b4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800359e:	b2d2      	uxtb	r2, r2
 80035a0:	4611      	mov	r1, r2
 80035a2:	4618      	mov	r0, r3
 80035a4:	f005 fb6f 	bl	8008c86 <USB_ReadDevOutEPInterrupt>
 80035a8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d00c      	beq.n	80035ce <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80035b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b6:	015a      	lsls	r2, r3, #5
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	4413      	add	r3, r2
 80035bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035c0:	461a      	mov	r2, r3
 80035c2:	2301      	movs	r3, #1
 80035c4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80035c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 feef 	bl	80043ac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	f003 0308 	and.w	r3, r3, #8
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00c      	beq.n	80035f2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80035d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035da:	015a      	lsls	r2, r3, #5
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	4413      	add	r3, r2
 80035e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035e4:	461a      	mov	r2, r3
 80035e6:	2308      	movs	r3, #8
 80035e8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80035ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f000 ffc5 	bl	800457c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	f003 0310 	and.w	r3, r3, #16
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d008      	beq.n	800360e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80035fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fe:	015a      	lsls	r2, r3, #5
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	4413      	add	r3, r2
 8003604:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003608:	461a      	mov	r2, r3
 800360a:	2310      	movs	r3, #16
 800360c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d030      	beq.n	800367a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003618:	6a3b      	ldr	r3, [r7, #32]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003620:	2b80      	cmp	r3, #128	; 0x80
 8003622:	d109      	bne.n	8003638 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	69fa      	ldr	r2, [r7, #28]
 800362e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003632:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003636:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800363a:	4613      	mov	r3, r2
 800363c:	00db      	lsls	r3, r3, #3
 800363e:	4413      	add	r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	4413      	add	r3, r2
 800364a:	3304      	adds	r3, #4
 800364c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	78db      	ldrb	r3, [r3, #3]
 8003652:	2b01      	cmp	r3, #1
 8003654:	d108      	bne.n	8003668 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	2200      	movs	r2, #0
 800365a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365e:	b2db      	uxtb	r3, r3
 8003660:	4619      	mov	r1, r3
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f00d fe94 	bl	8011390 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366a:	015a      	lsls	r2, r3, #5
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	4413      	add	r3, r2
 8003670:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003674:	461a      	mov	r2, r3
 8003676:	2302      	movs	r3, #2
 8003678:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	f003 0320 	and.w	r3, r3, #32
 8003680:	2b00      	cmp	r3, #0
 8003682:	d008      	beq.n	8003696 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003686:	015a      	lsls	r2, r3, #5
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	4413      	add	r3, r2
 800368c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003690:	461a      	mov	r2, r3
 8003692:	2320      	movs	r3, #32
 8003694:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d009      	beq.n	80036b4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80036a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a2:	015a      	lsls	r2, r3, #5
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	4413      	add	r3, r2
 80036a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036ac:	461a      	mov	r2, r3
 80036ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036b2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b6:	3301      	adds	r3, #1
 80036b8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80036ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036bc:	085b      	lsrs	r3, r3, #1
 80036be:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80036c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f47f af62 	bne.w	800358c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f005 fa93 	bl	8008bf8 <USB_ReadInterrupts>
 80036d2:	4603      	mov	r3, r0
 80036d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036d8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80036dc:	f040 80db 	bne.w	8003896 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4618      	mov	r0, r3
 80036e6:	f005 fab4 	bl	8008c52 <USB_ReadDevAllInEpInterrupt>
 80036ea:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80036ec:	2300      	movs	r3, #0
 80036ee:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80036f0:	e0cd      	b.n	800388e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80036f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	f000 80c2 	beq.w	8003882 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003704:	b2d2      	uxtb	r2, r2
 8003706:	4611      	mov	r1, r2
 8003708:	4618      	mov	r0, r3
 800370a:	f005 fada 	bl	8008cc2 <USB_ReadDevInEPInterrupt>
 800370e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d057      	beq.n	80037ca <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800371a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371c:	f003 030f 	and.w	r3, r3, #15
 8003720:	2201      	movs	r2, #1
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800372e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	43db      	mvns	r3, r3
 8003734:	69f9      	ldr	r1, [r7, #28]
 8003736:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800373a:	4013      	ands	r3, r2
 800373c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800373e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003740:	015a      	lsls	r2, r3, #5
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	4413      	add	r3, r2
 8003746:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800374a:	461a      	mov	r2, r3
 800374c:	2301      	movs	r3, #1
 800374e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	2b01      	cmp	r3, #1
 8003756:	d132      	bne.n	80037be <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800375c:	4613      	mov	r3, r2
 800375e:	00db      	lsls	r3, r3, #3
 8003760:	4413      	add	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	334c      	adds	r3, #76	; 0x4c
 8003768:	6819      	ldr	r1, [r3, #0]
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800376e:	4613      	mov	r3, r2
 8003770:	00db      	lsls	r3, r3, #3
 8003772:	4413      	add	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	4403      	add	r3, r0
 8003778:	3348      	adds	r3, #72	; 0x48
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4419      	add	r1, r3
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003782:	4613      	mov	r3, r2
 8003784:	00db      	lsls	r3, r3, #3
 8003786:	4413      	add	r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	4403      	add	r3, r0
 800378c:	334c      	adds	r3, #76	; 0x4c
 800378e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003792:	2b00      	cmp	r3, #0
 8003794:	d113      	bne.n	80037be <HAL_PCD_IRQHandler+0x3a2>
 8003796:	6879      	ldr	r1, [r7, #4]
 8003798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800379a:	4613      	mov	r3, r2
 800379c:	00db      	lsls	r3, r3, #3
 800379e:	4413      	add	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	440b      	add	r3, r1
 80037a4:	3354      	adds	r3, #84	; 0x54
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d108      	bne.n	80037be <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6818      	ldr	r0, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80037b6:	461a      	mov	r2, r3
 80037b8:	2101      	movs	r1, #1
 80037ba:	f005 fae1 	bl	8008d80 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80037be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	4619      	mov	r1, r3
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f00d fd5e 	bl	8011286 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	f003 0308 	and.w	r3, r3, #8
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d008      	beq.n	80037e6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80037d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d6:	015a      	lsls	r2, r3, #5
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	4413      	add	r3, r2
 80037dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037e0:	461a      	mov	r2, r3
 80037e2:	2308      	movs	r3, #8
 80037e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	f003 0310 	and.w	r3, r3, #16
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d008      	beq.n	8003802 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80037f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f2:	015a      	lsls	r2, r3, #5
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	4413      	add	r3, r2
 80037f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037fc:	461a      	mov	r2, r3
 80037fe:	2310      	movs	r3, #16
 8003800:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003808:	2b00      	cmp	r3, #0
 800380a:	d008      	beq.n	800381e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800380c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380e:	015a      	lsls	r2, r3, #5
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	4413      	add	r3, r2
 8003814:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003818:	461a      	mov	r2, r3
 800381a:	2340      	movs	r3, #64	; 0x40
 800381c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d023      	beq.n	8003870 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003828:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800382a:	6a38      	ldr	r0, [r7, #32]
 800382c:	f004 f9c2 	bl	8007bb4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003832:	4613      	mov	r3, r2
 8003834:	00db      	lsls	r3, r3, #3
 8003836:	4413      	add	r3, r2
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	3338      	adds	r3, #56	; 0x38
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	4413      	add	r3, r2
 8003840:	3304      	adds	r3, #4
 8003842:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	78db      	ldrb	r3, [r3, #3]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d108      	bne.n	800385e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	2200      	movs	r2, #0
 8003850:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003854:	b2db      	uxtb	r3, r3
 8003856:	4619      	mov	r1, r3
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f00d fdab 	bl	80113b4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800385e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003860:	015a      	lsls	r2, r3, #5
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	4413      	add	r3, r2
 8003866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800386a:	461a      	mov	r2, r3
 800386c:	2302      	movs	r3, #2
 800386e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003876:	2b00      	cmp	r3, #0
 8003878:	d003      	beq.n	8003882 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800387a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f000 fd08 	bl	8004292 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003884:	3301      	adds	r3, #1
 8003886:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800388a:	085b      	lsrs	r3, r3, #1
 800388c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800388e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003890:	2b00      	cmp	r3, #0
 8003892:	f47f af2e 	bne.w	80036f2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4618      	mov	r0, r3
 800389c:	f005 f9ac 	bl	8008bf8 <USB_ReadInterrupts>
 80038a0:	4603      	mov	r3, r0
 80038a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80038a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80038aa:	d122      	bne.n	80038f2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	69fa      	ldr	r2, [r7, #28]
 80038b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038ba:	f023 0301 	bic.w	r3, r3, #1
 80038be:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d108      	bne.n	80038dc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80038d2:	2100      	movs	r1, #0
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f00d ff25 	bl	8011724 <HAL_PCDEx_LPM_Callback>
 80038da:	e002      	b.n	80038e2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f00d fd49 	bl	8011374 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	695a      	ldr	r2, [r3, #20]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80038f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f005 f97e 	bl	8008bf8 <USB_ReadInterrupts>
 80038fc:	4603      	mov	r3, r0
 80038fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003902:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003906:	d112      	bne.n	800392e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b01      	cmp	r3, #1
 8003916:	d102      	bne.n	800391e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f00d fd05 	bl	8011328 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	695a      	ldr	r2, [r3, #20]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800392c:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4618      	mov	r0, r3
 8003934:	f005 f960 	bl	8008bf8 <USB_ReadInterrupts>
 8003938:	4603      	mov	r3, r0
 800393a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800393e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003942:	d121      	bne.n	8003988 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	695a      	ldr	r2, [r3, #20]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003952:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800395a:	2b00      	cmp	r3, #0
 800395c:	d111      	bne.n	8003982 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396c:	089b      	lsrs	r3, r3, #2
 800396e:	f003 020f 	and.w	r2, r3, #15
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003978:	2101      	movs	r1, #1
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f00d fed2 	bl	8011724 <HAL_PCDEx_LPM_Callback>
 8003980:	e002      	b.n	8003988 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f00d fcd0 	bl	8011328 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4618      	mov	r0, r3
 800398e:	f005 f933 	bl	8008bf8 <USB_ReadInterrupts>
 8003992:	4603      	mov	r3, r0
 8003994:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003998:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800399c:	f040 80b7 	bne.w	8003b0e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	69fa      	ldr	r2, [r7, #28]
 80039aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039ae:	f023 0301 	bic.w	r3, r3, #1
 80039b2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2110      	movs	r1, #16
 80039ba:	4618      	mov	r0, r3
 80039bc:	f004 f8fa 	bl	8007bb4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039c0:	2300      	movs	r3, #0
 80039c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039c4:	e046      	b.n	8003a54 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80039c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039c8:	015a      	lsls	r2, r3, #5
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	4413      	add	r3, r2
 80039ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039d2:	461a      	mov	r2, r3
 80039d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80039d8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80039da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039dc:	015a      	lsls	r2, r3, #5
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	4413      	add	r3, r2
 80039e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039ea:	0151      	lsls	r1, r2, #5
 80039ec:	69fa      	ldr	r2, [r7, #28]
 80039ee:	440a      	add	r2, r1
 80039f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80039f4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80039f8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80039fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039fc:	015a      	lsls	r2, r3, #5
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	4413      	add	r3, r2
 8003a02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a06:	461a      	mov	r2, r3
 8003a08:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003a0c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a10:	015a      	lsls	r2, r3, #5
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	4413      	add	r3, r2
 8003a16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a1e:	0151      	lsls	r1, r2, #5
 8003a20:	69fa      	ldr	r2, [r7, #28]
 8003a22:	440a      	add	r2, r1
 8003a24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003a28:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003a2c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a30:	015a      	lsls	r2, r3, #5
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	4413      	add	r3, r2
 8003a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a3e:	0151      	lsls	r1, r2, #5
 8003a40:	69fa      	ldr	r2, [r7, #28]
 8003a42:	440a      	add	r2, r1
 8003a44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003a48:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003a4c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a50:	3301      	adds	r3, #1
 8003a52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d3b3      	bcc.n	80039c6 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a64:	69db      	ldr	r3, [r3, #28]
 8003a66:	69fa      	ldr	r2, [r7, #28]
 8003a68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a6c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003a70:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d016      	beq.n	8003aa8 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a84:	69fa      	ldr	r2, [r7, #28]
 8003a86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a8a:	f043 030b 	orr.w	r3, r3, #11
 8003a8e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9a:	69fa      	ldr	r2, [r7, #28]
 8003a9c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003aa0:	f043 030b 	orr.w	r3, r3, #11
 8003aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8003aa6:	e015      	b.n	8003ad4 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003aae:	695b      	ldr	r3, [r3, #20]
 8003ab0:	69fa      	ldr	r2, [r7, #28]
 8003ab2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ab6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003aba:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003abe:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	69fa      	ldr	r2, [r7, #28]
 8003aca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ace:	f043 030b 	orr.w	r3, r3, #11
 8003ad2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	69fa      	ldr	r2, [r7, #28]
 8003ade:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ae2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003ae6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6818      	ldr	r0, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003af8:	461a      	mov	r2, r3
 8003afa:	f005 f941 	bl	8008d80 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	695a      	ldr	r2, [r3, #20]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003b0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f005 f870 	bl	8008bf8 <USB_ReadInterrupts>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b22:	d124      	bne.n	8003b6e <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f005 f906 	bl	8008d3a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f004 f8bb 	bl	8007cae <USB_GetDevSpeed>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681c      	ldr	r4, [r3, #0]
 8003b44:	f000 fec2 	bl	80048cc <HAL_RCC_GetHCLKFreq>
 8003b48:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	461a      	mov	r2, r3
 8003b52:	4620      	mov	r0, r4
 8003b54:	f003 fdc0 	bl	80076d8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f00d fbbc 	bl	80112d6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695a      	ldr	r2, [r3, #20]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003b6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f005 f840 	bl	8008bf8 <USB_ReadInterrupts>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	f003 0308 	and.w	r3, r3, #8
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d10a      	bne.n	8003b98 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f00d fb99 	bl	80112ba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	695a      	ldr	r2, [r3, #20]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f002 0208 	and.w	r2, r2, #8
 8003b96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f005 f82b 	bl	8008bf8 <USB_ReadInterrupts>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ba8:	2b80      	cmp	r3, #128	; 0x80
 8003baa:	d122      	bne.n	8003bf2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003bac:	6a3b      	ldr	r3, [r7, #32]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003bb4:	6a3b      	ldr	r3, [r7, #32]
 8003bb6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003bb8:	2301      	movs	r3, #1
 8003bba:	627b      	str	r3, [r7, #36]	; 0x24
 8003bbc:	e014      	b.n	8003be8 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003bbe:	6879      	ldr	r1, [r7, #4]
 8003bc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	00db      	lsls	r3, r3, #3
 8003bc6:	4413      	add	r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d105      	bne.n	8003be2 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	4619      	mov	r1, r3
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 fb27 	bl	8004230 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	3301      	adds	r3, #1
 8003be6:	627b      	str	r3, [r7, #36]	; 0x24
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d3e5      	bcc.n	8003bbe <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f004 fffe 	bl	8008bf8 <USB_ReadInterrupts>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c06:	d13b      	bne.n	8003c80 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c08:	2301      	movs	r3, #1
 8003c0a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c0c:	e02b      	b.n	8003c66 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c10:	015a      	lsls	r2, r3, #5
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	4413      	add	r3, r2
 8003c16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c1e:	6879      	ldr	r1, [r7, #4]
 8003c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c22:	4613      	mov	r3, r2
 8003c24:	00db      	lsls	r3, r3, #3
 8003c26:	4413      	add	r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	440b      	add	r3, r1
 8003c2c:	3340      	adds	r3, #64	; 0x40
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d115      	bne.n	8003c60 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003c34:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	da12      	bge.n	8003c60 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003c3a:	6879      	ldr	r1, [r7, #4]
 8003c3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c3e:	4613      	mov	r3, r2
 8003c40:	00db      	lsls	r3, r3, #3
 8003c42:	4413      	add	r3, r2
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	440b      	add	r3, r1
 8003c48:	333f      	adds	r3, #63	; 0x3f
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	4619      	mov	r1, r3
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 fae8 	bl	8004230 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c62:	3301      	adds	r3, #1
 8003c64:	627b      	str	r3, [r7, #36]	; 0x24
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d3ce      	bcc.n	8003c0e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	695a      	ldr	r2, [r3, #20]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003c7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f004 ffb7 	bl	8008bf8 <USB_ReadInterrupts>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c94:	d155      	bne.n	8003d42 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c96:	2301      	movs	r3, #1
 8003c98:	627b      	str	r3, [r7, #36]	; 0x24
 8003c9a:	e045      	b.n	8003d28 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9e:	015a      	lsls	r2, r3, #5
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	4413      	add	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	440b      	add	r3, r1
 8003cba:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d12e      	bne.n	8003d22 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003cc4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	da2b      	bge.n	8003d22 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003cd6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d121      	bne.n	8003d22 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003cde:	6879      	ldr	r1, [r7, #4]
 8003ce0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	00db      	lsls	r3, r3, #3
 8003ce6:	4413      	add	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	440b      	add	r3, r1
 8003cec:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003cf4:	6a3b      	ldr	r3, [r7, #32]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003cfc:	6a3b      	ldr	r3, [r7, #32]
 8003cfe:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d10a      	bne.n	8003d22 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	69fa      	ldr	r2, [r7, #28]
 8003d16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d1e:	6053      	str	r3, [r2, #4]
            break;
 8003d20:	e007      	b.n	8003d32 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d24:	3301      	adds	r3, #1
 8003d26:	627b      	str	r3, [r7, #36]	; 0x24
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d3b4      	bcc.n	8003c9c <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	695a      	ldr	r2, [r3, #20]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003d40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f004 ff56 	bl	8008bf8 <USB_ReadInterrupts>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d56:	d10a      	bne.n	8003d6e <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f00d fb3d 	bl	80113d8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	695a      	ldr	r2, [r3, #20]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003d6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4618      	mov	r0, r3
 8003d74:	f004 ff40 	bl	8008bf8 <USB_ReadInterrupts>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	f003 0304 	and.w	r3, r3, #4
 8003d7e:	2b04      	cmp	r3, #4
 8003d80:	d115      	bne.n	8003dae <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	f003 0304 	and.w	r3, r3, #4
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f00d fb2d 	bl	80113f4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	6859      	ldr	r1, [r3, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	430a      	orrs	r2, r1
 8003da8:	605a      	str	r2, [r3, #4]
 8003daa:	e000      	b.n	8003dae <HAL_PCD_IRQHandler+0x992>
      return;
 8003dac:	bf00      	nop
    }
  }
}
 8003dae:	3734      	adds	r7, #52	; 0x34
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd90      	pop	{r4, r7, pc}

08003db4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d101      	bne.n	8003dce <HAL_PCD_SetAddress+0x1a>
 8003dca:	2302      	movs	r3, #2
 8003dcc:	e013      	b.n	8003df6 <HAL_PCD_SetAddress+0x42>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	78fa      	ldrb	r2, [r7, #3]
 8003dda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	78fa      	ldrb	r2, [r7, #3]
 8003de4:	4611      	mov	r1, r2
 8003de6:	4618      	mov	r0, r3
 8003de8:	f004 fe9e 	bl	8008b28 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b084      	sub	sp, #16
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
 8003e06:	4608      	mov	r0, r1
 8003e08:	4611      	mov	r1, r2
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	70fb      	strb	r3, [r7, #3]
 8003e10:	460b      	mov	r3, r1
 8003e12:	803b      	strh	r3, [r7, #0]
 8003e14:	4613      	mov	r3, r2
 8003e16:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003e1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	da0f      	bge.n	8003e44 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e24:	78fb      	ldrb	r3, [r7, #3]
 8003e26:	f003 020f 	and.w	r2, r3, #15
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	00db      	lsls	r3, r3, #3
 8003e2e:	4413      	add	r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	3338      	adds	r3, #56	; 0x38
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	4413      	add	r3, r2
 8003e38:	3304      	adds	r3, #4
 8003e3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	705a      	strb	r2, [r3, #1]
 8003e42:	e00f      	b.n	8003e64 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e44:	78fb      	ldrb	r3, [r7, #3]
 8003e46:	f003 020f 	and.w	r2, r3, #15
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	4413      	add	r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	4413      	add	r3, r2
 8003e5a:	3304      	adds	r3, #4
 8003e5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003e64:	78fb      	ldrb	r3, [r7, #3]
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	b2da      	uxtb	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003e70:	883a      	ldrh	r2, [r7, #0]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	78ba      	ldrb	r2, [r7, #2]
 8003e7a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	785b      	ldrb	r3, [r3, #1]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d004      	beq.n	8003e8e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003e8e:	78bb      	ldrb	r3, [r7, #2]
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d102      	bne.n	8003e9a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d101      	bne.n	8003ea8 <HAL_PCD_EP_Open+0xaa>
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	e00e      	b.n	8003ec6 <HAL_PCD_EP_Open+0xc8>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68f9      	ldr	r1, [r7, #12]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f003 ff1e 	bl	8007cf8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003ec4:	7afb      	ldrb	r3, [r7, #11]
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b084      	sub	sp, #16
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003eda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	da0f      	bge.n	8003f02 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ee2:	78fb      	ldrb	r3, [r7, #3]
 8003ee4:	f003 020f 	and.w	r2, r3, #15
 8003ee8:	4613      	mov	r3, r2
 8003eea:	00db      	lsls	r3, r3, #3
 8003eec:	4413      	add	r3, r2
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	3338      	adds	r3, #56	; 0x38
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	4413      	add	r3, r2
 8003ef6:	3304      	adds	r3, #4
 8003ef8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2201      	movs	r2, #1
 8003efe:	705a      	strb	r2, [r3, #1]
 8003f00:	e00f      	b.n	8003f22 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f02:	78fb      	ldrb	r3, [r7, #3]
 8003f04:	f003 020f 	and.w	r2, r3, #15
 8003f08:	4613      	mov	r3, r2
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	4413      	add	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	4413      	add	r3, r2
 8003f18:	3304      	adds	r3, #4
 8003f1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003f22:	78fb      	ldrb	r3, [r7, #3]
 8003f24:	f003 030f 	and.w	r3, r3, #15
 8003f28:	b2da      	uxtb	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d101      	bne.n	8003f3c <HAL_PCD_EP_Close+0x6e>
 8003f38:	2302      	movs	r3, #2
 8003f3a:	e00e      	b.n	8003f5a <HAL_PCD_EP_Close+0x8c>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68f9      	ldr	r1, [r7, #12]
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f003 ff5c 	bl	8007e08 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b086      	sub	sp, #24
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	60f8      	str	r0, [r7, #12]
 8003f6a:	607a      	str	r2, [r7, #4]
 8003f6c:	603b      	str	r3, [r7, #0]
 8003f6e:	460b      	mov	r3, r1
 8003f70:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f72:	7afb      	ldrb	r3, [r7, #11]
 8003f74:	f003 020f 	and.w	r2, r3, #15
 8003f78:	4613      	mov	r3, r2
 8003f7a:	00db      	lsls	r3, r3, #3
 8003f7c:	4413      	add	r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	4413      	add	r3, r2
 8003f88:	3304      	adds	r3, #4
 8003f8a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003fa4:	7afb      	ldrb	r3, [r7, #11]
 8003fa6:	f003 030f 	and.w	r3, r3, #15
 8003faa:	b2da      	uxtb	r2, r3
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d102      	bne.n	8003fbe <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003fbe:	7afb      	ldrb	r3, [r7, #11]
 8003fc0:	f003 030f 	and.w	r3, r3, #15
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d109      	bne.n	8003fdc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6818      	ldr	r0, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	6979      	ldr	r1, [r7, #20]
 8003fd6:	f004 fa3b 	bl	8008450 <USB_EP0StartXfer>
 8003fda:	e008      	b.n	8003fee <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6818      	ldr	r0, [r3, #0]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	691b      	ldr	r3, [r3, #16]
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	6979      	ldr	r1, [r7, #20]
 8003fea:	f003 ffe9 	bl	8007fc0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	460b      	mov	r3, r1
 8004002:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004004:	78fb      	ldrb	r3, [r7, #3]
 8004006:	f003 020f 	and.w	r2, r3, #15
 800400a:	6879      	ldr	r1, [r7, #4]
 800400c:	4613      	mov	r3, r2
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	4413      	add	r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	440b      	add	r3, r1
 8004016:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800401a:	681b      	ldr	r3, [r3, #0]
}
 800401c:	4618      	mov	r0, r3
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b086      	sub	sp, #24
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	607a      	str	r2, [r7, #4]
 8004032:	603b      	str	r3, [r7, #0]
 8004034:	460b      	mov	r3, r1
 8004036:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004038:	7afb      	ldrb	r3, [r7, #11]
 800403a:	f003 020f 	and.w	r2, r3, #15
 800403e:	4613      	mov	r3, r2
 8004040:	00db      	lsls	r3, r3, #3
 8004042:	4413      	add	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	3338      	adds	r3, #56	; 0x38
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	4413      	add	r3, r2
 800404c:	3304      	adds	r3, #4
 800404e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	683a      	ldr	r2, [r7, #0]
 800405a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	2200      	movs	r2, #0
 8004060:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2201      	movs	r2, #1
 8004066:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004068:	7afb      	ldrb	r3, [r7, #11]
 800406a:	f003 030f 	and.w	r3, r3, #15
 800406e:	b2da      	uxtb	r2, r3
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	2b01      	cmp	r3, #1
 800407a:	d102      	bne.n	8004082 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004082:	7afb      	ldrb	r3, [r7, #11]
 8004084:	f003 030f 	and.w	r3, r3, #15
 8004088:	2b00      	cmp	r3, #0
 800408a:	d109      	bne.n	80040a0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6818      	ldr	r0, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	691b      	ldr	r3, [r3, #16]
 8004094:	b2db      	uxtb	r3, r3
 8004096:	461a      	mov	r2, r3
 8004098:	6979      	ldr	r1, [r7, #20]
 800409a:	f004 f9d9 	bl	8008450 <USB_EP0StartXfer>
 800409e:	e008      	b.n	80040b2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6818      	ldr	r0, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	461a      	mov	r2, r3
 80040ac:	6979      	ldr	r1, [r7, #20]
 80040ae:	f003 ff87 	bl	8007fc0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3718      	adds	r7, #24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	460b      	mov	r3, r1
 80040c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80040c8:	78fb      	ldrb	r3, [r7, #3]
 80040ca:	f003 020f 	and.w	r2, r3, #15
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d901      	bls.n	80040da <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e050      	b.n	800417c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80040da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	da0f      	bge.n	8004102 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040e2:	78fb      	ldrb	r3, [r7, #3]
 80040e4:	f003 020f 	and.w	r2, r3, #15
 80040e8:	4613      	mov	r3, r2
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	4413      	add	r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	3338      	adds	r3, #56	; 0x38
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	4413      	add	r3, r2
 80040f6:	3304      	adds	r3, #4
 80040f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2201      	movs	r2, #1
 80040fe:	705a      	strb	r2, [r3, #1]
 8004100:	e00d      	b.n	800411e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004102:	78fa      	ldrb	r2, [r7, #3]
 8004104:	4613      	mov	r3, r2
 8004106:	00db      	lsls	r3, r3, #3
 8004108:	4413      	add	r3, r2
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	4413      	add	r3, r2
 8004114:	3304      	adds	r3, #4
 8004116:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2201      	movs	r2, #1
 8004122:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004124:	78fb      	ldrb	r3, [r7, #3]
 8004126:	f003 030f 	and.w	r3, r3, #15
 800412a:	b2da      	uxtb	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004136:	2b01      	cmp	r3, #1
 8004138:	d101      	bne.n	800413e <HAL_PCD_EP_SetStall+0x82>
 800413a:	2302      	movs	r3, #2
 800413c:	e01e      	b.n	800417c <HAL_PCD_EP_SetStall+0xc0>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68f9      	ldr	r1, [r7, #12]
 800414c:	4618      	mov	r0, r3
 800414e:	f004 fc17 	bl	8008980 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004152:	78fb      	ldrb	r3, [r7, #3]
 8004154:	f003 030f 	and.w	r3, r3, #15
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10a      	bne.n	8004172 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6818      	ldr	r0, [r3, #0]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	691b      	ldr	r3, [r3, #16]
 8004164:	b2d9      	uxtb	r1, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800416c:	461a      	mov	r2, r3
 800416e:	f004 fe07 	bl	8008d80 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	460b      	mov	r3, r1
 800418e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004190:	78fb      	ldrb	r3, [r7, #3]
 8004192:	f003 020f 	and.w	r2, r3, #15
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	429a      	cmp	r2, r3
 800419c:	d901      	bls.n	80041a2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e042      	b.n	8004228 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80041a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	da0f      	bge.n	80041ca <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041aa:	78fb      	ldrb	r3, [r7, #3]
 80041ac:	f003 020f 	and.w	r2, r3, #15
 80041b0:	4613      	mov	r3, r2
 80041b2:	00db      	lsls	r3, r3, #3
 80041b4:	4413      	add	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	3338      	adds	r3, #56	; 0x38
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	4413      	add	r3, r2
 80041be:	3304      	adds	r3, #4
 80041c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2201      	movs	r2, #1
 80041c6:	705a      	strb	r2, [r3, #1]
 80041c8:	e00f      	b.n	80041ea <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041ca:	78fb      	ldrb	r3, [r7, #3]
 80041cc:	f003 020f 	and.w	r2, r3, #15
 80041d0:	4613      	mov	r3, r2
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	4413      	add	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	4413      	add	r3, r2
 80041e0:	3304      	adds	r3, #4
 80041e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041f0:	78fb      	ldrb	r3, [r7, #3]
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	b2da      	uxtb	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004202:	2b01      	cmp	r3, #1
 8004204:	d101      	bne.n	800420a <HAL_PCD_EP_ClrStall+0x86>
 8004206:	2302      	movs	r3, #2
 8004208:	e00e      	b.n	8004228 <HAL_PCD_EP_ClrStall+0xa4>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68f9      	ldr	r1, [r7, #12]
 8004218:	4618      	mov	r0, r3
 800421a:	f004 fc1f 	bl	8008a5c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004226:	2300      	movs	r3, #0
}
 8004228:	4618      	mov	r0, r3
 800422a:	3710      	adds	r7, #16
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	460b      	mov	r3, r1
 800423a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800423c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004240:	2b00      	cmp	r3, #0
 8004242:	da0c      	bge.n	800425e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004244:	78fb      	ldrb	r3, [r7, #3]
 8004246:	f003 020f 	and.w	r2, r3, #15
 800424a:	4613      	mov	r3, r2
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	4413      	add	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	3338      	adds	r3, #56	; 0x38
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	4413      	add	r3, r2
 8004258:	3304      	adds	r3, #4
 800425a:	60fb      	str	r3, [r7, #12]
 800425c:	e00c      	b.n	8004278 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800425e:	78fb      	ldrb	r3, [r7, #3]
 8004260:	f003 020f 	and.w	r2, r3, #15
 8004264:	4613      	mov	r3, r2
 8004266:	00db      	lsls	r3, r3, #3
 8004268:	4413      	add	r3, r2
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	4413      	add	r3, r2
 8004274:	3304      	adds	r3, #4
 8004276:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68f9      	ldr	r1, [r7, #12]
 800427e:	4618      	mov	r0, r3
 8004280:	f004 fa3e 	bl	8008700 <USB_EPStopXfer>
 8004284:	4603      	mov	r3, r0
 8004286:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004288:	7afb      	ldrb	r3, [r7, #11]
}
 800428a:	4618      	mov	r0, r3
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b08a      	sub	sp, #40	; 0x28
 8004296:	af02      	add	r7, sp, #8
 8004298:	6078      	str	r0, [r7, #4]
 800429a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80042a6:	683a      	ldr	r2, [r7, #0]
 80042a8:	4613      	mov	r3, r2
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	4413      	add	r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	3338      	adds	r3, #56	; 0x38
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	4413      	add	r3, r2
 80042b6:	3304      	adds	r3, #4
 80042b8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6a1a      	ldr	r2, [r3, #32]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d901      	bls.n	80042ca <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e06c      	b.n	80043a4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	699a      	ldr	r2, [r3, #24]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6a1b      	ldr	r3, [r3, #32]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	69fa      	ldr	r2, [r7, #28]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d902      	bls.n	80042e6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	3303      	adds	r3, #3
 80042ea:	089b      	lsrs	r3, r3, #2
 80042ec:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80042ee:	e02b      	b.n	8004348 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	699a      	ldr	r2, [r3, #24]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	69fa      	ldr	r2, [r7, #28]
 8004302:	429a      	cmp	r2, r3
 8004304:	d902      	bls.n	800430c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	3303      	adds	r3, #3
 8004310:	089b      	lsrs	r3, r3, #2
 8004312:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6919      	ldr	r1, [r3, #16]
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	b2da      	uxtb	r2, r3
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004324:	b2db      	uxtb	r3, r3
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	4603      	mov	r3, r0
 800432a:	6978      	ldr	r0, [r7, #20]
 800432c:	f004 fa92 	bl	8008854 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	691a      	ldr	r2, [r3, #16]
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	441a      	add	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6a1a      	ldr	r2, [r3, #32]
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	441a      	add	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	015a      	lsls	r2, r3, #5
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	4413      	add	r3, r2
 8004350:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	b29b      	uxth	r3, r3
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	429a      	cmp	r2, r3
 800435c:	d809      	bhi.n	8004372 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6a1a      	ldr	r2, [r3, #32]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004366:	429a      	cmp	r2, r3
 8004368:	d203      	bcs.n	8004372 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1be      	bne.n	80042f0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	699a      	ldr	r2, [r3, #24]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	429a      	cmp	r2, r3
 800437c:	d811      	bhi.n	80043a2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	f003 030f 	and.w	r3, r3, #15
 8004384:	2201      	movs	r2, #1
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004392:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	43db      	mvns	r3, r3
 8004398:	6939      	ldr	r1, [r7, #16]
 800439a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800439e:	4013      	ands	r3, r2
 80043a0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3720      	adds	r7, #32
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b088      	sub	sp, #32
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	333c      	adds	r3, #60	; 0x3c
 80043c4:	3304      	adds	r3, #4
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	015a      	lsls	r2, r3, #5
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	4413      	add	r3, r2
 80043d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d17b      	bne.n	80044da <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	f003 0308 	and.w	r3, r3, #8
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d015      	beq.n	8004418 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	4a61      	ldr	r2, [pc, #388]	; (8004574 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	f240 80b9 	bls.w	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 80b3 	beq.w	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	015a      	lsls	r2, r3, #5
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	4413      	add	r3, r2
 800440a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800440e:	461a      	mov	r2, r3
 8004410:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004414:	6093      	str	r3, [r2, #8]
 8004416:	e0a7      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	f003 0320 	and.w	r3, r3, #32
 800441e:	2b00      	cmp	r3, #0
 8004420:	d009      	beq.n	8004436 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	015a      	lsls	r2, r3, #5
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	4413      	add	r3, r2
 800442a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800442e:	461a      	mov	r2, r3
 8004430:	2320      	movs	r3, #32
 8004432:	6093      	str	r3, [r2, #8]
 8004434:	e098      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800443c:	2b00      	cmp	r3, #0
 800443e:	f040 8093 	bne.w	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	4a4b      	ldr	r2, [pc, #300]	; (8004574 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d90f      	bls.n	800446a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00a      	beq.n	800446a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	015a      	lsls	r2, r3, #5
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	4413      	add	r3, r2
 800445c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004460:	461a      	mov	r2, r3
 8004462:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004466:	6093      	str	r3, [r2, #8]
 8004468:	e07e      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	4613      	mov	r3, r2
 800446e:	00db      	lsls	r3, r3, #3
 8004470:	4413      	add	r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	4413      	add	r3, r2
 800447c:	3304      	adds	r3, #4
 800447e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	69da      	ldr	r2, [r3, #28]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	0159      	lsls	r1, r3, #5
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	440b      	add	r3, r1
 800448c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004496:	1ad2      	subs	r2, r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d114      	bne.n	80044cc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d109      	bne.n	80044be <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6818      	ldr	r0, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80044b4:	461a      	mov	r2, r3
 80044b6:	2101      	movs	r1, #1
 80044b8:	f004 fc62 	bl	8008d80 <USB_EP0_OutStart>
 80044bc:	e006      	b.n	80044cc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	691a      	ldr	r2, [r3, #16]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	441a      	add	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	4619      	mov	r1, r3
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f00c febc 	bl	8011250 <HAL_PCD_DataOutStageCallback>
 80044d8:	e046      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	4a26      	ldr	r2, [pc, #152]	; (8004578 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d124      	bne.n	800452c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00a      	beq.n	8004502 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	015a      	lsls	r2, r3, #5
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	4413      	add	r3, r2
 80044f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044f8:	461a      	mov	r2, r3
 80044fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044fe:	6093      	str	r3, [r2, #8]
 8004500:	e032      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	f003 0320 	and.w	r3, r3, #32
 8004508:	2b00      	cmp	r3, #0
 800450a:	d008      	beq.n	800451e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	015a      	lsls	r2, r3, #5
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	4413      	add	r3, r2
 8004514:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004518:	461a      	mov	r2, r3
 800451a:	2320      	movs	r3, #32
 800451c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	b2db      	uxtb	r3, r3
 8004522:	4619      	mov	r1, r3
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f00c fe93 	bl	8011250 <HAL_PCD_DataOutStageCallback>
 800452a:	e01d      	b.n	8004568 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d114      	bne.n	800455c <PCD_EP_OutXfrComplete_int+0x1b0>
 8004532:	6879      	ldr	r1, [r7, #4]
 8004534:	683a      	ldr	r2, [r7, #0]
 8004536:	4613      	mov	r3, r2
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	4413      	add	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	440b      	add	r3, r1
 8004540:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d108      	bne.n	800455c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6818      	ldr	r0, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004554:	461a      	mov	r2, r3
 8004556:	2100      	movs	r1, #0
 8004558:	f004 fc12 	bl	8008d80 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	b2db      	uxtb	r3, r3
 8004560:	4619      	mov	r1, r3
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f00c fe74 	bl	8011250 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	3720      	adds	r7, #32
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	4f54300a 	.word	0x4f54300a
 8004578:	4f54310a 	.word	0x4f54310a

0800457c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	333c      	adds	r3, #60	; 0x3c
 8004594:	3304      	adds	r3, #4
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	015a      	lsls	r2, r3, #5
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	4413      	add	r3, r2
 80045a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	4a15      	ldr	r2, [pc, #84]	; (8004604 <PCD_EP_OutSetupPacket_int+0x88>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d90e      	bls.n	80045d0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d009      	beq.n	80045d0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	015a      	lsls	r2, r3, #5
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	4413      	add	r3, r2
 80045c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045c8:	461a      	mov	r2, r3
 80045ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f00c fe2b 	bl	801122c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	4a0a      	ldr	r2, [pc, #40]	; (8004604 <PCD_EP_OutSetupPacket_int+0x88>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d90c      	bls.n	80045f8 <PCD_EP_OutSetupPacket_int+0x7c>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d108      	bne.n	80045f8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6818      	ldr	r0, [r3, #0]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80045f0:	461a      	mov	r2, r3
 80045f2:	2101      	movs	r1, #1
 80045f4:	f004 fbc4 	bl	8008d80 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3718      	adds	r7, #24
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	4f54300a 	.word	0x4f54300a

08004608 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	460b      	mov	r3, r1
 8004612:	70fb      	strb	r3, [r7, #3]
 8004614:	4613      	mov	r3, r2
 8004616:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004620:	78fb      	ldrb	r3, [r7, #3]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d107      	bne.n	8004636 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004626:	883b      	ldrh	r3, [r7, #0]
 8004628:	0419      	lsls	r1, r3, #16
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68ba      	ldr	r2, [r7, #8]
 8004630:	430a      	orrs	r2, r1
 8004632:	629a      	str	r2, [r3, #40]	; 0x28
 8004634:	e028      	b.n	8004688 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463c:	0c1b      	lsrs	r3, r3, #16
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	4413      	add	r3, r2
 8004642:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004644:	2300      	movs	r3, #0
 8004646:	73fb      	strb	r3, [r7, #15]
 8004648:	e00d      	b.n	8004666 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	7bfb      	ldrb	r3, [r7, #15]
 8004650:	3340      	adds	r3, #64	; 0x40
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	4413      	add	r3, r2
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	0c1b      	lsrs	r3, r3, #16
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	4413      	add	r3, r2
 800465e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004660:	7bfb      	ldrb	r3, [r7, #15]
 8004662:	3301      	adds	r3, #1
 8004664:	73fb      	strb	r3, [r7, #15]
 8004666:	7bfa      	ldrb	r2, [r7, #15]
 8004668:	78fb      	ldrb	r3, [r7, #3]
 800466a:	3b01      	subs	r3, #1
 800466c:	429a      	cmp	r2, r3
 800466e:	d3ec      	bcc.n	800464a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004670:	883b      	ldrh	r3, [r7, #0]
 8004672:	0418      	lsls	r0, r3, #16
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6819      	ldr	r1, [r3, #0]
 8004678:	78fb      	ldrb	r3, [r7, #3]
 800467a:	3b01      	subs	r3, #1
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	4302      	orrs	r2, r0
 8004680:	3340      	adds	r3, #64	; 0x40
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	440b      	add	r3, r1
 8004686:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr

08004696 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004696:	b480      	push	{r7}
 8004698:	b083      	sub	sp, #12
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]
 800469e:	460b      	mov	r3, r1
 80046a0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	887a      	ldrh	r2, [r7, #2]
 80046a8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	699b      	ldr	r3, [r3, #24]
 80046da:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046ea:	f043 0303 	orr.w	r3, r3, #3
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80046f2:	2300      	movs	r3, #0
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3714      	adds	r7, #20
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d101      	bne.n	8004714 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e0cc      	b.n	80048ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004714:	4b68      	ldr	r3, [pc, #416]	; (80048b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 030f 	and.w	r3, r3, #15
 800471c:	683a      	ldr	r2, [r7, #0]
 800471e:	429a      	cmp	r2, r3
 8004720:	d90c      	bls.n	800473c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004722:	4b65      	ldr	r3, [pc, #404]	; (80048b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004724:	683a      	ldr	r2, [r7, #0]
 8004726:	b2d2      	uxtb	r2, r2
 8004728:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800472a:	4b63      	ldr	r3, [pc, #396]	; (80048b8 <HAL_RCC_ClockConfig+0x1b8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 030f 	and.w	r3, r3, #15
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	d001      	beq.n	800473c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e0b8      	b.n	80048ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d020      	beq.n	800478a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 0304 	and.w	r3, r3, #4
 8004750:	2b00      	cmp	r3, #0
 8004752:	d005      	beq.n	8004760 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004754:	4b59      	ldr	r3, [pc, #356]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	4a58      	ldr	r2, [pc, #352]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 800475a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800475e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0308 	and.w	r3, r3, #8
 8004768:	2b00      	cmp	r3, #0
 800476a:	d005      	beq.n	8004778 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800476c:	4b53      	ldr	r3, [pc, #332]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	4a52      	ldr	r2, [pc, #328]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 8004772:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004776:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004778:	4b50      	ldr	r3, [pc, #320]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	494d      	ldr	r1, [pc, #308]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 8004786:	4313      	orrs	r3, r2
 8004788:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	d044      	beq.n	8004820 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	2b01      	cmp	r3, #1
 800479c:	d107      	bne.n	80047ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800479e:	4b47      	ldr	r3, [pc, #284]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d119      	bne.n	80047de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e07f      	b.n	80048ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d003      	beq.n	80047be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047ba:	2b03      	cmp	r3, #3
 80047bc:	d107      	bne.n	80047ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047be:	4b3f      	ldr	r3, [pc, #252]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d109      	bne.n	80047de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e06f      	b.n	80048ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ce:	4b3b      	ldr	r3, [pc, #236]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0302 	and.w	r3, r3, #2
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e067      	b.n	80048ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047de:	4b37      	ldr	r3, [pc, #220]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f023 0203 	bic.w	r2, r3, #3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	4934      	ldr	r1, [pc, #208]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 80047ec:	4313      	orrs	r3, r2
 80047ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047f0:	f7fc fdf2 	bl	80013d8 <HAL_GetTick>
 80047f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047f6:	e00a      	b.n	800480e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047f8:	f7fc fdee 	bl	80013d8 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	f241 3288 	movw	r2, #5000	; 0x1388
 8004806:	4293      	cmp	r3, r2
 8004808:	d901      	bls.n	800480e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e04f      	b.n	80048ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800480e:	4b2b      	ldr	r3, [pc, #172]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f003 020c 	and.w	r2, r3, #12
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	429a      	cmp	r2, r3
 800481e:	d1eb      	bne.n	80047f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004820:	4b25      	ldr	r3, [pc, #148]	; (80048b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 030f 	and.w	r3, r3, #15
 8004828:	683a      	ldr	r2, [r7, #0]
 800482a:	429a      	cmp	r2, r3
 800482c:	d20c      	bcs.n	8004848 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800482e:	4b22      	ldr	r3, [pc, #136]	; (80048b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004830:	683a      	ldr	r2, [r7, #0]
 8004832:	b2d2      	uxtb	r2, r2
 8004834:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004836:	4b20      	ldr	r3, [pc, #128]	; (80048b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 030f 	and.w	r3, r3, #15
 800483e:	683a      	ldr	r2, [r7, #0]
 8004840:	429a      	cmp	r2, r3
 8004842:	d001      	beq.n	8004848 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e032      	b.n	80048ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b00      	cmp	r3, #0
 8004852:	d008      	beq.n	8004866 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004854:	4b19      	ldr	r3, [pc, #100]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	4916      	ldr	r1, [pc, #88]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 8004862:	4313      	orrs	r3, r2
 8004864:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0308 	and.w	r3, r3, #8
 800486e:	2b00      	cmp	r3, #0
 8004870:	d009      	beq.n	8004886 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004872:	4b12      	ldr	r3, [pc, #72]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	00db      	lsls	r3, r3, #3
 8004880:	490e      	ldr	r1, [pc, #56]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 8004882:	4313      	orrs	r3, r2
 8004884:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004886:	f000 fbb1 	bl	8004fec <HAL_RCC_GetSysClockFreq>
 800488a:	4602      	mov	r2, r0
 800488c:	4b0b      	ldr	r3, [pc, #44]	; (80048bc <HAL_RCC_ClockConfig+0x1bc>)
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	091b      	lsrs	r3, r3, #4
 8004892:	f003 030f 	and.w	r3, r3, #15
 8004896:	490a      	ldr	r1, [pc, #40]	; (80048c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004898:	5ccb      	ldrb	r3, [r1, r3]
 800489a:	fa22 f303 	lsr.w	r3, r2, r3
 800489e:	4a09      	ldr	r2, [pc, #36]	; (80048c4 <HAL_RCC_ClockConfig+0x1c4>)
 80048a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80048a2:	4b09      	ldr	r3, [pc, #36]	; (80048c8 <HAL_RCC_ClockConfig+0x1c8>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4618      	mov	r0, r3
 80048a8:	f7fc fc26 	bl	80010f8 <HAL_InitTick>

  return HAL_OK;
 80048ac:	2300      	movs	r3, #0
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3710      	adds	r7, #16
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	40023c00 	.word	0x40023c00
 80048bc:	40023800 	.word	0x40023800
 80048c0:	08011d9c 	.word	0x08011d9c
 80048c4:	20002584 	.word	0x20002584
 80048c8:	20002588 	.word	0x20002588

080048cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048cc:	b480      	push	{r7}
 80048ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048d0:	4b03      	ldr	r3, [pc, #12]	; (80048e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80048d2:	681b      	ldr	r3, [r3, #0]
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	20002584 	.word	0x20002584

080048e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80048e8:	f7ff fff0 	bl	80048cc <HAL_RCC_GetHCLKFreq>
 80048ec:	4602      	mov	r2, r0
 80048ee:	4b05      	ldr	r3, [pc, #20]	; (8004904 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	0a9b      	lsrs	r3, r3, #10
 80048f4:	f003 0307 	and.w	r3, r3, #7
 80048f8:	4903      	ldr	r1, [pc, #12]	; (8004908 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048fa:	5ccb      	ldrb	r3, [r1, r3]
 80048fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004900:	4618      	mov	r0, r3
 8004902:	bd80      	pop	{r7, pc}
 8004904:	40023800 	.word	0x40023800
 8004908:	08011dac 	.word	0x08011dac

0800490c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004910:	f7ff ffdc 	bl	80048cc <HAL_RCC_GetHCLKFreq>
 8004914:	4602      	mov	r2, r0
 8004916:	4b05      	ldr	r3, [pc, #20]	; (800492c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	0b5b      	lsrs	r3, r3, #13
 800491c:	f003 0307 	and.w	r3, r3, #7
 8004920:	4903      	ldr	r1, [pc, #12]	; (8004930 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004922:	5ccb      	ldrb	r3, [r1, r3]
 8004924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004928:	4618      	mov	r0, r3
 800492a:	bd80      	pop	{r7, pc}
 800492c:	40023800 	.word	0x40023800
 8004930:	08011dac 	.word	0x08011dac

08004934 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	220f      	movs	r2, #15
 8004942:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004944:	4b12      	ldr	r3, [pc, #72]	; (8004990 <HAL_RCC_GetClockConfig+0x5c>)
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f003 0203 	and.w	r2, r3, #3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004950:	4b0f      	ldr	r3, [pc, #60]	; (8004990 <HAL_RCC_GetClockConfig+0x5c>)
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800495c:	4b0c      	ldr	r3, [pc, #48]	; (8004990 <HAL_RCC_GetClockConfig+0x5c>)
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004968:	4b09      	ldr	r3, [pc, #36]	; (8004990 <HAL_RCC_GetClockConfig+0x5c>)
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	08db      	lsrs	r3, r3, #3
 800496e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004976:	4b07      	ldr	r3, [pc, #28]	; (8004994 <HAL_RCC_GetClockConfig+0x60>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 020f 	and.w	r2, r3, #15
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	601a      	str	r2, [r3, #0]
}
 8004982:	bf00      	nop
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	40023800 	.word	0x40023800
 8004994:	40023c00 	.word	0x40023c00

08004998 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b08c      	sub	sp, #48	; 0x30
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80049a0:	2300      	movs	r3, #0
 80049a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80049a4:	2300      	movs	r3, #0
 80049a6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80049a8:	2300      	movs	r3, #0
 80049aa:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80049ac:	2300      	movs	r3, #0
 80049ae:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80049b0:	2300      	movs	r3, #0
 80049b2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80049b4:	2300      	movs	r3, #0
 80049b6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80049b8:	2300      	movs	r3, #0
 80049ba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80049bc:	2300      	movs	r3, #0
 80049be:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d010      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80049d0:	4b6f      	ldr	r3, [pc, #444]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80049d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049d6:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049de:	496c      	ldr	r1, [pc, #432]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80049ee:	2301      	movs	r3, #1
 80049f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d010      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80049fe:	4b64      	ldr	r3, [pc, #400]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004a00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a04:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a0c:	4960      	ldr	r1, [pc, #384]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d101      	bne.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0304 	and.w	r3, r3, #4
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d017      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a2c:	4b58      	ldr	r3, [pc, #352]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004a2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a32:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3a:	4955      	ldr	r1, [pc, #340]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a4a:	d101      	bne.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d101      	bne.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0308 	and.w	r3, r3, #8
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d017      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004a68:	4b49      	ldr	r3, [pc, #292]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004a6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a6e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a76:	4946      	ldr	r1, [pc, #280]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a86:	d101      	bne.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004a94:	2301      	movs	r3, #1
 8004a96:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0320 	and.w	r3, r3, #32
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f000 808a 	beq.w	8004bba <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	60bb      	str	r3, [r7, #8]
 8004aaa:	4b39      	ldr	r3, [pc, #228]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aae:	4a38      	ldr	r2, [pc, #224]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8004ab6:	4b36      	ldr	r3, [pc, #216]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004abe:	60bb      	str	r3, [r7, #8]
 8004ac0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004ac2:	4b34      	ldr	r3, [pc, #208]	; (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a33      	ldr	r2, [pc, #204]	; (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004ac8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004acc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ace:	f7fc fc83 	bl	80013d8 <HAL_GetTick>
 8004ad2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004ad4:	e008      	b.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004ad6:	f7fc fc7f 	bl	80013d8 <HAL_GetTick>
 8004ada:	4602      	mov	r2, r0
 8004adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ade:	1ad3      	subs	r3, r2, r3
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d901      	bls.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e278      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004ae8:	4b2a      	ldr	r3, [pc, #168]	; (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d0f0      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004af4:	4b26      	ldr	r3, [pc, #152]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004afc:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004afe:	6a3b      	ldr	r3, [r7, #32]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d02f      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b0c:	6a3a      	ldr	r2, [r7, #32]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d028      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b12:	4b1f      	ldr	r3, [pc, #124]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b1a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b1c:	4b1e      	ldr	r3, [pc, #120]	; (8004b98 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004b1e:	2201      	movs	r2, #1
 8004b20:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b22:	4b1d      	ldr	r3, [pc, #116]	; (8004b98 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004b28:	4a19      	ldr	r2, [pc, #100]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b2a:	6a3b      	ldr	r3, [r7, #32]
 8004b2c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004b2e:	4b18      	ldr	r3, [pc, #96]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b32:	f003 0301 	and.w	r3, r3, #1
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d114      	bne.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004b3a:	f7fc fc4d 	bl	80013d8 <HAL_GetTick>
 8004b3e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b40:	e00a      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b42:	f7fc fc49 	bl	80013d8 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d901      	bls.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e240      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b58:	4b0d      	ldr	r3, [pc, #52]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b5c:	f003 0302 	and.w	r3, r3, #2
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d0ee      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b70:	d114      	bne.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004b72:	4b07      	ldr	r3, [pc, #28]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004b82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b86:	4902      	ldr	r1, [pc, #8]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	608b      	str	r3, [r1, #8]
 8004b8c:	e00c      	b.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004b8e:	bf00      	nop
 8004b90:	40023800 	.word	0x40023800
 8004b94:	40007000 	.word	0x40007000
 8004b98:	42470e40 	.word	0x42470e40
 8004b9c:	4b4a      	ldr	r3, [pc, #296]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	4a49      	ldr	r2, [pc, #292]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ba2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004ba6:	6093      	str	r3, [r2, #8]
 8004ba8:	4b47      	ldr	r3, [pc, #284]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004baa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bb4:	4944      	ldr	r1, [pc, #272]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0310 	and.w	r3, r3, #16
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d004      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8004bcc:	4b3f      	ldr	r3, [pc, #252]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004bce:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d00a      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004bdc:	4b3a      	ldr	r3, [pc, #232]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004bde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004be2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bea:	4937      	ldr	r1, [pc, #220]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00a      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004bfe:	4b32      	ldr	r3, [pc, #200]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c04:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c0c:	492e      	ldr	r1, [pc, #184]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d011      	beq.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004c20:	4b29      	ldr	r3, [pc, #164]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c26:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2e:	4926      	ldr	r1, [pc, #152]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c3e:	d101      	bne.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8004c40:	2301      	movs	r3, #1
 8004c42:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00a      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004c50:	4b1d      	ldr	r3, [pc, #116]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c56:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5e:	491a      	ldr	r1, [pc, #104]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c60:	4313      	orrs	r3, r2
 8004c62:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d011      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8004c72:	4b15      	ldr	r3, [pc, #84]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c78:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c80:	4911      	ldr	r1, [pc, #68]	; (8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c90:	d101      	bne.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8004c92:	2301      	movs	r3, #1
 8004c94:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d005      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ca4:	f040 80ff 	bne.w	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004ca8:	4b09      	ldr	r3, [pc, #36]	; (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004cae:	f7fc fb93 	bl	80013d8 <HAL_GetTick>
 8004cb2:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004cb4:	e00e      	b.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004cb6:	f7fc fb8f 	bl	80013d8 <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d907      	bls.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e188      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004cc8:	40023800 	.word	0x40023800
 8004ccc:	424711e0 	.word	0x424711e0
 8004cd0:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004cd4:	4b7e      	ldr	r3, [pc, #504]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1ea      	bne.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d003      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d009      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d028      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d124      	bne.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004d08:	4b71      	ldr	r3, [pc, #452]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004d0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d0e:	0c1b      	lsrs	r3, r3, #16
 8004d10:	f003 0303 	and.w	r3, r3, #3
 8004d14:	3301      	adds	r3, #1
 8004d16:	005b      	lsls	r3, r3, #1
 8004d18:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d1a:	4b6d      	ldr	r3, [pc, #436]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004d1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d20:	0e1b      	lsrs	r3, r3, #24
 8004d22:	f003 030f 	and.w	r3, r3, #15
 8004d26:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685a      	ldr	r2, [r3, #4]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	019b      	lsls	r3, r3, #6
 8004d32:	431a      	orrs	r2, r3
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	085b      	lsrs	r3, r3, #1
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	041b      	lsls	r3, r3, #16
 8004d3c:	431a      	orrs	r2, r3
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	061b      	lsls	r3, r3, #24
 8004d42:	431a      	orrs	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	071b      	lsls	r3, r3, #28
 8004d4a:	4961      	ldr	r1, [pc, #388]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0304 	and.w	r3, r3, #4
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d004      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d66:	d00a      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d035      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d7c:	d130      	bne.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004d7e:	4b54      	ldr	r3, [pc, #336]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004d80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d84:	0c1b      	lsrs	r3, r3, #16
 8004d86:	f003 0303 	and.w	r3, r3, #3
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	005b      	lsls	r3, r3, #1
 8004d8e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d90:	4b4f      	ldr	r3, [pc, #316]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d96:	0f1b      	lsrs	r3, r3, #28
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685a      	ldr	r2, [r3, #4]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	019b      	lsls	r3, r3, #6
 8004da8:	431a      	orrs	r2, r3
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	085b      	lsrs	r3, r3, #1
 8004dae:	3b01      	subs	r3, #1
 8004db0:	041b      	lsls	r3, r3, #16
 8004db2:	431a      	orrs	r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	691b      	ldr	r3, [r3, #16]
 8004db8:	061b      	lsls	r3, r3, #24
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	071b      	lsls	r3, r3, #28
 8004dc0:	4943      	ldr	r1, [pc, #268]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004dc8:	4b41      	ldr	r3, [pc, #260]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004dca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dce:	f023 021f 	bic.w	r2, r3, #31
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	493d      	ldr	r1, [pc, #244]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d029      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004df0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004df4:	d124      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004df6:	4b36      	ldr	r3, [pc, #216]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004df8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dfc:	0c1b      	lsrs	r3, r3, #16
 8004dfe:	f003 0303 	and.w	r3, r3, #3
 8004e02:	3301      	adds	r3, #1
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004e08:	4b31      	ldr	r3, [pc, #196]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e0e:	0f1b      	lsrs	r3, r3, #28
 8004e10:	f003 0307 	and.w	r3, r3, #7
 8004e14:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	685a      	ldr	r2, [r3, #4]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	019b      	lsls	r3, r3, #6
 8004e20:	431a      	orrs	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	085b      	lsrs	r3, r3, #1
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	041b      	lsls	r3, r3, #16
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	061b      	lsls	r3, r3, #24
 8004e32:	431a      	orrs	r2, r3
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	071b      	lsls	r3, r3, #28
 8004e38:	4925      	ldr	r1, [pc, #148]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d016      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	019b      	lsls	r3, r3, #6
 8004e56:	431a      	orrs	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	085b      	lsrs	r3, r3, #1
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	041b      	lsls	r3, r3, #16
 8004e62:	431a      	orrs	r2, r3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	691b      	ldr	r3, [r3, #16]
 8004e68:	061b      	lsls	r3, r3, #24
 8004e6a:	431a      	orrs	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	071b      	lsls	r3, r3, #28
 8004e72:	4917      	ldr	r1, [pc, #92]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e7a:	4b16      	ldr	r3, [pc, #88]	; (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e80:	f7fc faaa 	bl	80013d8 <HAL_GetTick>
 8004e84:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e86:	e008      	b.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004e88:	f7fc faa6 	bl	80013d8 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d901      	bls.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e09f      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e9a:	4b0d      	ldr	r3, [pc, #52]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0f0      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8004ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	f040 8095 	bne.w	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004eae:	4b0a      	ldr	r3, [pc, #40]	; (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004eb4:	f7fc fa90 	bl	80013d8 <HAL_GetTick>
 8004eb8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004eba:	e00f      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004ebc:	f7fc fa8c 	bl	80013d8 <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d908      	bls.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e085      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004ece:	bf00      	nop
 8004ed0:	40023800 	.word	0x40023800
 8004ed4:	42470068 	.word	0x42470068
 8004ed8:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004edc:	4b41      	ldr	r3, [pc, #260]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ee4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ee8:	d0e8      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0304 	and.w	r3, r3, #4
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d003      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x566>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d009      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d02b      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d127      	bne.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8004f12:	4b34      	ldr	r3, [pc, #208]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f18:	0c1b      	lsrs	r3, r3, #16
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	3301      	adds	r3, #1
 8004f20:	005b      	lsls	r3, r3, #1
 8004f22:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	699a      	ldr	r2, [r3, #24]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	69db      	ldr	r3, [r3, #28]
 8004f2c:	019b      	lsls	r3, r3, #6
 8004f2e:	431a      	orrs	r2, r3
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	085b      	lsrs	r3, r3, #1
 8004f34:	3b01      	subs	r3, #1
 8004f36:	041b      	lsls	r3, r3, #16
 8004f38:	431a      	orrs	r2, r3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3e:	061b      	lsls	r3, r3, #24
 8004f40:	4928      	ldr	r1, [pc, #160]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004f48:	4b26      	ldr	r3, [pc, #152]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004f4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f4e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f56:	3b01      	subs	r3, #1
 8004f58:	021b      	lsls	r3, r3, #8
 8004f5a:	4922      	ldr	r1, [pc, #136]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d01d      	beq.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x612>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f76:	d118      	bne.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f78:	4b1a      	ldr	r3, [pc, #104]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f7e:	0e1b      	lsrs	r3, r3, #24
 8004f80:	f003 030f 	and.w	r3, r3, #15
 8004f84:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	699a      	ldr	r2, [r3, #24]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	019b      	lsls	r3, r3, #6
 8004f90:	431a      	orrs	r2, r3
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	085b      	lsrs	r3, r3, #1
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	041b      	lsls	r3, r3, #16
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	061b      	lsls	r3, r3, #24
 8004fa2:	4910      	ldr	r1, [pc, #64]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004faa:	4b0f      	ldr	r3, [pc, #60]	; (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8004fac:	2201      	movs	r2, #1
 8004fae:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004fb0:	f7fc fa12 	bl	80013d8 <HAL_GetTick>
 8004fb4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fb6:	e008      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004fb8:	f7fc fa0e 	bl	80013d8 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d901      	bls.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e007      	b.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fca:	4b06      	ldr	r3, [pc, #24]	; (8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fd6:	d1ef      	bne.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3730      	adds	r7, #48	; 0x30
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	40023800 	.word	0x40023800
 8004fe8:	42470070 	.word	0x42470070

08004fec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ff0:	b0ae      	sub	sp, #184	; 0xb8
 8004ff2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8005000:	2300      	movs	r3, #0
 8005002:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8005006:	2300      	movs	r3, #0
 8005008:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005012:	4bcb      	ldr	r3, [pc, #812]	; (8005340 <HAL_RCC_GetSysClockFreq+0x354>)
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f003 030c 	and.w	r3, r3, #12
 800501a:	2b0c      	cmp	r3, #12
 800501c:	f200 8206 	bhi.w	800542c <HAL_RCC_GetSysClockFreq+0x440>
 8005020:	a201      	add	r2, pc, #4	; (adr r2, 8005028 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005026:	bf00      	nop
 8005028:	0800505d 	.word	0x0800505d
 800502c:	0800542d 	.word	0x0800542d
 8005030:	0800542d 	.word	0x0800542d
 8005034:	0800542d 	.word	0x0800542d
 8005038:	08005065 	.word	0x08005065
 800503c:	0800542d 	.word	0x0800542d
 8005040:	0800542d 	.word	0x0800542d
 8005044:	0800542d 	.word	0x0800542d
 8005048:	0800506d 	.word	0x0800506d
 800504c:	0800542d 	.word	0x0800542d
 8005050:	0800542d 	.word	0x0800542d
 8005054:	0800542d 	.word	0x0800542d
 8005058:	0800525d 	.word	0x0800525d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800505c:	4bb9      	ldr	r3, [pc, #740]	; (8005344 <HAL_RCC_GetSysClockFreq+0x358>)
 800505e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8005062:	e1e7      	b.n	8005434 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005064:	4bb8      	ldr	r3, [pc, #736]	; (8005348 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005066:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800506a:	e1e3      	b.n	8005434 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800506c:	4bb4      	ldr	r3, [pc, #720]	; (8005340 <HAL_RCC_GetSysClockFreq+0x354>)
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005074:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005078:	4bb1      	ldr	r3, [pc, #708]	; (8005340 <HAL_RCC_GetSysClockFreq+0x354>)
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d071      	beq.n	8005168 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005084:	4bae      	ldr	r3, [pc, #696]	; (8005340 <HAL_RCC_GetSysClockFreq+0x354>)
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	099b      	lsrs	r3, r3, #6
 800508a:	2200      	movs	r2, #0
 800508c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005090:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8005094:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005098:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800509c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80050a0:	2300      	movs	r3, #0
 80050a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80050a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80050aa:	4622      	mov	r2, r4
 80050ac:	462b      	mov	r3, r5
 80050ae:	f04f 0000 	mov.w	r0, #0
 80050b2:	f04f 0100 	mov.w	r1, #0
 80050b6:	0159      	lsls	r1, r3, #5
 80050b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050bc:	0150      	lsls	r0, r2, #5
 80050be:	4602      	mov	r2, r0
 80050c0:	460b      	mov	r3, r1
 80050c2:	4621      	mov	r1, r4
 80050c4:	1a51      	subs	r1, r2, r1
 80050c6:	6439      	str	r1, [r7, #64]	; 0x40
 80050c8:	4629      	mov	r1, r5
 80050ca:	eb63 0301 	sbc.w	r3, r3, r1
 80050ce:	647b      	str	r3, [r7, #68]	; 0x44
 80050d0:	f04f 0200 	mov.w	r2, #0
 80050d4:	f04f 0300 	mov.w	r3, #0
 80050d8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80050dc:	4649      	mov	r1, r9
 80050de:	018b      	lsls	r3, r1, #6
 80050e0:	4641      	mov	r1, r8
 80050e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80050e6:	4641      	mov	r1, r8
 80050e8:	018a      	lsls	r2, r1, #6
 80050ea:	4641      	mov	r1, r8
 80050ec:	1a51      	subs	r1, r2, r1
 80050ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80050f0:	4649      	mov	r1, r9
 80050f2:	eb63 0301 	sbc.w	r3, r3, r1
 80050f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	f04f 0300 	mov.w	r3, #0
 8005100:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8005104:	4649      	mov	r1, r9
 8005106:	00cb      	lsls	r3, r1, #3
 8005108:	4641      	mov	r1, r8
 800510a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800510e:	4641      	mov	r1, r8
 8005110:	00ca      	lsls	r2, r1, #3
 8005112:	4610      	mov	r0, r2
 8005114:	4619      	mov	r1, r3
 8005116:	4603      	mov	r3, r0
 8005118:	4622      	mov	r2, r4
 800511a:	189b      	adds	r3, r3, r2
 800511c:	633b      	str	r3, [r7, #48]	; 0x30
 800511e:	462b      	mov	r3, r5
 8005120:	460a      	mov	r2, r1
 8005122:	eb42 0303 	adc.w	r3, r2, r3
 8005126:	637b      	str	r3, [r7, #52]	; 0x34
 8005128:	f04f 0200 	mov.w	r2, #0
 800512c:	f04f 0300 	mov.w	r3, #0
 8005130:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005134:	4629      	mov	r1, r5
 8005136:	024b      	lsls	r3, r1, #9
 8005138:	4621      	mov	r1, r4
 800513a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800513e:	4621      	mov	r1, r4
 8005140:	024a      	lsls	r2, r1, #9
 8005142:	4610      	mov	r0, r2
 8005144:	4619      	mov	r1, r3
 8005146:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800514a:	2200      	movs	r2, #0
 800514c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005150:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005154:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005158:	f7fb f85a 	bl	8000210 <__aeabi_uldivmod>
 800515c:	4602      	mov	r2, r0
 800515e:	460b      	mov	r3, r1
 8005160:	4613      	mov	r3, r2
 8005162:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005166:	e067      	b.n	8005238 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005168:	4b75      	ldr	r3, [pc, #468]	; (8005340 <HAL_RCC_GetSysClockFreq+0x354>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	099b      	lsrs	r3, r3, #6
 800516e:	2200      	movs	r2, #0
 8005170:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005174:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8005178:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800517c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005180:	67bb      	str	r3, [r7, #120]	; 0x78
 8005182:	2300      	movs	r3, #0
 8005184:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005186:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800518a:	4622      	mov	r2, r4
 800518c:	462b      	mov	r3, r5
 800518e:	f04f 0000 	mov.w	r0, #0
 8005192:	f04f 0100 	mov.w	r1, #0
 8005196:	0159      	lsls	r1, r3, #5
 8005198:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800519c:	0150      	lsls	r0, r2, #5
 800519e:	4602      	mov	r2, r0
 80051a0:	460b      	mov	r3, r1
 80051a2:	4621      	mov	r1, r4
 80051a4:	1a51      	subs	r1, r2, r1
 80051a6:	62b9      	str	r1, [r7, #40]	; 0x28
 80051a8:	4629      	mov	r1, r5
 80051aa:	eb63 0301 	sbc.w	r3, r3, r1
 80051ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051b0:	f04f 0200 	mov.w	r2, #0
 80051b4:	f04f 0300 	mov.w	r3, #0
 80051b8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80051bc:	4649      	mov	r1, r9
 80051be:	018b      	lsls	r3, r1, #6
 80051c0:	4641      	mov	r1, r8
 80051c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80051c6:	4641      	mov	r1, r8
 80051c8:	018a      	lsls	r2, r1, #6
 80051ca:	4641      	mov	r1, r8
 80051cc:	ebb2 0a01 	subs.w	sl, r2, r1
 80051d0:	4649      	mov	r1, r9
 80051d2:	eb63 0b01 	sbc.w	fp, r3, r1
 80051d6:	f04f 0200 	mov.w	r2, #0
 80051da:	f04f 0300 	mov.w	r3, #0
 80051de:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80051e2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80051e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051ea:	4692      	mov	sl, r2
 80051ec:	469b      	mov	fp, r3
 80051ee:	4623      	mov	r3, r4
 80051f0:	eb1a 0303 	adds.w	r3, sl, r3
 80051f4:	623b      	str	r3, [r7, #32]
 80051f6:	462b      	mov	r3, r5
 80051f8:	eb4b 0303 	adc.w	r3, fp, r3
 80051fc:	627b      	str	r3, [r7, #36]	; 0x24
 80051fe:	f04f 0200 	mov.w	r2, #0
 8005202:	f04f 0300 	mov.w	r3, #0
 8005206:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800520a:	4629      	mov	r1, r5
 800520c:	028b      	lsls	r3, r1, #10
 800520e:	4621      	mov	r1, r4
 8005210:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005214:	4621      	mov	r1, r4
 8005216:	028a      	lsls	r2, r1, #10
 8005218:	4610      	mov	r0, r2
 800521a:	4619      	mov	r1, r3
 800521c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005220:	2200      	movs	r2, #0
 8005222:	673b      	str	r3, [r7, #112]	; 0x70
 8005224:	677a      	str	r2, [r7, #116]	; 0x74
 8005226:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800522a:	f7fa fff1 	bl	8000210 <__aeabi_uldivmod>
 800522e:	4602      	mov	r2, r0
 8005230:	460b      	mov	r3, r1
 8005232:	4613      	mov	r3, r2
 8005234:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005238:	4b41      	ldr	r3, [pc, #260]	; (8005340 <HAL_RCC_GetSysClockFreq+0x354>)
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	0c1b      	lsrs	r3, r3, #16
 800523e:	f003 0303 	and.w	r3, r3, #3
 8005242:	3301      	adds	r3, #1
 8005244:	005b      	lsls	r3, r3, #1
 8005246:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800524a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800524e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005252:	fbb2 f3f3 	udiv	r3, r2, r3
 8005256:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800525a:	e0eb      	b.n	8005434 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800525c:	4b38      	ldr	r3, [pc, #224]	; (8005340 <HAL_RCC_GetSysClockFreq+0x354>)
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005264:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005268:	4b35      	ldr	r3, [pc, #212]	; (8005340 <HAL_RCC_GetSysClockFreq+0x354>)
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005270:	2b00      	cmp	r3, #0
 8005272:	d06b      	beq.n	800534c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005274:	4b32      	ldr	r3, [pc, #200]	; (8005340 <HAL_RCC_GetSysClockFreq+0x354>)
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	099b      	lsrs	r3, r3, #6
 800527a:	2200      	movs	r2, #0
 800527c:	66bb      	str	r3, [r7, #104]	; 0x68
 800527e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005280:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005286:	663b      	str	r3, [r7, #96]	; 0x60
 8005288:	2300      	movs	r3, #0
 800528a:	667b      	str	r3, [r7, #100]	; 0x64
 800528c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8005290:	4622      	mov	r2, r4
 8005292:	462b      	mov	r3, r5
 8005294:	f04f 0000 	mov.w	r0, #0
 8005298:	f04f 0100 	mov.w	r1, #0
 800529c:	0159      	lsls	r1, r3, #5
 800529e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052a2:	0150      	lsls	r0, r2, #5
 80052a4:	4602      	mov	r2, r0
 80052a6:	460b      	mov	r3, r1
 80052a8:	4621      	mov	r1, r4
 80052aa:	1a51      	subs	r1, r2, r1
 80052ac:	61b9      	str	r1, [r7, #24]
 80052ae:	4629      	mov	r1, r5
 80052b0:	eb63 0301 	sbc.w	r3, r3, r1
 80052b4:	61fb      	str	r3, [r7, #28]
 80052b6:	f04f 0200 	mov.w	r2, #0
 80052ba:	f04f 0300 	mov.w	r3, #0
 80052be:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80052c2:	4659      	mov	r1, fp
 80052c4:	018b      	lsls	r3, r1, #6
 80052c6:	4651      	mov	r1, sl
 80052c8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052cc:	4651      	mov	r1, sl
 80052ce:	018a      	lsls	r2, r1, #6
 80052d0:	4651      	mov	r1, sl
 80052d2:	ebb2 0801 	subs.w	r8, r2, r1
 80052d6:	4659      	mov	r1, fp
 80052d8:	eb63 0901 	sbc.w	r9, r3, r1
 80052dc:	f04f 0200 	mov.w	r2, #0
 80052e0:	f04f 0300 	mov.w	r3, #0
 80052e4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80052e8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80052ec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80052f0:	4690      	mov	r8, r2
 80052f2:	4699      	mov	r9, r3
 80052f4:	4623      	mov	r3, r4
 80052f6:	eb18 0303 	adds.w	r3, r8, r3
 80052fa:	613b      	str	r3, [r7, #16]
 80052fc:	462b      	mov	r3, r5
 80052fe:	eb49 0303 	adc.w	r3, r9, r3
 8005302:	617b      	str	r3, [r7, #20]
 8005304:	f04f 0200 	mov.w	r2, #0
 8005308:	f04f 0300 	mov.w	r3, #0
 800530c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005310:	4629      	mov	r1, r5
 8005312:	024b      	lsls	r3, r1, #9
 8005314:	4621      	mov	r1, r4
 8005316:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800531a:	4621      	mov	r1, r4
 800531c:	024a      	lsls	r2, r1, #9
 800531e:	4610      	mov	r0, r2
 8005320:	4619      	mov	r1, r3
 8005322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005326:	2200      	movs	r2, #0
 8005328:	65bb      	str	r3, [r7, #88]	; 0x58
 800532a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800532c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005330:	f7fa ff6e 	bl	8000210 <__aeabi_uldivmod>
 8005334:	4602      	mov	r2, r0
 8005336:	460b      	mov	r3, r1
 8005338:	4613      	mov	r3, r2
 800533a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800533e:	e065      	b.n	800540c <HAL_RCC_GetSysClockFreq+0x420>
 8005340:	40023800 	.word	0x40023800
 8005344:	00f42400 	.word	0x00f42400
 8005348:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800534c:	4b3d      	ldr	r3, [pc, #244]	; (8005444 <HAL_RCC_GetSysClockFreq+0x458>)
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	099b      	lsrs	r3, r3, #6
 8005352:	2200      	movs	r2, #0
 8005354:	4618      	mov	r0, r3
 8005356:	4611      	mov	r1, r2
 8005358:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800535c:	653b      	str	r3, [r7, #80]	; 0x50
 800535e:	2300      	movs	r3, #0
 8005360:	657b      	str	r3, [r7, #84]	; 0x54
 8005362:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8005366:	4642      	mov	r2, r8
 8005368:	464b      	mov	r3, r9
 800536a:	f04f 0000 	mov.w	r0, #0
 800536e:	f04f 0100 	mov.w	r1, #0
 8005372:	0159      	lsls	r1, r3, #5
 8005374:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005378:	0150      	lsls	r0, r2, #5
 800537a:	4602      	mov	r2, r0
 800537c:	460b      	mov	r3, r1
 800537e:	4641      	mov	r1, r8
 8005380:	1a51      	subs	r1, r2, r1
 8005382:	60b9      	str	r1, [r7, #8]
 8005384:	4649      	mov	r1, r9
 8005386:	eb63 0301 	sbc.w	r3, r3, r1
 800538a:	60fb      	str	r3, [r7, #12]
 800538c:	f04f 0200 	mov.w	r2, #0
 8005390:	f04f 0300 	mov.w	r3, #0
 8005394:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005398:	4659      	mov	r1, fp
 800539a:	018b      	lsls	r3, r1, #6
 800539c:	4651      	mov	r1, sl
 800539e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80053a2:	4651      	mov	r1, sl
 80053a4:	018a      	lsls	r2, r1, #6
 80053a6:	4651      	mov	r1, sl
 80053a8:	1a54      	subs	r4, r2, r1
 80053aa:	4659      	mov	r1, fp
 80053ac:	eb63 0501 	sbc.w	r5, r3, r1
 80053b0:	f04f 0200 	mov.w	r2, #0
 80053b4:	f04f 0300 	mov.w	r3, #0
 80053b8:	00eb      	lsls	r3, r5, #3
 80053ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053be:	00e2      	lsls	r2, r4, #3
 80053c0:	4614      	mov	r4, r2
 80053c2:	461d      	mov	r5, r3
 80053c4:	4643      	mov	r3, r8
 80053c6:	18e3      	adds	r3, r4, r3
 80053c8:	603b      	str	r3, [r7, #0]
 80053ca:	464b      	mov	r3, r9
 80053cc:	eb45 0303 	adc.w	r3, r5, r3
 80053d0:	607b      	str	r3, [r7, #4]
 80053d2:	f04f 0200 	mov.w	r2, #0
 80053d6:	f04f 0300 	mov.w	r3, #0
 80053da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053de:	4629      	mov	r1, r5
 80053e0:	028b      	lsls	r3, r1, #10
 80053e2:	4621      	mov	r1, r4
 80053e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053e8:	4621      	mov	r1, r4
 80053ea:	028a      	lsls	r2, r1, #10
 80053ec:	4610      	mov	r0, r2
 80053ee:	4619      	mov	r1, r3
 80053f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80053f4:	2200      	movs	r2, #0
 80053f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80053f8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80053fa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80053fe:	f7fa ff07 	bl	8000210 <__aeabi_uldivmod>
 8005402:	4602      	mov	r2, r0
 8005404:	460b      	mov	r3, r1
 8005406:	4613      	mov	r3, r2
 8005408:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800540c:	4b0d      	ldr	r3, [pc, #52]	; (8005444 <HAL_RCC_GetSysClockFreq+0x458>)
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	0f1b      	lsrs	r3, r3, #28
 8005412:	f003 0307 	and.w	r3, r3, #7
 8005416:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800541a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800541e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005422:	fbb2 f3f3 	udiv	r3, r2, r3
 8005426:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800542a:	e003      	b.n	8005434 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800542c:	4b06      	ldr	r3, [pc, #24]	; (8005448 <HAL_RCC_GetSysClockFreq+0x45c>)
 800542e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005432:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005434:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8005438:	4618      	mov	r0, r3
 800543a:	37b8      	adds	r7, #184	; 0xb8
 800543c:	46bd      	mov	sp, r7
 800543e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005442:	bf00      	nop
 8005444:	40023800 	.word	0x40023800
 8005448:	00f42400 	.word	0x00f42400

0800544c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b086      	sub	sp, #24
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d101      	bne.n	800545e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e28d      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	2b00      	cmp	r3, #0
 8005468:	f000 8083 	beq.w	8005572 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800546c:	4b94      	ldr	r3, [pc, #592]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f003 030c 	and.w	r3, r3, #12
 8005474:	2b04      	cmp	r3, #4
 8005476:	d019      	beq.n	80054ac <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005478:	4b91      	ldr	r3, [pc, #580]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005480:	2b08      	cmp	r3, #8
 8005482:	d106      	bne.n	8005492 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005484:	4b8e      	ldr	r3, [pc, #568]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800548c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005490:	d00c      	beq.n	80054ac <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005492:	4b8b      	ldr	r3, [pc, #556]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800549a:	2b0c      	cmp	r3, #12
 800549c:	d112      	bne.n	80054c4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800549e:	4b88      	ldr	r3, [pc, #544]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054aa:	d10b      	bne.n	80054c4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054ac:	4b84      	ldr	r3, [pc, #528]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d05b      	beq.n	8005570 <HAL_RCC_OscConfig+0x124>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d157      	bne.n	8005570 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e25a      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054cc:	d106      	bne.n	80054dc <HAL_RCC_OscConfig+0x90>
 80054ce:	4b7c      	ldr	r3, [pc, #496]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a7b      	ldr	r2, [pc, #492]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80054d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054d8:	6013      	str	r3, [r2, #0]
 80054da:	e01d      	b.n	8005518 <HAL_RCC_OscConfig+0xcc>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054e4:	d10c      	bne.n	8005500 <HAL_RCC_OscConfig+0xb4>
 80054e6:	4b76      	ldr	r3, [pc, #472]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a75      	ldr	r2, [pc, #468]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80054ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054f0:	6013      	str	r3, [r2, #0]
 80054f2:	4b73      	ldr	r3, [pc, #460]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a72      	ldr	r2, [pc, #456]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80054f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054fc:	6013      	str	r3, [r2, #0]
 80054fe:	e00b      	b.n	8005518 <HAL_RCC_OscConfig+0xcc>
 8005500:	4b6f      	ldr	r3, [pc, #444]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a6e      	ldr	r2, [pc, #440]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 8005506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800550a:	6013      	str	r3, [r2, #0]
 800550c:	4b6c      	ldr	r3, [pc, #432]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a6b      	ldr	r2, [pc, #428]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 8005512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d013      	beq.n	8005548 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005520:	f7fb ff5a 	bl	80013d8 <HAL_GetTick>
 8005524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005526:	e008      	b.n	800553a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005528:	f7fb ff56 	bl	80013d8 <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	2b64      	cmp	r3, #100	; 0x64
 8005534:	d901      	bls.n	800553a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e21f      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800553a:	4b61      	ldr	r3, [pc, #388]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d0f0      	beq.n	8005528 <HAL_RCC_OscConfig+0xdc>
 8005546:	e014      	b.n	8005572 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005548:	f7fb ff46 	bl	80013d8 <HAL_GetTick>
 800554c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800554e:	e008      	b.n	8005562 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005550:	f7fb ff42 	bl	80013d8 <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	2b64      	cmp	r3, #100	; 0x64
 800555c:	d901      	bls.n	8005562 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e20b      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005562:	4b57      	ldr	r3, [pc, #348]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1f0      	bne.n	8005550 <HAL_RCC_OscConfig+0x104>
 800556e:	e000      	b.n	8005572 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 0302 	and.w	r3, r3, #2
 800557a:	2b00      	cmp	r3, #0
 800557c:	d06f      	beq.n	800565e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800557e:	4b50      	ldr	r3, [pc, #320]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	f003 030c 	and.w	r3, r3, #12
 8005586:	2b00      	cmp	r3, #0
 8005588:	d017      	beq.n	80055ba <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800558a:	4b4d      	ldr	r3, [pc, #308]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005592:	2b08      	cmp	r3, #8
 8005594:	d105      	bne.n	80055a2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005596:	4b4a      	ldr	r3, [pc, #296]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d00b      	beq.n	80055ba <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055a2:	4b47      	ldr	r3, [pc, #284]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80055aa:	2b0c      	cmp	r3, #12
 80055ac:	d11c      	bne.n	80055e8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055ae:	4b44      	ldr	r3, [pc, #272]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d116      	bne.n	80055e8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055ba:	4b41      	ldr	r3, [pc, #260]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0302 	and.w	r3, r3, #2
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d005      	beq.n	80055d2 <HAL_RCC_OscConfig+0x186>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d001      	beq.n	80055d2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e1d3      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055d2:	4b3b      	ldr	r3, [pc, #236]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	00db      	lsls	r3, r3, #3
 80055e0:	4937      	ldr	r1, [pc, #220]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055e6:	e03a      	b.n	800565e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d020      	beq.n	8005632 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055f0:	4b34      	ldr	r3, [pc, #208]	; (80056c4 <HAL_RCC_OscConfig+0x278>)
 80055f2:	2201      	movs	r2, #1
 80055f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055f6:	f7fb feef 	bl	80013d8 <HAL_GetTick>
 80055fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055fc:	e008      	b.n	8005610 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055fe:	f7fb feeb 	bl	80013d8 <HAL_GetTick>
 8005602:	4602      	mov	r2, r0
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	2b02      	cmp	r3, #2
 800560a:	d901      	bls.n	8005610 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e1b4      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005610:	4b2b      	ldr	r3, [pc, #172]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	2b00      	cmp	r3, #0
 800561a:	d0f0      	beq.n	80055fe <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800561c:	4b28      	ldr	r3, [pc, #160]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	691b      	ldr	r3, [r3, #16]
 8005628:	00db      	lsls	r3, r3, #3
 800562a:	4925      	ldr	r1, [pc, #148]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 800562c:	4313      	orrs	r3, r2
 800562e:	600b      	str	r3, [r1, #0]
 8005630:	e015      	b.n	800565e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005632:	4b24      	ldr	r3, [pc, #144]	; (80056c4 <HAL_RCC_OscConfig+0x278>)
 8005634:	2200      	movs	r2, #0
 8005636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005638:	f7fb fece 	bl	80013d8 <HAL_GetTick>
 800563c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800563e:	e008      	b.n	8005652 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005640:	f7fb feca 	bl	80013d8 <HAL_GetTick>
 8005644:	4602      	mov	r2, r0
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	2b02      	cmp	r3, #2
 800564c:	d901      	bls.n	8005652 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800564e:	2303      	movs	r3, #3
 8005650:	e193      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005652:	4b1b      	ldr	r3, [pc, #108]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1f0      	bne.n	8005640 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0308 	and.w	r3, r3, #8
 8005666:	2b00      	cmp	r3, #0
 8005668:	d036      	beq.n	80056d8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	695b      	ldr	r3, [r3, #20]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d016      	beq.n	80056a0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005672:	4b15      	ldr	r3, [pc, #84]	; (80056c8 <HAL_RCC_OscConfig+0x27c>)
 8005674:	2201      	movs	r2, #1
 8005676:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005678:	f7fb feae 	bl	80013d8 <HAL_GetTick>
 800567c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800567e:	e008      	b.n	8005692 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005680:	f7fb feaa 	bl	80013d8 <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	2b02      	cmp	r3, #2
 800568c:	d901      	bls.n	8005692 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e173      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005692:	4b0b      	ldr	r3, [pc, #44]	; (80056c0 <HAL_RCC_OscConfig+0x274>)
 8005694:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b00      	cmp	r3, #0
 800569c:	d0f0      	beq.n	8005680 <HAL_RCC_OscConfig+0x234>
 800569e:	e01b      	b.n	80056d8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056a0:	4b09      	ldr	r3, [pc, #36]	; (80056c8 <HAL_RCC_OscConfig+0x27c>)
 80056a2:	2200      	movs	r2, #0
 80056a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056a6:	f7fb fe97 	bl	80013d8 <HAL_GetTick>
 80056aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056ac:	e00e      	b.n	80056cc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056ae:	f7fb fe93 	bl	80013d8 <HAL_GetTick>
 80056b2:	4602      	mov	r2, r0
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	1ad3      	subs	r3, r2, r3
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d907      	bls.n	80056cc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80056bc:	2303      	movs	r3, #3
 80056be:	e15c      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
 80056c0:	40023800 	.word	0x40023800
 80056c4:	42470000 	.word	0x42470000
 80056c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056cc:	4b8a      	ldr	r3, [pc, #552]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 80056ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056d0:	f003 0302 	and.w	r3, r3, #2
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d1ea      	bne.n	80056ae <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0304 	and.w	r3, r3, #4
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 8097 	beq.w	8005814 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056e6:	2300      	movs	r3, #0
 80056e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056ea:	4b83      	ldr	r3, [pc, #524]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 80056ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10f      	bne.n	8005716 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056f6:	2300      	movs	r3, #0
 80056f8:	60bb      	str	r3, [r7, #8]
 80056fa:	4b7f      	ldr	r3, [pc, #508]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	4a7e      	ldr	r2, [pc, #504]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 8005700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005704:	6413      	str	r3, [r2, #64]	; 0x40
 8005706:	4b7c      	ldr	r3, [pc, #496]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 8005708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800570e:	60bb      	str	r3, [r7, #8]
 8005710:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005712:	2301      	movs	r3, #1
 8005714:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005716:	4b79      	ldr	r3, [pc, #484]	; (80058fc <HAL_RCC_OscConfig+0x4b0>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800571e:	2b00      	cmp	r3, #0
 8005720:	d118      	bne.n	8005754 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005722:	4b76      	ldr	r3, [pc, #472]	; (80058fc <HAL_RCC_OscConfig+0x4b0>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a75      	ldr	r2, [pc, #468]	; (80058fc <HAL_RCC_OscConfig+0x4b0>)
 8005728:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800572c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800572e:	f7fb fe53 	bl	80013d8 <HAL_GetTick>
 8005732:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005734:	e008      	b.n	8005748 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005736:	f7fb fe4f 	bl	80013d8 <HAL_GetTick>
 800573a:	4602      	mov	r2, r0
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	2b02      	cmp	r3, #2
 8005742:	d901      	bls.n	8005748 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e118      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005748:	4b6c      	ldr	r3, [pc, #432]	; (80058fc <HAL_RCC_OscConfig+0x4b0>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005750:	2b00      	cmp	r3, #0
 8005752:	d0f0      	beq.n	8005736 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	2b01      	cmp	r3, #1
 800575a:	d106      	bne.n	800576a <HAL_RCC_OscConfig+0x31e>
 800575c:	4b66      	ldr	r3, [pc, #408]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 800575e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005760:	4a65      	ldr	r2, [pc, #404]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 8005762:	f043 0301 	orr.w	r3, r3, #1
 8005766:	6713      	str	r3, [r2, #112]	; 0x70
 8005768:	e01c      	b.n	80057a4 <HAL_RCC_OscConfig+0x358>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	2b05      	cmp	r3, #5
 8005770:	d10c      	bne.n	800578c <HAL_RCC_OscConfig+0x340>
 8005772:	4b61      	ldr	r3, [pc, #388]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 8005774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005776:	4a60      	ldr	r2, [pc, #384]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 8005778:	f043 0304 	orr.w	r3, r3, #4
 800577c:	6713      	str	r3, [r2, #112]	; 0x70
 800577e:	4b5e      	ldr	r3, [pc, #376]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 8005780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005782:	4a5d      	ldr	r2, [pc, #372]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 8005784:	f043 0301 	orr.w	r3, r3, #1
 8005788:	6713      	str	r3, [r2, #112]	; 0x70
 800578a:	e00b      	b.n	80057a4 <HAL_RCC_OscConfig+0x358>
 800578c:	4b5a      	ldr	r3, [pc, #360]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 800578e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005790:	4a59      	ldr	r2, [pc, #356]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 8005792:	f023 0301 	bic.w	r3, r3, #1
 8005796:	6713      	str	r3, [r2, #112]	; 0x70
 8005798:	4b57      	ldr	r3, [pc, #348]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 800579a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800579c:	4a56      	ldr	r2, [pc, #344]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 800579e:	f023 0304 	bic.w	r3, r3, #4
 80057a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d015      	beq.n	80057d8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057ac:	f7fb fe14 	bl	80013d8 <HAL_GetTick>
 80057b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057b2:	e00a      	b.n	80057ca <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057b4:	f7fb fe10 	bl	80013d8 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	f241 3288 	movw	r2, #5000	; 0x1388
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e0d7      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057ca:	4b4b      	ldr	r3, [pc, #300]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 80057cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d0ee      	beq.n	80057b4 <HAL_RCC_OscConfig+0x368>
 80057d6:	e014      	b.n	8005802 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057d8:	f7fb fdfe 	bl	80013d8 <HAL_GetTick>
 80057dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057de:	e00a      	b.n	80057f6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057e0:	f7fb fdfa 	bl	80013d8 <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d901      	bls.n	80057f6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e0c1      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057f6:	4b40      	ldr	r3, [pc, #256]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 80057f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057fa:	f003 0302 	and.w	r3, r3, #2
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d1ee      	bne.n	80057e0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005802:	7dfb      	ldrb	r3, [r7, #23]
 8005804:	2b01      	cmp	r3, #1
 8005806:	d105      	bne.n	8005814 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005808:	4b3b      	ldr	r3, [pc, #236]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 800580a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580c:	4a3a      	ldr	r2, [pc, #232]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 800580e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005812:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	2b00      	cmp	r3, #0
 800581a:	f000 80ad 	beq.w	8005978 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800581e:	4b36      	ldr	r3, [pc, #216]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f003 030c 	and.w	r3, r3, #12
 8005826:	2b08      	cmp	r3, #8
 8005828:	d060      	beq.n	80058ec <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	699b      	ldr	r3, [r3, #24]
 800582e:	2b02      	cmp	r3, #2
 8005830:	d145      	bne.n	80058be <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005832:	4b33      	ldr	r3, [pc, #204]	; (8005900 <HAL_RCC_OscConfig+0x4b4>)
 8005834:	2200      	movs	r2, #0
 8005836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005838:	f7fb fdce 	bl	80013d8 <HAL_GetTick>
 800583c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800583e:	e008      	b.n	8005852 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005840:	f7fb fdca 	bl	80013d8 <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	2b02      	cmp	r3, #2
 800584c:	d901      	bls.n	8005852 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e093      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005852:	4b29      	ldr	r3, [pc, #164]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d1f0      	bne.n	8005840 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	69da      	ldr	r2, [r3, #28]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a1b      	ldr	r3, [r3, #32]
 8005866:	431a      	orrs	r2, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586c:	019b      	lsls	r3, r3, #6
 800586e:	431a      	orrs	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005874:	085b      	lsrs	r3, r3, #1
 8005876:	3b01      	subs	r3, #1
 8005878:	041b      	lsls	r3, r3, #16
 800587a:	431a      	orrs	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005880:	061b      	lsls	r3, r3, #24
 8005882:	431a      	orrs	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005888:	071b      	lsls	r3, r3, #28
 800588a:	491b      	ldr	r1, [pc, #108]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 800588c:	4313      	orrs	r3, r2
 800588e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005890:	4b1b      	ldr	r3, [pc, #108]	; (8005900 <HAL_RCC_OscConfig+0x4b4>)
 8005892:	2201      	movs	r2, #1
 8005894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005896:	f7fb fd9f 	bl	80013d8 <HAL_GetTick>
 800589a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800589c:	e008      	b.n	80058b0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800589e:	f7fb fd9b 	bl	80013d8 <HAL_GetTick>
 80058a2:	4602      	mov	r2, r0
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	1ad3      	subs	r3, r2, r3
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d901      	bls.n	80058b0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e064      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058b0:	4b11      	ldr	r3, [pc, #68]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d0f0      	beq.n	800589e <HAL_RCC_OscConfig+0x452>
 80058bc:	e05c      	b.n	8005978 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058be:	4b10      	ldr	r3, [pc, #64]	; (8005900 <HAL_RCC_OscConfig+0x4b4>)
 80058c0:	2200      	movs	r2, #0
 80058c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058c4:	f7fb fd88 	bl	80013d8 <HAL_GetTick>
 80058c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058ca:	e008      	b.n	80058de <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058cc:	f7fb fd84 	bl	80013d8 <HAL_GetTick>
 80058d0:	4602      	mov	r2, r0
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d901      	bls.n	80058de <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e04d      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058de:	4b06      	ldr	r3, [pc, #24]	; (80058f8 <HAL_RCC_OscConfig+0x4ac>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d1f0      	bne.n	80058cc <HAL_RCC_OscConfig+0x480>
 80058ea:	e045      	b.n	8005978 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	699b      	ldr	r3, [r3, #24]
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d107      	bne.n	8005904 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e040      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
 80058f8:	40023800 	.word	0x40023800
 80058fc:	40007000 	.word	0x40007000
 8005900:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005904:	4b1f      	ldr	r3, [pc, #124]	; (8005984 <HAL_RCC_OscConfig+0x538>)
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	2b01      	cmp	r3, #1
 8005910:	d030      	beq.n	8005974 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800591c:	429a      	cmp	r2, r3
 800591e:	d129      	bne.n	8005974 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800592a:	429a      	cmp	r2, r3
 800592c:	d122      	bne.n	8005974 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800592e:	68fa      	ldr	r2, [r7, #12]
 8005930:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005934:	4013      	ands	r3, r2
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800593a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800593c:	4293      	cmp	r3, r2
 800593e:	d119      	bne.n	8005974 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800594a:	085b      	lsrs	r3, r3, #1
 800594c:	3b01      	subs	r3, #1
 800594e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005950:	429a      	cmp	r2, r3
 8005952:	d10f      	bne.n	8005974 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800595e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005960:	429a      	cmp	r2, r3
 8005962:	d107      	bne.n	8005974 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800596e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005970:	429a      	cmp	r2, r3
 8005972:	d001      	beq.n	8005978 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e000      	b.n	800597a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3718      	adds	r7, #24
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	40023800 	.word	0x40023800

08005988 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d101      	bne.n	800599a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e07b      	b.n	8005a92 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d108      	bne.n	80059b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059aa:	d009      	beq.n	80059c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	61da      	str	r2, [r3, #28]
 80059b2:	e005      	b.n	80059c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d106      	bne.n	80059e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f7fb fa7a 	bl	8000ed4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2202      	movs	r2, #2
 80059e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059f6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005a08:	431a      	orrs	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a12:	431a      	orrs	r2, r3
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	431a      	orrs	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	f003 0301 	and.w	r3, r3, #1
 8005a26:	431a      	orrs	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a30:	431a      	orrs	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	69db      	ldr	r3, [r3, #28]
 8005a36:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a1b      	ldr	r3, [r3, #32]
 8005a40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a44:	ea42 0103 	orr.w	r1, r2, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	430a      	orrs	r2, r1
 8005a56:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	0c1b      	lsrs	r3, r3, #16
 8005a5e:	f003 0104 	and.w	r1, r3, #4
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a66:	f003 0210 	and.w	r2, r3, #16
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	69da      	ldr	r2, [r3, #28]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3708      	adds	r7, #8
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
	...

08005a9c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b086      	sub	sp, #24
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d110      	bne.n	8005ad8 <HAL_SPI_Receive_DMA+0x3c>
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005abe:	d10b      	bne.n	8005ad8 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2204      	movs	r2, #4
 8005ac4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005ac8:	88fb      	ldrh	r3, [r7, #6]
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	68b9      	ldr	r1, [r7, #8]
 8005ace:	68f8      	ldr	r0, [r7, #12]
 8005ad0:	f000 f8ac 	bl	8005c2c <HAL_SPI_TransmitReceive_DMA>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	e09f      	b.n	8005c18 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d101      	bne.n	8005ae6 <HAL_SPI_Receive_DMA+0x4a>
 8005ae2:	2302      	movs	r3, #2
 8005ae4:	e098      	b.n	8005c18 <HAL_SPI_Receive_DMA+0x17c>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d002      	beq.n	8005b00 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8005afa:	2302      	movs	r3, #2
 8005afc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005afe:	e086      	b.n	8005c0e <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <HAL_SPI_Receive_DMA+0x70>
 8005b06:	88fb      	ldrh	r3, [r7, #6]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d102      	bne.n	8005b12 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005b10:	e07d      	b.n	8005c0e <HAL_SPI_Receive_DMA+0x172>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2204      	movs	r2, #4
 8005b16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	88fa      	ldrh	r2, [r7, #6]
 8005b2a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	88fa      	ldrh	r2, [r7, #6]
 8005b30:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b52:	d10f      	bne.n	8005b74 <HAL_SPI_Receive_DMA+0xd8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b62:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005b72:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b78:	4a29      	ldr	r2, [pc, #164]	; (8005c20 <HAL_SPI_Receive_DMA+0x184>)
 8005b7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b80:	4a28      	ldr	r2, [pc, #160]	; (8005c24 <HAL_SPI_Receive_DMA+0x188>)
 8005b82:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b88:	4a27      	ldr	r2, [pc, #156]	; (8005c28 <HAL_SPI_Receive_DMA+0x18c>)
 8005b8a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b90:	2200      	movs	r2, #0
 8005b92:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	330c      	adds	r3, #12
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005baa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005bac:	f7fb fe06 	bl	80017bc <HAL_DMA_Start_IT>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00c      	beq.n	8005bd0 <HAL_SPI_Receive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bba:	f043 0210 	orr.w	r2, r3, #16
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005bce:	e01e      	b.n	8005c0e <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bda:	2b40      	cmp	r3, #64	; 0x40
 8005bdc:	d007      	beq.n	8005bee <HAL_SPI_Receive_DMA+0x152>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bec:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f042 0220 	orr.w	r2, r2, #32
 8005bfc:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f042 0201 	orr.w	r2, r2, #1
 8005c0c:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3718      	adds	r7, #24
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	08005fb9 	.word	0x08005fb9
 8005c24:	08005e81 	.word	0x08005e81
 8005c28:	08005ff1 	.word	0x08005ff1

08005c2c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b086      	sub	sp, #24
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	607a      	str	r2, [r7, #4]
 8005c38:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d101      	bne.n	8005c4c <HAL_SPI_TransmitReceive_DMA+0x20>
 8005c48:	2302      	movs	r3, #2
 8005c4a:	e0e3      	b.n	8005e14 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c5a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005c62:	7dbb      	ldrb	r3, [r7, #22]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d00d      	beq.n	8005c84 <HAL_SPI_TransmitReceive_DMA+0x58>
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c6e:	d106      	bne.n	8005c7e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d102      	bne.n	8005c7e <HAL_SPI_TransmitReceive_DMA+0x52>
 8005c78:	7dbb      	ldrb	r3, [r7, #22]
 8005c7a:	2b04      	cmp	r3, #4
 8005c7c:	d002      	beq.n	8005c84 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005c7e:	2302      	movs	r3, #2
 8005c80:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c82:	e0c2      	b.n	8005e0a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d005      	beq.n	8005c96 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d002      	beq.n	8005c96 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005c90:	887b      	ldrh	r3, [r7, #2]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d102      	bne.n	8005c9c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005c9a:	e0b6      	b.n	8005e0a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b04      	cmp	r3, #4
 8005ca6:	d003      	beq.n	8005cb0 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2205      	movs	r2, #5
 8005cac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	68ba      	ldr	r2, [r7, #8]
 8005cba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	887a      	ldrh	r2, [r7, #2]
 8005cc0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	887a      	ldrh	r2, [r7, #2]
 8005cc6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	887a      	ldrh	r2, [r7, #2]
 8005cd2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	887a      	ldrh	r2, [r7, #2]
 8005cd8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b04      	cmp	r3, #4
 8005cf0:	d108      	bne.n	8005d04 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cf6:	4a49      	ldr	r2, [pc, #292]	; (8005e1c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005cf8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cfe:	4a48      	ldr	r2, [pc, #288]	; (8005e20 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005d00:	63da      	str	r2, [r3, #60]	; 0x3c
 8005d02:	e007      	b.n	8005d14 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d08:	4a46      	ldr	r2, [pc, #280]	; (8005e24 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8005d0a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d10:	4a45      	ldr	r2, [pc, #276]	; (8005e28 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8005d12:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d18:	4a44      	ldr	r2, [pc, #272]	; (8005e2c <HAL_SPI_TransmitReceive_DMA+0x200>)
 8005d1a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d20:	2200      	movs	r2, #0
 8005d22:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	330c      	adds	r3, #12
 8005d2e:	4619      	mov	r1, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d34:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d3a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005d3c:	f7fb fd3e 	bl	80017bc <HAL_DMA_Start_IT>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00c      	beq.n	8005d60 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d4a:	f043 0210 	orr.w	r2, r3, #16
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2201      	movs	r2, #1
 8005d5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005d5e:	e054      	b.n	8005e0a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	685a      	ldr	r2, [r3, #4]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0201 	orr.w	r2, r2, #1
 8005d6e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d74:	2200      	movs	r2, #0
 8005d76:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d84:	2200      	movs	r2, #0
 8005d86:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d98:	4619      	mov	r1, r3
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	330c      	adds	r3, #12
 8005da0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005da6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005da8:	f7fb fd08 	bl	80017bc <HAL_DMA_Start_IT>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00c      	beq.n	8005dcc <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db6:	f043 0210 	orr.w	r2, r3, #16
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005dca:	e01e      	b.n	8005e0a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd6:	2b40      	cmp	r3, #64	; 0x40
 8005dd8:	d007      	beq.n	8005dea <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005de8:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	685a      	ldr	r2, [r3, #4]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f042 0220 	orr.w	r2, r2, #32
 8005df8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f042 0202 	orr.w	r2, r2, #2
 8005e08:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e12:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3718      	adds	r7, #24
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	08005fb9 	.word	0x08005fb9
 8005e20:	08005e81 	.word	0x08005e81
 8005e24:	08005fd5 	.word	0x08005fd5
 8005e28:	08005f29 	.word	0x08005f29
 8005e2c:	08005ff1 	.word	0x08005ff1

08005e30 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005e38:	bf00      	nop
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr

08005e44 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005e4c:	bf00      	nop
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e8c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e8e:	f7fb faa3 	bl	80013d8 <HAL_GetTick>
 8005e92:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ea2:	d03b      	beq.n	8005f1c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	685a      	ldr	r2, [r3, #4]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f022 0220 	bic.w	r2, r2, #32
 8005eb2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10d      	bne.n	8005ed8 <SPI_DMAReceiveCplt+0x58>
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ec4:	d108      	bne.n	8005ed8 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	685a      	ldr	r2, [r3, #4]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f022 0203 	bic.w	r2, r2, #3
 8005ed4:	605a      	str	r2, [r3, #4]
 8005ed6:	e007      	b.n	8005ee8 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	685a      	ldr	r2, [r3, #4]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f022 0201 	bic.w	r2, r2, #1
 8005ee6:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005ee8:	68ba      	ldr	r2, [r7, #8]
 8005eea:	2164      	movs	r1, #100	; 0x64
 8005eec:	68f8      	ldr	r0, [r7, #12]
 8005eee:	f000 f927 	bl	8006140 <SPI_EndRxTransaction>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d002      	beq.n	8005efe <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2220      	movs	r2, #32
 8005efc:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d003      	beq.n	8005f1c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005f14:	68f8      	ldr	r0, [r7, #12]
 8005f16:	f7ff ffa9 	bl	8005e6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005f1a:	e002      	b.n	8005f22 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f7fa fe49 	bl	8000bb4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005f22:	3710      	adds	r7, #16
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f34:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f36:	f7fb fa4f 	bl	80013d8 <HAL_GetTick>
 8005f3a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f4a:	d02f      	beq.n	8005fac <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685a      	ldr	r2, [r3, #4]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 0220 	bic.w	r2, r2, #32
 8005f5a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005f5c:	68ba      	ldr	r2, [r7, #8]
 8005f5e:	2164      	movs	r1, #100	; 0x64
 8005f60:	68f8      	ldr	r0, [r7, #12]
 8005f62:	f000 f953 	bl	800620c <SPI_EndRxTxTransaction>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d005      	beq.n	8005f78 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f70:	f043 0220 	orr.w	r2, r3, #32
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	685a      	ldr	r2, [r3, #4]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f022 0203 	bic.w	r2, r2, #3
 8005f86:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2200      	movs	r2, #0
 8005f92:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d003      	beq.n	8005fac <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f7ff ff61 	bl	8005e6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005faa:	e002      	b.n	8005fb2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f7ff ff3f 	bl	8005e30 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005fb2:	3710      	adds	r7, #16
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005fc6:	68f8      	ldr	r0, [r7, #12]
 8005fc8:	f7ff ff3c 	bl	8005e44 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005fcc:	bf00      	nop
 8005fce:	3710      	adds	r7, #16
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe0:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005fe2:	68f8      	ldr	r0, [r7, #12]
 8005fe4:	f7ff ff38 	bl	8005e58 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005fe8:	bf00      	nop
 8005fea:	3710      	adds	r7, #16
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ffc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	685a      	ldr	r2, [r3, #4]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f022 0203 	bic.w	r2, r2, #3
 800600c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006012:	f043 0210 	orr.w	r2, r3, #16
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f7ff ff22 	bl	8005e6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006028:	bf00      	nop
 800602a:	3710      	adds	r7, #16
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}

08006030 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b088      	sub	sp, #32
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	603b      	str	r3, [r7, #0]
 800603c:	4613      	mov	r3, r2
 800603e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006040:	f7fb f9ca 	bl	80013d8 <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006048:	1a9b      	subs	r3, r3, r2
 800604a:	683a      	ldr	r2, [r7, #0]
 800604c:	4413      	add	r3, r2
 800604e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006050:	f7fb f9c2 	bl	80013d8 <HAL_GetTick>
 8006054:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006056:	4b39      	ldr	r3, [pc, #228]	; (800613c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	015b      	lsls	r3, r3, #5
 800605c:	0d1b      	lsrs	r3, r3, #20
 800605e:	69fa      	ldr	r2, [r7, #28]
 8006060:	fb02 f303 	mul.w	r3, r2, r3
 8006064:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006066:	e054      	b.n	8006112 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800606e:	d050      	beq.n	8006112 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006070:	f7fb f9b2 	bl	80013d8 <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	69fa      	ldr	r2, [r7, #28]
 800607c:	429a      	cmp	r2, r3
 800607e:	d902      	bls.n	8006086 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d13d      	bne.n	8006102 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006094:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800609e:	d111      	bne.n	80060c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060a8:	d004      	beq.n	80060b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060b2:	d107      	bne.n	80060c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060cc:	d10f      	bne.n	80060ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060dc:	601a      	str	r2, [r3, #0]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2201      	movs	r2, #1
 80060f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80060fe:	2303      	movs	r3, #3
 8006100:	e017      	b.n	8006132 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d101      	bne.n	800610c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006108:	2300      	movs	r3, #0
 800610a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	3b01      	subs	r3, #1
 8006110:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	689a      	ldr	r2, [r3, #8]
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	4013      	ands	r3, r2
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	429a      	cmp	r2, r3
 8006120:	bf0c      	ite	eq
 8006122:	2301      	moveq	r3, #1
 8006124:	2300      	movne	r3, #0
 8006126:	b2db      	uxtb	r3, r3
 8006128:	461a      	mov	r2, r3
 800612a:	79fb      	ldrb	r3, [r7, #7]
 800612c:	429a      	cmp	r2, r3
 800612e:	d19b      	bne.n	8006068 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3720      	adds	r7, #32
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	20002584 	.word	0x20002584

08006140 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b086      	sub	sp, #24
 8006144:	af02      	add	r7, sp, #8
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	60b9      	str	r1, [r7, #8]
 800614a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006154:	d111      	bne.n	800617a <SPI_EndRxTransaction+0x3a>
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800615e:	d004      	beq.n	800616a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006168:	d107      	bne.n	800617a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006178:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006182:	d12a      	bne.n	80061da <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800618c:	d012      	beq.n	80061b4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	9300      	str	r3, [sp, #0]
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	2200      	movs	r2, #0
 8006196:	2180      	movs	r1, #128	; 0x80
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f7ff ff49 	bl	8006030 <SPI_WaitFlagStateUntilTimeout>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d02d      	beq.n	8006200 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061a8:	f043 0220 	orr.w	r2, r3, #32
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e026      	b.n	8006202 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	9300      	str	r3, [sp, #0]
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	2200      	movs	r2, #0
 80061bc:	2101      	movs	r1, #1
 80061be:	68f8      	ldr	r0, [r7, #12]
 80061c0:	f7ff ff36 	bl	8006030 <SPI_WaitFlagStateUntilTimeout>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d01a      	beq.n	8006200 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061ce:	f043 0220 	orr.w	r2, r3, #32
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e013      	b.n	8006202 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	9300      	str	r3, [sp, #0]
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	2200      	movs	r2, #0
 80061e2:	2101      	movs	r1, #1
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f7ff ff23 	bl	8006030 <SPI_WaitFlagStateUntilTimeout>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d007      	beq.n	8006200 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061f4:	f043 0220 	orr.w	r2, r3, #32
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80061fc:	2303      	movs	r3, #3
 80061fe:	e000      	b.n	8006202 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006200:	2300      	movs	r3, #0
}
 8006202:	4618      	mov	r0, r3
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
	...

0800620c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b088      	sub	sp, #32
 8006210:	af02      	add	r7, sp, #8
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006218:	4b1b      	ldr	r3, [pc, #108]	; (8006288 <SPI_EndRxTxTransaction+0x7c>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a1b      	ldr	r2, [pc, #108]	; (800628c <SPI_EndRxTxTransaction+0x80>)
 800621e:	fba2 2303 	umull	r2, r3, r2, r3
 8006222:	0d5b      	lsrs	r3, r3, #21
 8006224:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006228:	fb02 f303 	mul.w	r3, r2, r3
 800622c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006236:	d112      	bne.n	800625e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	2200      	movs	r2, #0
 8006240:	2180      	movs	r1, #128	; 0x80
 8006242:	68f8      	ldr	r0, [r7, #12]
 8006244:	f7ff fef4 	bl	8006030 <SPI_WaitFlagStateUntilTimeout>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d016      	beq.n	800627c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006252:	f043 0220 	orr.w	r2, r3, #32
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800625a:	2303      	movs	r3, #3
 800625c:	e00f      	b.n	800627e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d00a      	beq.n	800627a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	3b01      	subs	r3, #1
 8006268:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006274:	2b80      	cmp	r3, #128	; 0x80
 8006276:	d0f2      	beq.n	800625e <SPI_EndRxTxTransaction+0x52>
 8006278:	e000      	b.n	800627c <SPI_EndRxTxTransaction+0x70>
        break;
 800627a:	bf00      	nop
  }

  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3718      	adds	r7, #24
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	20002584 	.word	0x20002584
 800628c:	165e9f81 	.word	0x165e9f81

08006290 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b082      	sub	sp, #8
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d101      	bne.n	80062a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e041      	b.n	8006326 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d106      	bne.n	80062bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 f839 	bl	800632e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2202      	movs	r2, #2
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	3304      	adds	r3, #4
 80062cc:	4619      	mov	r1, r3
 80062ce:	4610      	mov	r0, r2
 80062d0:	f000 f9d8 	bl	8006684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3708      	adds	r7, #8
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}

0800632e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800632e:	b480      	push	{r7}
 8006330:	b083      	sub	sp, #12
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006336:	bf00      	nop
 8006338:	370c      	adds	r7, #12
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
	...

08006344 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006344:	b480      	push	{r7}
 8006346:	b085      	sub	sp, #20
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006352:	b2db      	uxtb	r3, r3
 8006354:	2b01      	cmp	r3, #1
 8006356:	d001      	beq.n	800635c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e04e      	b.n	80063fa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2202      	movs	r2, #2
 8006360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68da      	ldr	r2, [r3, #12]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f042 0201 	orr.w	r2, r2, #1
 8006372:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a23      	ldr	r2, [pc, #140]	; (8006408 <HAL_TIM_Base_Start_IT+0xc4>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d022      	beq.n	80063c4 <HAL_TIM_Base_Start_IT+0x80>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006386:	d01d      	beq.n	80063c4 <HAL_TIM_Base_Start_IT+0x80>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a1f      	ldr	r2, [pc, #124]	; (800640c <HAL_TIM_Base_Start_IT+0xc8>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d018      	beq.n	80063c4 <HAL_TIM_Base_Start_IT+0x80>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a1e      	ldr	r2, [pc, #120]	; (8006410 <HAL_TIM_Base_Start_IT+0xcc>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d013      	beq.n	80063c4 <HAL_TIM_Base_Start_IT+0x80>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a1c      	ldr	r2, [pc, #112]	; (8006414 <HAL_TIM_Base_Start_IT+0xd0>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d00e      	beq.n	80063c4 <HAL_TIM_Base_Start_IT+0x80>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a1b      	ldr	r2, [pc, #108]	; (8006418 <HAL_TIM_Base_Start_IT+0xd4>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d009      	beq.n	80063c4 <HAL_TIM_Base_Start_IT+0x80>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a19      	ldr	r2, [pc, #100]	; (800641c <HAL_TIM_Base_Start_IT+0xd8>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d004      	beq.n	80063c4 <HAL_TIM_Base_Start_IT+0x80>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a18      	ldr	r2, [pc, #96]	; (8006420 <HAL_TIM_Base_Start_IT+0xdc>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d111      	bne.n	80063e8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	f003 0307 	and.w	r3, r3, #7
 80063ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2b06      	cmp	r3, #6
 80063d4:	d010      	beq.n	80063f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f042 0201 	orr.w	r2, r2, #1
 80063e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063e6:	e007      	b.n	80063f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f042 0201 	orr.w	r2, r2, #1
 80063f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063f8:	2300      	movs	r3, #0
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3714      	adds	r7, #20
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	40010000 	.word	0x40010000
 800640c:	40000400 	.word	0x40000400
 8006410:	40000800 	.word	0x40000800
 8006414:	40000c00 	.word	0x40000c00
 8006418:	40010400 	.word	0x40010400
 800641c:	40014000 	.word	0x40014000
 8006420:	40001800 	.word	0x40001800

08006424 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	f003 0302 	and.w	r3, r3, #2
 8006436:	2b02      	cmp	r3, #2
 8006438:	d122      	bne.n	8006480 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b02      	cmp	r3, #2
 8006446:	d11b      	bne.n	8006480 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f06f 0202 	mvn.w	r2, #2
 8006450:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	f003 0303 	and.w	r3, r3, #3
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 f8ee 	bl	8006648 <HAL_TIM_IC_CaptureCallback>
 800646c:	e005      	b.n	800647a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f000 f8e0 	bl	8006634 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 f8f1 	bl	800665c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	691b      	ldr	r3, [r3, #16]
 8006486:	f003 0304 	and.w	r3, r3, #4
 800648a:	2b04      	cmp	r3, #4
 800648c:	d122      	bne.n	80064d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	f003 0304 	and.w	r3, r3, #4
 8006498:	2b04      	cmp	r3, #4
 800649a:	d11b      	bne.n	80064d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f06f 0204 	mvn.w	r2, #4
 80064a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2202      	movs	r2, #2
 80064aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d003      	beq.n	80064c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f8c4 	bl	8006648 <HAL_TIM_IC_CaptureCallback>
 80064c0:	e005      	b.n	80064ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f8b6 	bl	8006634 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 f8c7 	bl	800665c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	f003 0308 	and.w	r3, r3, #8
 80064de:	2b08      	cmp	r3, #8
 80064e0:	d122      	bne.n	8006528 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	f003 0308 	and.w	r3, r3, #8
 80064ec:	2b08      	cmp	r3, #8
 80064ee:	d11b      	bne.n	8006528 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f06f 0208 	mvn.w	r2, #8
 80064f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2204      	movs	r2, #4
 80064fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	69db      	ldr	r3, [r3, #28]
 8006506:	f003 0303 	and.w	r3, r3, #3
 800650a:	2b00      	cmp	r3, #0
 800650c:	d003      	beq.n	8006516 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 f89a 	bl	8006648 <HAL_TIM_IC_CaptureCallback>
 8006514:	e005      	b.n	8006522 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f000 f88c 	bl	8006634 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 f89d 	bl	800665c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	f003 0310 	and.w	r3, r3, #16
 8006532:	2b10      	cmp	r3, #16
 8006534:	d122      	bne.n	800657c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	f003 0310 	and.w	r3, r3, #16
 8006540:	2b10      	cmp	r3, #16
 8006542:	d11b      	bne.n	800657c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f06f 0210 	mvn.w	r2, #16
 800654c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2208      	movs	r2, #8
 8006552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	69db      	ldr	r3, [r3, #28]
 800655a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800655e:	2b00      	cmp	r3, #0
 8006560:	d003      	beq.n	800656a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f870 	bl	8006648 <HAL_TIM_IC_CaptureCallback>
 8006568:	e005      	b.n	8006576 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 f862 	bl	8006634 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 f873 	bl	800665c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b01      	cmp	r3, #1
 8006588:	d10e      	bne.n	80065a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	f003 0301 	and.w	r3, r3, #1
 8006594:	2b01      	cmp	r3, #1
 8006596:	d107      	bne.n	80065a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f06f 0201 	mvn.w	r2, #1
 80065a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f7fa fc0a 	bl	8000dbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065b2:	2b80      	cmp	r3, #128	; 0x80
 80065b4:	d10e      	bne.n	80065d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065c0:	2b80      	cmp	r3, #128	; 0x80
 80065c2:	d107      	bne.n	80065d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80065cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f000 f902 	bl	80067d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	691b      	ldr	r3, [r3, #16]
 80065da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065de:	2b40      	cmp	r3, #64	; 0x40
 80065e0:	d10e      	bne.n	8006600 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ec:	2b40      	cmp	r3, #64	; 0x40
 80065ee:	d107      	bne.n	8006600 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80065f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 f838 	bl	8006670 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	f003 0320 	and.w	r3, r3, #32
 800660a:	2b20      	cmp	r3, #32
 800660c:	d10e      	bne.n	800662c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68db      	ldr	r3, [r3, #12]
 8006614:	f003 0320 	and.w	r3, r3, #32
 8006618:	2b20      	cmp	r3, #32
 800661a:	d107      	bne.n	800662c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f06f 0220 	mvn.w	r2, #32
 8006624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 f8cc 	bl	80067c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800662c:	bf00      	nop
 800662e:	3708      	adds	r7, #8
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800663c:	bf00      	nop
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006650:	bf00      	nop
 8006652:	370c      	adds	r7, #12
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr

0800665c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006664:	bf00      	nop
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006678:	bf00      	nop
 800667a:	370c      	adds	r7, #12
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr

08006684 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006684:	b480      	push	{r7}
 8006686:	b085      	sub	sp, #20
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	4a40      	ldr	r2, [pc, #256]	; (8006798 <TIM_Base_SetConfig+0x114>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d013      	beq.n	80066c4 <TIM_Base_SetConfig+0x40>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066a2:	d00f      	beq.n	80066c4 <TIM_Base_SetConfig+0x40>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a3d      	ldr	r2, [pc, #244]	; (800679c <TIM_Base_SetConfig+0x118>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d00b      	beq.n	80066c4 <TIM_Base_SetConfig+0x40>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a3c      	ldr	r2, [pc, #240]	; (80067a0 <TIM_Base_SetConfig+0x11c>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d007      	beq.n	80066c4 <TIM_Base_SetConfig+0x40>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a3b      	ldr	r2, [pc, #236]	; (80067a4 <TIM_Base_SetConfig+0x120>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d003      	beq.n	80066c4 <TIM_Base_SetConfig+0x40>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a3a      	ldr	r2, [pc, #232]	; (80067a8 <TIM_Base_SetConfig+0x124>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d108      	bne.n	80066d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4a2f      	ldr	r2, [pc, #188]	; (8006798 <TIM_Base_SetConfig+0x114>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d02b      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066e4:	d027      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a2c      	ldr	r2, [pc, #176]	; (800679c <TIM_Base_SetConfig+0x118>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d023      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a2b      	ldr	r2, [pc, #172]	; (80067a0 <TIM_Base_SetConfig+0x11c>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d01f      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a2a      	ldr	r2, [pc, #168]	; (80067a4 <TIM_Base_SetConfig+0x120>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d01b      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a29      	ldr	r2, [pc, #164]	; (80067a8 <TIM_Base_SetConfig+0x124>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d017      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a28      	ldr	r2, [pc, #160]	; (80067ac <TIM_Base_SetConfig+0x128>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d013      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	4a27      	ldr	r2, [pc, #156]	; (80067b0 <TIM_Base_SetConfig+0x12c>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d00f      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	4a26      	ldr	r2, [pc, #152]	; (80067b4 <TIM_Base_SetConfig+0x130>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d00b      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a25      	ldr	r2, [pc, #148]	; (80067b8 <TIM_Base_SetConfig+0x134>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d007      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4a24      	ldr	r2, [pc, #144]	; (80067bc <TIM_Base_SetConfig+0x138>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d003      	beq.n	8006736 <TIM_Base_SetConfig+0xb2>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	4a23      	ldr	r2, [pc, #140]	; (80067c0 <TIM_Base_SetConfig+0x13c>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d108      	bne.n	8006748 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800673c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	68fa      	ldr	r2, [r7, #12]
 8006744:	4313      	orrs	r3, r2
 8006746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	695b      	ldr	r3, [r3, #20]
 8006752:	4313      	orrs	r3, r2
 8006754:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	689a      	ldr	r2, [r3, #8]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a0a      	ldr	r2, [pc, #40]	; (8006798 <TIM_Base_SetConfig+0x114>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d003      	beq.n	800677c <TIM_Base_SetConfig+0xf8>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a0c      	ldr	r2, [pc, #48]	; (80067a8 <TIM_Base_SetConfig+0x124>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d103      	bne.n	8006784 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	691a      	ldr	r2, [r3, #16]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	615a      	str	r2, [r3, #20]
}
 800678a:	bf00      	nop
 800678c:	3714      	adds	r7, #20
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	40010000 	.word	0x40010000
 800679c:	40000400 	.word	0x40000400
 80067a0:	40000800 	.word	0x40000800
 80067a4:	40000c00 	.word	0x40000c00
 80067a8:	40010400 	.word	0x40010400
 80067ac:	40014000 	.word	0x40014000
 80067b0:	40014400 	.word	0x40014400
 80067b4:	40014800 	.word	0x40014800
 80067b8:	40001800 	.word	0x40001800
 80067bc:	40001c00 	.word	0x40001c00
 80067c0:	40002000 	.word	0x40002000

080067c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80067cc:	bf00      	nop
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067e0:	bf00      	nop
 80067e2:	370c      	adds	r7, #12
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr

080067ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d101      	bne.n	80067fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e03f      	b.n	800687e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006804:	b2db      	uxtb	r3, r3
 8006806:	2b00      	cmp	r3, #0
 8006808:	d106      	bne.n	8006818 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f7fa fc20 	bl	8001058 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2224      	movs	r2, #36	; 0x24
 800681c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68da      	ldr	r2, [r3, #12]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800682e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 fc7b 	bl	800712c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	691a      	ldr	r2, [r3, #16]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006844:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	695a      	ldr	r2, [r3, #20]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006854:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	68da      	ldr	r2, [r3, #12]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006864:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2220      	movs	r2, #32
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2220      	movs	r2, #32
 8006878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800687c:	2300      	movs	r3, #0
}
 800687e:	4618      	mov	r0, r3
 8006880:	3708      	adds	r7, #8
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
	...

08006888 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b0ba      	sub	sp, #232	; 0xe8
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	68db      	ldr	r3, [r3, #12]
 80068a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	695b      	ldr	r3, [r3, #20]
 80068aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80068ae:	2300      	movs	r3, #0
 80068b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80068b4:	2300      	movs	r3, #0
 80068b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80068ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068be:	f003 030f 	and.w	r3, r3, #15
 80068c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80068c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10f      	bne.n	80068ee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068d2:	f003 0320 	and.w	r3, r3, #32
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d009      	beq.n	80068ee <HAL_UART_IRQHandler+0x66>
 80068da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068de:	f003 0320 	and.w	r3, r3, #32
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d003      	beq.n	80068ee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 fb65 	bl	8006fb6 <UART_Receive_IT>
      return;
 80068ec:	e256      	b.n	8006d9c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80068ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f000 80de 	beq.w	8006ab4 <HAL_UART_IRQHandler+0x22c>
 80068f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068fc:	f003 0301 	and.w	r3, r3, #1
 8006900:	2b00      	cmp	r3, #0
 8006902:	d106      	bne.n	8006912 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006908:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800690c:	2b00      	cmp	r3, #0
 800690e:	f000 80d1 	beq.w	8006ab4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006916:	f003 0301 	and.w	r3, r3, #1
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00b      	beq.n	8006936 <HAL_UART_IRQHandler+0xae>
 800691e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006926:	2b00      	cmp	r3, #0
 8006928:	d005      	beq.n	8006936 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800692e:	f043 0201 	orr.w	r2, r3, #1
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800693a:	f003 0304 	and.w	r3, r3, #4
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00b      	beq.n	800695a <HAL_UART_IRQHandler+0xd2>
 8006942:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d005      	beq.n	800695a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006952:	f043 0202 	orr.w	r2, r3, #2
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800695a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800695e:	f003 0302 	and.w	r3, r3, #2
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00b      	beq.n	800697e <HAL_UART_IRQHandler+0xf6>
 8006966:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800696a:	f003 0301 	and.w	r3, r3, #1
 800696e:	2b00      	cmp	r3, #0
 8006970:	d005      	beq.n	800697e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006976:	f043 0204 	orr.w	r2, r3, #4
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800697e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006982:	f003 0308 	and.w	r3, r3, #8
 8006986:	2b00      	cmp	r3, #0
 8006988:	d011      	beq.n	80069ae <HAL_UART_IRQHandler+0x126>
 800698a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800698e:	f003 0320 	and.w	r3, r3, #32
 8006992:	2b00      	cmp	r3, #0
 8006994:	d105      	bne.n	80069a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006996:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800699a:	f003 0301 	and.w	r3, r3, #1
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d005      	beq.n	80069ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a6:	f043 0208 	orr.w	r2, r3, #8
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	f000 81ed 	beq.w	8006d92 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80069b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069bc:	f003 0320 	and.w	r3, r3, #32
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d008      	beq.n	80069d6 <HAL_UART_IRQHandler+0x14e>
 80069c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069c8:	f003 0320 	and.w	r3, r3, #32
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d002      	beq.n	80069d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f000 faf0 	bl	8006fb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	695b      	ldr	r3, [r3, #20]
 80069dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069e0:	2b40      	cmp	r3, #64	; 0x40
 80069e2:	bf0c      	ite	eq
 80069e4:	2301      	moveq	r3, #1
 80069e6:	2300      	movne	r3, #0
 80069e8:	b2db      	uxtb	r3, r3
 80069ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f2:	f003 0308 	and.w	r3, r3, #8
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d103      	bne.n	8006a02 <HAL_UART_IRQHandler+0x17a>
 80069fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d04f      	beq.n	8006aa2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f000 f9f8 	bl	8006df8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	695b      	ldr	r3, [r3, #20]
 8006a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a12:	2b40      	cmp	r3, #64	; 0x40
 8006a14:	d141      	bne.n	8006a9a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	3314      	adds	r3, #20
 8006a1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a20:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006a24:	e853 3f00 	ldrex	r3, [r3]
 8006a28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006a2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a34:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	3314      	adds	r3, #20
 8006a3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006a42:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006a46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006a4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006a52:	e841 2300 	strex	r3, r2, [r1]
 8006a56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006a5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1d9      	bne.n	8006a16 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d013      	beq.n	8006a92 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a6e:	4a7d      	ldr	r2, [pc, #500]	; (8006c64 <HAL_UART_IRQHandler+0x3dc>)
 8006a70:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a76:	4618      	mov	r0, r3
 8006a78:	f7fa ff68 	bl	800194c <HAL_DMA_Abort_IT>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d016      	beq.n	8006ab0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006a8c:	4610      	mov	r0, r2
 8006a8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a90:	e00e      	b.n	8006ab0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 f99a 	bl	8006dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a98:	e00a      	b.n	8006ab0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f000 f996 	bl	8006dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aa0:	e006      	b.n	8006ab0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 f992 	bl	8006dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006aae:	e170      	b.n	8006d92 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ab0:	bf00      	nop
    return;
 8006ab2:	e16e      	b.n	8006d92 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	f040 814a 	bne.w	8006d52 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ac2:	f003 0310 	and.w	r3, r3, #16
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	f000 8143 	beq.w	8006d52 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ad0:	f003 0310 	and.w	r3, r3, #16
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f000 813c 	beq.w	8006d52 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ada:	2300      	movs	r3, #0
 8006adc:	60bb      	str	r3, [r7, #8]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	60bb      	str	r3, [r7, #8]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	60bb      	str	r3, [r7, #8]
 8006aee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	695b      	ldr	r3, [r3, #20]
 8006af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006afa:	2b40      	cmp	r3, #64	; 0x40
 8006afc:	f040 80b4 	bne.w	8006c68 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b0c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 8140 	beq.w	8006d96 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	f080 8139 	bcs.w	8006d96 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006b2a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b30:	69db      	ldr	r3, [r3, #28]
 8006b32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b36:	f000 8088 	beq.w	8006c4a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	330c      	adds	r3, #12
 8006b40:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b44:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b48:	e853 3f00 	ldrex	r3, [r3]
 8006b4c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006b50:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006b54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b58:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	330c      	adds	r3, #12
 8006b62:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006b66:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006b6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006b72:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006b76:	e841 2300 	strex	r3, r2, [r1]
 8006b7a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006b7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d1d9      	bne.n	8006b3a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	3314      	adds	r3, #20
 8006b8c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b90:	e853 3f00 	ldrex	r3, [r3]
 8006b94:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006b96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b98:	f023 0301 	bic.w	r3, r3, #1
 8006b9c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	3314      	adds	r3, #20
 8006ba6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006baa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006bae:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006bb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006bb6:	e841 2300 	strex	r3, r2, [r1]
 8006bba:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006bbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d1e1      	bne.n	8006b86 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	3314      	adds	r3, #20
 8006bc8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006bcc:	e853 3f00 	ldrex	r3, [r3]
 8006bd0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006bd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006bd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bd8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	3314      	adds	r3, #20
 8006be2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006be6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006be8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bea:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006bec:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006bee:	e841 2300 	strex	r3, r2, [r1]
 8006bf2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006bf4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d1e3      	bne.n	8006bc2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2220      	movs	r2, #32
 8006bfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	330c      	adds	r3, #12
 8006c0e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c12:	e853 3f00 	ldrex	r3, [r3]
 8006c16:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006c18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c1a:	f023 0310 	bic.w	r3, r3, #16
 8006c1e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	330c      	adds	r3, #12
 8006c28:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006c2c:	65ba      	str	r2, [r7, #88]	; 0x58
 8006c2e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c30:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006c32:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006c34:	e841 2300 	strex	r3, r2, [r1]
 8006c38:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006c3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e3      	bne.n	8006c08 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c44:	4618      	mov	r0, r3
 8006c46:	f7fa fe11 	bl	800186c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	1ad3      	subs	r3, r2, r3
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	4619      	mov	r1, r3
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f000 f8c0 	bl	8006de0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c60:	e099      	b.n	8006d96 <HAL_UART_IRQHandler+0x50e>
 8006c62:	bf00      	nop
 8006c64:	08006ebf 	.word	0x08006ebf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	1ad3      	subs	r3, r2, r3
 8006c74:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f000 808b 	beq.w	8006d9a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006c84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f000 8086 	beq.w	8006d9a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	330c      	adds	r3, #12
 8006c94:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c98:	e853 3f00 	ldrex	r3, [r3]
 8006c9c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ca0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ca4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	330c      	adds	r3, #12
 8006cae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006cb2:	647a      	str	r2, [r7, #68]	; 0x44
 8006cb4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006cb8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006cba:	e841 2300 	strex	r3, r2, [r1]
 8006cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006cc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1e3      	bne.n	8006c8e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	3314      	adds	r3, #20
 8006ccc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd0:	e853 3f00 	ldrex	r3, [r3]
 8006cd4:	623b      	str	r3, [r7, #32]
   return(result);
 8006cd6:	6a3b      	ldr	r3, [r7, #32]
 8006cd8:	f023 0301 	bic.w	r3, r3, #1
 8006cdc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	3314      	adds	r3, #20
 8006ce6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006cea:	633a      	str	r2, [r7, #48]	; 0x30
 8006cec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cf0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cf2:	e841 2300 	strex	r3, r2, [r1]
 8006cf6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1e3      	bne.n	8006cc6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2220      	movs	r2, #32
 8006d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	330c      	adds	r3, #12
 8006d12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	e853 3f00 	ldrex	r3, [r3]
 8006d1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f023 0310 	bic.w	r3, r3, #16
 8006d22:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	330c      	adds	r3, #12
 8006d2c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006d30:	61fa      	str	r2, [r7, #28]
 8006d32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d34:	69b9      	ldr	r1, [r7, #24]
 8006d36:	69fa      	ldr	r2, [r7, #28]
 8006d38:	e841 2300 	strex	r3, r2, [r1]
 8006d3c:	617b      	str	r3, [r7, #20]
   return(result);
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1e3      	bne.n	8006d0c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006d48:	4619      	mov	r1, r3
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f848 	bl	8006de0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006d50:	e023      	b.n	8006d9a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d009      	beq.n	8006d72 <HAL_UART_IRQHandler+0x4ea>
 8006d5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d003      	beq.n	8006d72 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f000 f8bb 	bl	8006ee6 <UART_Transmit_IT>
    return;
 8006d70:	e014      	b.n	8006d9c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d00e      	beq.n	8006d9c <HAL_UART_IRQHandler+0x514>
 8006d7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d008      	beq.n	8006d9c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 f8fb 	bl	8006f86 <UART_EndTransmit_IT>
    return;
 8006d90:	e004      	b.n	8006d9c <HAL_UART_IRQHandler+0x514>
    return;
 8006d92:	bf00      	nop
 8006d94:	e002      	b.n	8006d9c <HAL_UART_IRQHandler+0x514>
      return;
 8006d96:	bf00      	nop
 8006d98:	e000      	b.n	8006d9c <HAL_UART_IRQHandler+0x514>
      return;
 8006d9a:	bf00      	nop
  }
}
 8006d9c:	37e8      	adds	r7, #232	; 0xe8
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop

08006da4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b083      	sub	sp, #12
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006dac:	bf00      	nop
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006dc0:	bf00      	nop
 8006dc2:	370c      	adds	r7, #12
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	460b      	mov	r3, r1
 8006dea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006dec:	bf00      	nop
 8006dee:	370c      	adds	r7, #12
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b095      	sub	sp, #84	; 0x54
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	330c      	adds	r3, #12
 8006e06:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e0a:	e853 3f00 	ldrex	r3, [r3]
 8006e0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	330c      	adds	r3, #12
 8006e1e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006e20:	643a      	str	r2, [r7, #64]	; 0x40
 8006e22:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e28:	e841 2300 	strex	r3, r2, [r1]
 8006e2c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d1e5      	bne.n	8006e00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3314      	adds	r3, #20
 8006e3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3c:	6a3b      	ldr	r3, [r7, #32]
 8006e3e:	e853 3f00 	ldrex	r3, [r3]
 8006e42:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e44:	69fb      	ldr	r3, [r7, #28]
 8006e46:	f023 0301 	bic.w	r3, r3, #1
 8006e4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	3314      	adds	r3, #20
 8006e52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e54:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e5c:	e841 2300 	strex	r3, r2, [r1]
 8006e60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1e5      	bne.n	8006e34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d119      	bne.n	8006ea4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	330c      	adds	r3, #12
 8006e76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	e853 3f00 	ldrex	r3, [r3]
 8006e7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	f023 0310 	bic.w	r3, r3, #16
 8006e86:	647b      	str	r3, [r7, #68]	; 0x44
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	330c      	adds	r3, #12
 8006e8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e90:	61ba      	str	r2, [r7, #24]
 8006e92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e94:	6979      	ldr	r1, [r7, #20]
 8006e96:	69ba      	ldr	r2, [r7, #24]
 8006e98:	e841 2300 	strex	r3, r2, [r1]
 8006e9c:	613b      	str	r3, [r7, #16]
   return(result);
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1e5      	bne.n	8006e70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006eb2:	bf00      	nop
 8006eb4:	3754      	adds	r7, #84	; 0x54
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr

08006ebe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ebe:	b580      	push	{r7, lr}
 8006ec0:	b084      	sub	sp, #16
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f7ff ff77 	bl	8006dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ede:	bf00      	nop
 8006ee0:	3710      	adds	r7, #16
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006ee6:	b480      	push	{r7}
 8006ee8:	b085      	sub	sp, #20
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	2b21      	cmp	r3, #33	; 0x21
 8006ef8:	d13e      	bne.n	8006f78 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f02:	d114      	bne.n	8006f2e <UART_Transmit_IT+0x48>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d110      	bne.n	8006f2e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6a1b      	ldr	r3, [r3, #32]
 8006f10:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	881b      	ldrh	r3, [r3, #0]
 8006f16:	461a      	mov	r2, r3
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f20:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a1b      	ldr	r3, [r3, #32]
 8006f26:	1c9a      	adds	r2, r3, #2
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	621a      	str	r2, [r3, #32]
 8006f2c:	e008      	b.n	8006f40 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	1c59      	adds	r1, r3, #1
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	6211      	str	r1, [r2, #32]
 8006f38:	781a      	ldrb	r2, [r3, #0]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	3b01      	subs	r3, #1
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d10f      	bne.n	8006f74 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	68da      	ldr	r2, [r3, #12]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68da      	ldr	r2, [r3, #12]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f74:	2300      	movs	r3, #0
 8006f76:	e000      	b.n	8006f7a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006f78:	2302      	movs	r3, #2
  }
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3714      	adds	r7, #20
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr

08006f86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b082      	sub	sp, #8
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	68da      	ldr	r2, [r3, #12]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2220      	movs	r2, #32
 8006fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f7ff fefc 	bl	8006da4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006fac:	2300      	movs	r3, #0
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006fb6:	b580      	push	{r7, lr}
 8006fb8:	b08c      	sub	sp, #48	; 0x30
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	2b22      	cmp	r3, #34	; 0x22
 8006fc8:	f040 80ab 	bne.w	8007122 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fd4:	d117      	bne.n	8007006 <UART_Receive_IT+0x50>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d113      	bne.n	8007006 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fe6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	b29b      	uxth	r3, r3
 8006ff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ff4:	b29a      	uxth	r2, r3
 8006ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ff8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ffe:	1c9a      	adds	r2, r3, #2
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	629a      	str	r2, [r3, #40]	; 0x28
 8007004:	e026      	b.n	8007054 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800700a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800700c:	2300      	movs	r3, #0
 800700e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007018:	d007      	beq.n	800702a <UART_Receive_IT+0x74>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d10a      	bne.n	8007038 <UART_Receive_IT+0x82>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d106      	bne.n	8007038 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	b2da      	uxtb	r2, r3
 8007032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007034:	701a      	strb	r2, [r3, #0]
 8007036:	e008      	b.n	800704a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	b2db      	uxtb	r3, r3
 8007040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007044:	b2da      	uxtb	r2, r3
 8007046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007048:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800704e:	1c5a      	adds	r2, r3, #1
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007058:	b29b      	uxth	r3, r3
 800705a:	3b01      	subs	r3, #1
 800705c:	b29b      	uxth	r3, r3
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	4619      	mov	r1, r3
 8007062:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007064:	2b00      	cmp	r3, #0
 8007066:	d15a      	bne.n	800711e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	68da      	ldr	r2, [r3, #12]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f022 0220 	bic.w	r2, r2, #32
 8007076:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	68da      	ldr	r2, [r3, #12]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007086:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	695a      	ldr	r2, [r3, #20]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f022 0201 	bic.w	r2, r2, #1
 8007096:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2220      	movs	r2, #32
 800709c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d135      	bne.n	8007114 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	330c      	adds	r3, #12
 80070b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	e853 3f00 	ldrex	r3, [r3]
 80070bc:	613b      	str	r3, [r7, #16]
   return(result);
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	f023 0310 	bic.w	r3, r3, #16
 80070c4:	627b      	str	r3, [r7, #36]	; 0x24
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	330c      	adds	r3, #12
 80070cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070ce:	623a      	str	r2, [r7, #32]
 80070d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d2:	69f9      	ldr	r1, [r7, #28]
 80070d4:	6a3a      	ldr	r2, [r7, #32]
 80070d6:	e841 2300 	strex	r3, r2, [r1]
 80070da:	61bb      	str	r3, [r7, #24]
   return(result);
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1e5      	bne.n	80070ae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f003 0310 	and.w	r3, r3, #16
 80070ec:	2b10      	cmp	r3, #16
 80070ee:	d10a      	bne.n	8007106 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070f0:	2300      	movs	r3, #0
 80070f2:	60fb      	str	r3, [r7, #12]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	60fb      	str	r3, [r7, #12]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	60fb      	str	r3, [r7, #12]
 8007104:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800710a:	4619      	mov	r1, r3
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f7ff fe67 	bl	8006de0 <HAL_UARTEx_RxEventCallback>
 8007112:	e002      	b.n	800711a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f7ff fe4f 	bl	8006db8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800711a:	2300      	movs	r3, #0
 800711c:	e002      	b.n	8007124 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800711e:	2300      	movs	r3, #0
 8007120:	e000      	b.n	8007124 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007122:	2302      	movs	r3, #2
  }
}
 8007124:	4618      	mov	r0, r3
 8007126:	3730      	adds	r7, #48	; 0x30
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800712c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007130:	b0c0      	sub	sp, #256	; 0x100
 8007132:	af00      	add	r7, sp, #0
 8007134:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	691b      	ldr	r3, [r3, #16]
 8007140:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007148:	68d9      	ldr	r1, [r3, #12]
 800714a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	ea40 0301 	orr.w	r3, r0, r1
 8007154:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800715a:	689a      	ldr	r2, [r3, #8]
 800715c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007160:	691b      	ldr	r3, [r3, #16]
 8007162:	431a      	orrs	r2, r3
 8007164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007168:	695b      	ldr	r3, [r3, #20]
 800716a:	431a      	orrs	r2, r3
 800716c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007170:	69db      	ldr	r3, [r3, #28]
 8007172:	4313      	orrs	r3, r2
 8007174:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007184:	f021 010c 	bic.w	r1, r1, #12
 8007188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007192:	430b      	orrs	r3, r1
 8007194:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	695b      	ldr	r3, [r3, #20]
 800719e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80071a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071a6:	6999      	ldr	r1, [r3, #24]
 80071a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	ea40 0301 	orr.w	r3, r0, r1
 80071b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80071b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	4b8f      	ldr	r3, [pc, #572]	; (80073f8 <UART_SetConfig+0x2cc>)
 80071bc:	429a      	cmp	r2, r3
 80071be:	d005      	beq.n	80071cc <UART_SetConfig+0xa0>
 80071c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	4b8d      	ldr	r3, [pc, #564]	; (80073fc <UART_SetConfig+0x2d0>)
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d104      	bne.n	80071d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80071cc:	f7fd fb9e 	bl	800490c <HAL_RCC_GetPCLK2Freq>
 80071d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80071d4:	e003      	b.n	80071de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80071d6:	f7fd fb85 	bl	80048e4 <HAL_RCC_GetPCLK1Freq>
 80071da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071e2:	69db      	ldr	r3, [r3, #28]
 80071e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071e8:	f040 810c 	bne.w	8007404 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80071ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071f0:	2200      	movs	r2, #0
 80071f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80071f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80071fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80071fe:	4622      	mov	r2, r4
 8007200:	462b      	mov	r3, r5
 8007202:	1891      	adds	r1, r2, r2
 8007204:	65b9      	str	r1, [r7, #88]	; 0x58
 8007206:	415b      	adcs	r3, r3
 8007208:	65fb      	str	r3, [r7, #92]	; 0x5c
 800720a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800720e:	4621      	mov	r1, r4
 8007210:	eb12 0801 	adds.w	r8, r2, r1
 8007214:	4629      	mov	r1, r5
 8007216:	eb43 0901 	adc.w	r9, r3, r1
 800721a:	f04f 0200 	mov.w	r2, #0
 800721e:	f04f 0300 	mov.w	r3, #0
 8007222:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007226:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800722a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800722e:	4690      	mov	r8, r2
 8007230:	4699      	mov	r9, r3
 8007232:	4623      	mov	r3, r4
 8007234:	eb18 0303 	adds.w	r3, r8, r3
 8007238:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800723c:	462b      	mov	r3, r5
 800723e:	eb49 0303 	adc.w	r3, r9, r3
 8007242:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007252:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007256:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800725a:	460b      	mov	r3, r1
 800725c:	18db      	adds	r3, r3, r3
 800725e:	653b      	str	r3, [r7, #80]	; 0x50
 8007260:	4613      	mov	r3, r2
 8007262:	eb42 0303 	adc.w	r3, r2, r3
 8007266:	657b      	str	r3, [r7, #84]	; 0x54
 8007268:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800726c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007270:	f7f8 ffce 	bl	8000210 <__aeabi_uldivmod>
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	4b61      	ldr	r3, [pc, #388]	; (8007400 <UART_SetConfig+0x2d4>)
 800727a:	fba3 2302 	umull	r2, r3, r3, r2
 800727e:	095b      	lsrs	r3, r3, #5
 8007280:	011c      	lsls	r4, r3, #4
 8007282:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007286:	2200      	movs	r2, #0
 8007288:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800728c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007290:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007294:	4642      	mov	r2, r8
 8007296:	464b      	mov	r3, r9
 8007298:	1891      	adds	r1, r2, r2
 800729a:	64b9      	str	r1, [r7, #72]	; 0x48
 800729c:	415b      	adcs	r3, r3
 800729e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80072a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80072a4:	4641      	mov	r1, r8
 80072a6:	eb12 0a01 	adds.w	sl, r2, r1
 80072aa:	4649      	mov	r1, r9
 80072ac:	eb43 0b01 	adc.w	fp, r3, r1
 80072b0:	f04f 0200 	mov.w	r2, #0
 80072b4:	f04f 0300 	mov.w	r3, #0
 80072b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80072bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80072c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80072c4:	4692      	mov	sl, r2
 80072c6:	469b      	mov	fp, r3
 80072c8:	4643      	mov	r3, r8
 80072ca:	eb1a 0303 	adds.w	r3, sl, r3
 80072ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072d2:	464b      	mov	r3, r9
 80072d4:	eb4b 0303 	adc.w	r3, fp, r3
 80072d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80072dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072e8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80072ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80072f0:	460b      	mov	r3, r1
 80072f2:	18db      	adds	r3, r3, r3
 80072f4:	643b      	str	r3, [r7, #64]	; 0x40
 80072f6:	4613      	mov	r3, r2
 80072f8:	eb42 0303 	adc.w	r3, r2, r3
 80072fc:	647b      	str	r3, [r7, #68]	; 0x44
 80072fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007302:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007306:	f7f8 ff83 	bl	8000210 <__aeabi_uldivmod>
 800730a:	4602      	mov	r2, r0
 800730c:	460b      	mov	r3, r1
 800730e:	4611      	mov	r1, r2
 8007310:	4b3b      	ldr	r3, [pc, #236]	; (8007400 <UART_SetConfig+0x2d4>)
 8007312:	fba3 2301 	umull	r2, r3, r3, r1
 8007316:	095b      	lsrs	r3, r3, #5
 8007318:	2264      	movs	r2, #100	; 0x64
 800731a:	fb02 f303 	mul.w	r3, r2, r3
 800731e:	1acb      	subs	r3, r1, r3
 8007320:	00db      	lsls	r3, r3, #3
 8007322:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007326:	4b36      	ldr	r3, [pc, #216]	; (8007400 <UART_SetConfig+0x2d4>)
 8007328:	fba3 2302 	umull	r2, r3, r3, r2
 800732c:	095b      	lsrs	r3, r3, #5
 800732e:	005b      	lsls	r3, r3, #1
 8007330:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007334:	441c      	add	r4, r3
 8007336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800733a:	2200      	movs	r2, #0
 800733c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007340:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007344:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007348:	4642      	mov	r2, r8
 800734a:	464b      	mov	r3, r9
 800734c:	1891      	adds	r1, r2, r2
 800734e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007350:	415b      	adcs	r3, r3
 8007352:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007354:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007358:	4641      	mov	r1, r8
 800735a:	1851      	adds	r1, r2, r1
 800735c:	6339      	str	r1, [r7, #48]	; 0x30
 800735e:	4649      	mov	r1, r9
 8007360:	414b      	adcs	r3, r1
 8007362:	637b      	str	r3, [r7, #52]	; 0x34
 8007364:	f04f 0200 	mov.w	r2, #0
 8007368:	f04f 0300 	mov.w	r3, #0
 800736c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007370:	4659      	mov	r1, fp
 8007372:	00cb      	lsls	r3, r1, #3
 8007374:	4651      	mov	r1, sl
 8007376:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800737a:	4651      	mov	r1, sl
 800737c:	00ca      	lsls	r2, r1, #3
 800737e:	4610      	mov	r0, r2
 8007380:	4619      	mov	r1, r3
 8007382:	4603      	mov	r3, r0
 8007384:	4642      	mov	r2, r8
 8007386:	189b      	adds	r3, r3, r2
 8007388:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800738c:	464b      	mov	r3, r9
 800738e:	460a      	mov	r2, r1
 8007390:	eb42 0303 	adc.w	r3, r2, r3
 8007394:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80073a4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80073a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80073ac:	460b      	mov	r3, r1
 80073ae:	18db      	adds	r3, r3, r3
 80073b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80073b2:	4613      	mov	r3, r2
 80073b4:	eb42 0303 	adc.w	r3, r2, r3
 80073b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80073c2:	f7f8 ff25 	bl	8000210 <__aeabi_uldivmod>
 80073c6:	4602      	mov	r2, r0
 80073c8:	460b      	mov	r3, r1
 80073ca:	4b0d      	ldr	r3, [pc, #52]	; (8007400 <UART_SetConfig+0x2d4>)
 80073cc:	fba3 1302 	umull	r1, r3, r3, r2
 80073d0:	095b      	lsrs	r3, r3, #5
 80073d2:	2164      	movs	r1, #100	; 0x64
 80073d4:	fb01 f303 	mul.w	r3, r1, r3
 80073d8:	1ad3      	subs	r3, r2, r3
 80073da:	00db      	lsls	r3, r3, #3
 80073dc:	3332      	adds	r3, #50	; 0x32
 80073de:	4a08      	ldr	r2, [pc, #32]	; (8007400 <UART_SetConfig+0x2d4>)
 80073e0:	fba2 2303 	umull	r2, r3, r2, r3
 80073e4:	095b      	lsrs	r3, r3, #5
 80073e6:	f003 0207 	and.w	r2, r3, #7
 80073ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4422      	add	r2, r4
 80073f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80073f4:	e105      	b.n	8007602 <UART_SetConfig+0x4d6>
 80073f6:	bf00      	nop
 80073f8:	40011000 	.word	0x40011000
 80073fc:	40011400 	.word	0x40011400
 8007400:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007404:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007408:	2200      	movs	r2, #0
 800740a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800740e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007412:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007416:	4642      	mov	r2, r8
 8007418:	464b      	mov	r3, r9
 800741a:	1891      	adds	r1, r2, r2
 800741c:	6239      	str	r1, [r7, #32]
 800741e:	415b      	adcs	r3, r3
 8007420:	627b      	str	r3, [r7, #36]	; 0x24
 8007422:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007426:	4641      	mov	r1, r8
 8007428:	1854      	adds	r4, r2, r1
 800742a:	4649      	mov	r1, r9
 800742c:	eb43 0501 	adc.w	r5, r3, r1
 8007430:	f04f 0200 	mov.w	r2, #0
 8007434:	f04f 0300 	mov.w	r3, #0
 8007438:	00eb      	lsls	r3, r5, #3
 800743a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800743e:	00e2      	lsls	r2, r4, #3
 8007440:	4614      	mov	r4, r2
 8007442:	461d      	mov	r5, r3
 8007444:	4643      	mov	r3, r8
 8007446:	18e3      	adds	r3, r4, r3
 8007448:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800744c:	464b      	mov	r3, r9
 800744e:	eb45 0303 	adc.w	r3, r5, r3
 8007452:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007462:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007466:	f04f 0200 	mov.w	r2, #0
 800746a:	f04f 0300 	mov.w	r3, #0
 800746e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007472:	4629      	mov	r1, r5
 8007474:	008b      	lsls	r3, r1, #2
 8007476:	4621      	mov	r1, r4
 8007478:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800747c:	4621      	mov	r1, r4
 800747e:	008a      	lsls	r2, r1, #2
 8007480:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007484:	f7f8 fec4 	bl	8000210 <__aeabi_uldivmod>
 8007488:	4602      	mov	r2, r0
 800748a:	460b      	mov	r3, r1
 800748c:	4b60      	ldr	r3, [pc, #384]	; (8007610 <UART_SetConfig+0x4e4>)
 800748e:	fba3 2302 	umull	r2, r3, r3, r2
 8007492:	095b      	lsrs	r3, r3, #5
 8007494:	011c      	lsls	r4, r3, #4
 8007496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800749a:	2200      	movs	r2, #0
 800749c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80074a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80074a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80074a8:	4642      	mov	r2, r8
 80074aa:	464b      	mov	r3, r9
 80074ac:	1891      	adds	r1, r2, r2
 80074ae:	61b9      	str	r1, [r7, #24]
 80074b0:	415b      	adcs	r3, r3
 80074b2:	61fb      	str	r3, [r7, #28]
 80074b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074b8:	4641      	mov	r1, r8
 80074ba:	1851      	adds	r1, r2, r1
 80074bc:	6139      	str	r1, [r7, #16]
 80074be:	4649      	mov	r1, r9
 80074c0:	414b      	adcs	r3, r1
 80074c2:	617b      	str	r3, [r7, #20]
 80074c4:	f04f 0200 	mov.w	r2, #0
 80074c8:	f04f 0300 	mov.w	r3, #0
 80074cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80074d0:	4659      	mov	r1, fp
 80074d2:	00cb      	lsls	r3, r1, #3
 80074d4:	4651      	mov	r1, sl
 80074d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074da:	4651      	mov	r1, sl
 80074dc:	00ca      	lsls	r2, r1, #3
 80074de:	4610      	mov	r0, r2
 80074e0:	4619      	mov	r1, r3
 80074e2:	4603      	mov	r3, r0
 80074e4:	4642      	mov	r2, r8
 80074e6:	189b      	adds	r3, r3, r2
 80074e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80074ec:	464b      	mov	r3, r9
 80074ee:	460a      	mov	r2, r1
 80074f0:	eb42 0303 	adc.w	r3, r2, r3
 80074f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80074f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	67bb      	str	r3, [r7, #120]	; 0x78
 8007502:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007504:	f04f 0200 	mov.w	r2, #0
 8007508:	f04f 0300 	mov.w	r3, #0
 800750c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007510:	4649      	mov	r1, r9
 8007512:	008b      	lsls	r3, r1, #2
 8007514:	4641      	mov	r1, r8
 8007516:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800751a:	4641      	mov	r1, r8
 800751c:	008a      	lsls	r2, r1, #2
 800751e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007522:	f7f8 fe75 	bl	8000210 <__aeabi_uldivmod>
 8007526:	4602      	mov	r2, r0
 8007528:	460b      	mov	r3, r1
 800752a:	4b39      	ldr	r3, [pc, #228]	; (8007610 <UART_SetConfig+0x4e4>)
 800752c:	fba3 1302 	umull	r1, r3, r3, r2
 8007530:	095b      	lsrs	r3, r3, #5
 8007532:	2164      	movs	r1, #100	; 0x64
 8007534:	fb01 f303 	mul.w	r3, r1, r3
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	011b      	lsls	r3, r3, #4
 800753c:	3332      	adds	r3, #50	; 0x32
 800753e:	4a34      	ldr	r2, [pc, #208]	; (8007610 <UART_SetConfig+0x4e4>)
 8007540:	fba2 2303 	umull	r2, r3, r2, r3
 8007544:	095b      	lsrs	r3, r3, #5
 8007546:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800754a:	441c      	add	r4, r3
 800754c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007550:	2200      	movs	r2, #0
 8007552:	673b      	str	r3, [r7, #112]	; 0x70
 8007554:	677a      	str	r2, [r7, #116]	; 0x74
 8007556:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800755a:	4642      	mov	r2, r8
 800755c:	464b      	mov	r3, r9
 800755e:	1891      	adds	r1, r2, r2
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	415b      	adcs	r3, r3
 8007564:	60fb      	str	r3, [r7, #12]
 8007566:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800756a:	4641      	mov	r1, r8
 800756c:	1851      	adds	r1, r2, r1
 800756e:	6039      	str	r1, [r7, #0]
 8007570:	4649      	mov	r1, r9
 8007572:	414b      	adcs	r3, r1
 8007574:	607b      	str	r3, [r7, #4]
 8007576:	f04f 0200 	mov.w	r2, #0
 800757a:	f04f 0300 	mov.w	r3, #0
 800757e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007582:	4659      	mov	r1, fp
 8007584:	00cb      	lsls	r3, r1, #3
 8007586:	4651      	mov	r1, sl
 8007588:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800758c:	4651      	mov	r1, sl
 800758e:	00ca      	lsls	r2, r1, #3
 8007590:	4610      	mov	r0, r2
 8007592:	4619      	mov	r1, r3
 8007594:	4603      	mov	r3, r0
 8007596:	4642      	mov	r2, r8
 8007598:	189b      	adds	r3, r3, r2
 800759a:	66bb      	str	r3, [r7, #104]	; 0x68
 800759c:	464b      	mov	r3, r9
 800759e:	460a      	mov	r2, r1
 80075a0:	eb42 0303 	adc.w	r3, r2, r3
 80075a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80075a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	663b      	str	r3, [r7, #96]	; 0x60
 80075b0:	667a      	str	r2, [r7, #100]	; 0x64
 80075b2:	f04f 0200 	mov.w	r2, #0
 80075b6:	f04f 0300 	mov.w	r3, #0
 80075ba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80075be:	4649      	mov	r1, r9
 80075c0:	008b      	lsls	r3, r1, #2
 80075c2:	4641      	mov	r1, r8
 80075c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075c8:	4641      	mov	r1, r8
 80075ca:	008a      	lsls	r2, r1, #2
 80075cc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80075d0:	f7f8 fe1e 	bl	8000210 <__aeabi_uldivmod>
 80075d4:	4602      	mov	r2, r0
 80075d6:	460b      	mov	r3, r1
 80075d8:	4b0d      	ldr	r3, [pc, #52]	; (8007610 <UART_SetConfig+0x4e4>)
 80075da:	fba3 1302 	umull	r1, r3, r3, r2
 80075de:	095b      	lsrs	r3, r3, #5
 80075e0:	2164      	movs	r1, #100	; 0x64
 80075e2:	fb01 f303 	mul.w	r3, r1, r3
 80075e6:	1ad3      	subs	r3, r2, r3
 80075e8:	011b      	lsls	r3, r3, #4
 80075ea:	3332      	adds	r3, #50	; 0x32
 80075ec:	4a08      	ldr	r2, [pc, #32]	; (8007610 <UART_SetConfig+0x4e4>)
 80075ee:	fba2 2303 	umull	r2, r3, r2, r3
 80075f2:	095b      	lsrs	r3, r3, #5
 80075f4:	f003 020f 	and.w	r2, r3, #15
 80075f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4422      	add	r2, r4
 8007600:	609a      	str	r2, [r3, #8]
}
 8007602:	bf00      	nop
 8007604:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007608:	46bd      	mov	sp, r7
 800760a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800760e:	bf00      	nop
 8007610:	51eb851f 	.word	0x51eb851f

08007614 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007614:	b084      	sub	sp, #16
 8007616:	b580      	push	{r7, lr}
 8007618:	b084      	sub	sp, #16
 800761a:	af00      	add	r7, sp, #0
 800761c:	6078      	str	r0, [r7, #4]
 800761e:	f107 001c 	add.w	r0, r7, #28
 8007622:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007628:	2b01      	cmp	r3, #1
 800762a:	d122      	bne.n	8007672 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007630:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007640:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007654:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007656:	2b01      	cmp	r3, #1
 8007658:	d105      	bne.n	8007666 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f001 fbe8 	bl	8008e3c <USB_CoreReset>
 800766c:	4603      	mov	r3, r0
 800766e:	73fb      	strb	r3, [r7, #15]
 8007670:	e01a      	b.n	80076a8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f001 fbdc 	bl	8008e3c <USB_CoreReset>
 8007684:	4603      	mov	r3, r0
 8007686:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007688:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800768a:	2b00      	cmp	r3, #0
 800768c:	d106      	bne.n	800769c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007692:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	639a      	str	r2, [r3, #56]	; 0x38
 800769a:	e005      	b.n	80076a8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80076a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d10b      	bne.n	80076c6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	f043 0206 	orr.w	r2, r3, #6
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	f043 0220 	orr.w	r2, r3, #32
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80076c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3710      	adds	r7, #16
 80076cc:	46bd      	mov	sp, r7
 80076ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80076d2:	b004      	add	sp, #16
 80076d4:	4770      	bx	lr
	...

080076d8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80076d8:	b480      	push	{r7}
 80076da:	b087      	sub	sp, #28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	4613      	mov	r3, r2
 80076e4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80076e6:	79fb      	ldrb	r3, [r7, #7]
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d165      	bne.n	80077b8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	4a41      	ldr	r2, [pc, #260]	; (80077f4 <USB_SetTurnaroundTime+0x11c>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d906      	bls.n	8007702 <USB_SetTurnaroundTime+0x2a>
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	4a40      	ldr	r2, [pc, #256]	; (80077f8 <USB_SetTurnaroundTime+0x120>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d202      	bcs.n	8007702 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80076fc:	230f      	movs	r3, #15
 80076fe:	617b      	str	r3, [r7, #20]
 8007700:	e062      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	4a3c      	ldr	r2, [pc, #240]	; (80077f8 <USB_SetTurnaroundTime+0x120>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d306      	bcc.n	8007718 <USB_SetTurnaroundTime+0x40>
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	4a3b      	ldr	r2, [pc, #236]	; (80077fc <USB_SetTurnaroundTime+0x124>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d202      	bcs.n	8007718 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007712:	230e      	movs	r3, #14
 8007714:	617b      	str	r3, [r7, #20]
 8007716:	e057      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	4a38      	ldr	r2, [pc, #224]	; (80077fc <USB_SetTurnaroundTime+0x124>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d306      	bcc.n	800772e <USB_SetTurnaroundTime+0x56>
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	4a37      	ldr	r2, [pc, #220]	; (8007800 <USB_SetTurnaroundTime+0x128>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d202      	bcs.n	800772e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007728:	230d      	movs	r3, #13
 800772a:	617b      	str	r3, [r7, #20]
 800772c:	e04c      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	4a33      	ldr	r2, [pc, #204]	; (8007800 <USB_SetTurnaroundTime+0x128>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d306      	bcc.n	8007744 <USB_SetTurnaroundTime+0x6c>
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	4a32      	ldr	r2, [pc, #200]	; (8007804 <USB_SetTurnaroundTime+0x12c>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d802      	bhi.n	8007744 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800773e:	230c      	movs	r3, #12
 8007740:	617b      	str	r3, [r7, #20]
 8007742:	e041      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	4a2f      	ldr	r2, [pc, #188]	; (8007804 <USB_SetTurnaroundTime+0x12c>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d906      	bls.n	800775a <USB_SetTurnaroundTime+0x82>
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	4a2e      	ldr	r2, [pc, #184]	; (8007808 <USB_SetTurnaroundTime+0x130>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d802      	bhi.n	800775a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007754:	230b      	movs	r3, #11
 8007756:	617b      	str	r3, [r7, #20]
 8007758:	e036      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	4a2a      	ldr	r2, [pc, #168]	; (8007808 <USB_SetTurnaroundTime+0x130>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d906      	bls.n	8007770 <USB_SetTurnaroundTime+0x98>
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	4a29      	ldr	r2, [pc, #164]	; (800780c <USB_SetTurnaroundTime+0x134>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d802      	bhi.n	8007770 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800776a:	230a      	movs	r3, #10
 800776c:	617b      	str	r3, [r7, #20]
 800776e:	e02b      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	4a26      	ldr	r2, [pc, #152]	; (800780c <USB_SetTurnaroundTime+0x134>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d906      	bls.n	8007786 <USB_SetTurnaroundTime+0xae>
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	4a25      	ldr	r2, [pc, #148]	; (8007810 <USB_SetTurnaroundTime+0x138>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d202      	bcs.n	8007786 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007780:	2309      	movs	r3, #9
 8007782:	617b      	str	r3, [r7, #20]
 8007784:	e020      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	4a21      	ldr	r2, [pc, #132]	; (8007810 <USB_SetTurnaroundTime+0x138>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d306      	bcc.n	800779c <USB_SetTurnaroundTime+0xc4>
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	4a20      	ldr	r2, [pc, #128]	; (8007814 <USB_SetTurnaroundTime+0x13c>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d802      	bhi.n	800779c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007796:	2308      	movs	r3, #8
 8007798:	617b      	str	r3, [r7, #20]
 800779a:	e015      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	4a1d      	ldr	r2, [pc, #116]	; (8007814 <USB_SetTurnaroundTime+0x13c>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d906      	bls.n	80077b2 <USB_SetTurnaroundTime+0xda>
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	4a1c      	ldr	r2, [pc, #112]	; (8007818 <USB_SetTurnaroundTime+0x140>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d202      	bcs.n	80077b2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80077ac:	2307      	movs	r3, #7
 80077ae:	617b      	str	r3, [r7, #20]
 80077b0:	e00a      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80077b2:	2306      	movs	r3, #6
 80077b4:	617b      	str	r3, [r7, #20]
 80077b6:	e007      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80077b8:	79fb      	ldrb	r3, [r7, #7]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d102      	bne.n	80077c4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80077be:	2309      	movs	r3, #9
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	e001      	b.n	80077c8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80077c4:	2309      	movs	r3, #9
 80077c6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	68da      	ldr	r2, [r3, #12]
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	029b      	lsls	r3, r3, #10
 80077dc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80077e0:	431a      	orrs	r2, r3
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	371c      	adds	r7, #28
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	00d8acbf 	.word	0x00d8acbf
 80077f8:	00e4e1c0 	.word	0x00e4e1c0
 80077fc:	00f42400 	.word	0x00f42400
 8007800:	01067380 	.word	0x01067380
 8007804:	011a499f 	.word	0x011a499f
 8007808:	01312cff 	.word	0x01312cff
 800780c:	014ca43f 	.word	0x014ca43f
 8007810:	016e3600 	.word	0x016e3600
 8007814:	01a6ab1f 	.word	0x01a6ab1f
 8007818:	01e84800 	.word	0x01e84800

0800781c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	f043 0201 	orr.w	r2, r3, #1
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	370c      	adds	r7, #12
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr

0800783e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800783e:	b480      	push	{r7}
 8007840:	b083      	sub	sp, #12
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f023 0201 	bic.w	r2, r3, #1
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007852:	2300      	movs	r3, #0
}
 8007854:	4618      	mov	r0, r3
 8007856:	370c      	adds	r7, #12
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr

08007860 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	460b      	mov	r3, r1
 800786a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800786c:	2300      	movs	r3, #0
 800786e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800787c:	78fb      	ldrb	r3, [r7, #3]
 800787e:	2b01      	cmp	r3, #1
 8007880:	d115      	bne.n	80078ae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800788e:	2001      	movs	r0, #1
 8007890:	f7f9 fdae 	bl	80013f0 <HAL_Delay>
      ms++;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	3301      	adds	r3, #1
 8007898:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f001 fa3f 	bl	8008d1e <USB_GetMode>
 80078a0:	4603      	mov	r3, r0
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d01e      	beq.n	80078e4 <USB_SetCurrentMode+0x84>
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2b31      	cmp	r3, #49	; 0x31
 80078aa:	d9f0      	bls.n	800788e <USB_SetCurrentMode+0x2e>
 80078ac:	e01a      	b.n	80078e4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80078ae:	78fb      	ldrb	r3, [r7, #3]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d115      	bne.n	80078e0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80078c0:	2001      	movs	r0, #1
 80078c2:	f7f9 fd95 	bl	80013f0 <HAL_Delay>
      ms++;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	3301      	adds	r3, #1
 80078ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f001 fa26 	bl	8008d1e <USB_GetMode>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d005      	beq.n	80078e4 <USB_SetCurrentMode+0x84>
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2b31      	cmp	r3, #49	; 0x31
 80078dc:	d9f0      	bls.n	80078c0 <USB_SetCurrentMode+0x60>
 80078de:	e001      	b.n	80078e4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	e005      	b.n	80078f0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2b32      	cmp	r3, #50	; 0x32
 80078e8:	d101      	bne.n	80078ee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e000      	b.n	80078f0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3710      	adds	r7, #16
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80078f8:	b084      	sub	sp, #16
 80078fa:	b580      	push	{r7, lr}
 80078fc:	b086      	sub	sp, #24
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
 8007902:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007906:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800790a:	2300      	movs	r3, #0
 800790c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007912:	2300      	movs	r3, #0
 8007914:	613b      	str	r3, [r7, #16]
 8007916:	e009      	b.n	800792c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	3340      	adds	r3, #64	; 0x40
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	4413      	add	r3, r2
 8007922:	2200      	movs	r2, #0
 8007924:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	3301      	adds	r3, #1
 800792a:	613b      	str	r3, [r7, #16]
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	2b0e      	cmp	r3, #14
 8007930:	d9f2      	bls.n	8007918 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007932:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007934:	2b00      	cmp	r3, #0
 8007936:	d11c      	bne.n	8007972 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007946:	f043 0302 	orr.w	r3, r3, #2
 800794a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007950:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	601a      	str	r2, [r3, #0]
 8007970:	e005      	b.n	800797e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007976:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007984:	461a      	mov	r2, r3
 8007986:	2300      	movs	r3, #0
 8007988:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007990:	4619      	mov	r1, r3
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007998:	461a      	mov	r2, r3
 800799a:	680b      	ldr	r3, [r1, #0]
 800799c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800799e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d10c      	bne.n	80079be <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80079a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d104      	bne.n	80079b4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80079aa:	2100      	movs	r1, #0
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f000 f965 	bl	8007c7c <USB_SetDevSpeed>
 80079b2:	e008      	b.n	80079c6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80079b4:	2101      	movs	r1, #1
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 f960 	bl	8007c7c <USB_SetDevSpeed>
 80079bc:	e003      	b.n	80079c6 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80079be:	2103      	movs	r1, #3
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 f95b 	bl	8007c7c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80079c6:	2110      	movs	r1, #16
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f000 f8f3 	bl	8007bb4 <USB_FlushTxFifo>
 80079ce:	4603      	mov	r3, r0
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d001      	beq.n	80079d8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f000 f91f 	bl	8007c1c <USB_FlushRxFifo>
 80079de:	4603      	mov	r3, r0
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d001      	beq.n	80079e8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079ee:	461a      	mov	r2, r3
 80079f0:	2300      	movs	r3, #0
 80079f2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079fa:	461a      	mov	r2, r3
 80079fc:	2300      	movs	r3, #0
 80079fe:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a06:	461a      	mov	r2, r3
 8007a08:	2300      	movs	r3, #0
 8007a0a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	613b      	str	r3, [r7, #16]
 8007a10:	e043      	b.n	8007a9a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	015a      	lsls	r2, r3, #5
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	4413      	add	r3, r2
 8007a1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a28:	d118      	bne.n	8007a5c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d10a      	bne.n	8007a46 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007a30:	693b      	ldr	r3, [r7, #16]
 8007a32:	015a      	lsls	r2, r3, #5
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	4413      	add	r3, r2
 8007a38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a42:	6013      	str	r3, [r2, #0]
 8007a44:	e013      	b.n	8007a6e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	015a      	lsls	r2, r3, #5
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	4413      	add	r3, r2
 8007a4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a52:	461a      	mov	r2, r3
 8007a54:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a58:	6013      	str	r3, [r2, #0]
 8007a5a:	e008      	b.n	8007a6e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	015a      	lsls	r2, r3, #5
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	4413      	add	r3, r2
 8007a64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a68:	461a      	mov	r2, r3
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	015a      	lsls	r2, r3, #5
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	4413      	add	r3, r2
 8007a76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	015a      	lsls	r2, r3, #5
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	4413      	add	r3, r2
 8007a88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a8c:	461a      	mov	r2, r3
 8007a8e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a92:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	3301      	adds	r3, #1
 8007a98:	613b      	str	r3, [r7, #16]
 8007a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a9c:	693a      	ldr	r2, [r7, #16]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d3b7      	bcc.n	8007a12 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	613b      	str	r3, [r7, #16]
 8007aa6:	e043      	b.n	8007b30 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	015a      	lsls	r2, r3, #5
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	4413      	add	r3, r2
 8007ab0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007aba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007abe:	d118      	bne.n	8007af2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d10a      	bne.n	8007adc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	015a      	lsls	r2, r3, #5
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	4413      	add	r3, r2
 8007ace:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ad8:	6013      	str	r3, [r2, #0]
 8007ada:	e013      	b.n	8007b04 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	015a      	lsls	r2, r3, #5
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	4413      	add	r3, r2
 8007ae4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ae8:	461a      	mov	r2, r3
 8007aea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007aee:	6013      	str	r3, [r2, #0]
 8007af0:	e008      	b.n	8007b04 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	015a      	lsls	r2, r3, #5
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	4413      	add	r3, r2
 8007afa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007afe:	461a      	mov	r2, r3
 8007b00:	2300      	movs	r3, #0
 8007b02:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	015a      	lsls	r2, r3, #5
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	4413      	add	r3, r2
 8007b0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b10:	461a      	mov	r2, r3
 8007b12:	2300      	movs	r3, #0
 8007b14:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	015a      	lsls	r2, r3, #5
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	4413      	add	r3, r2
 8007b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b22:	461a      	mov	r2, r3
 8007b24:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b28:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	613b      	str	r3, [r7, #16]
 8007b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b32:	693a      	ldr	r2, [r7, #16]
 8007b34:	429a      	cmp	r2, r3
 8007b36:	d3b7      	bcc.n	8007aa8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b3e:	691b      	ldr	r3, [r3, #16]
 8007b40:	68fa      	ldr	r2, [r7, #12]
 8007b42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b4a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007b58:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d105      	bne.n	8007b6c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	699b      	ldr	r3, [r3, #24]
 8007b64:	f043 0210 	orr.w	r2, r3, #16
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	699a      	ldr	r2, [r3, #24]
 8007b70:	4b0f      	ldr	r3, [pc, #60]	; (8007bb0 <USB_DevInit+0x2b8>)
 8007b72:	4313      	orrs	r3, r2
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007b78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d005      	beq.n	8007b8a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	699b      	ldr	r3, [r3, #24]
 8007b82:	f043 0208 	orr.w	r2, r3, #8
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007b8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d107      	bne.n	8007ba0 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	699b      	ldr	r3, [r3, #24]
 8007b94:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007b98:	f043 0304 	orr.w	r3, r3, #4
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3718      	adds	r7, #24
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007bac:	b004      	add	sp, #16
 8007bae:	4770      	bx	lr
 8007bb0:	803c3800 	.word	0x803c3800

08007bb4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b085      	sub	sp, #20
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	3301      	adds	r3, #1
 8007bc6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	4a13      	ldr	r2, [pc, #76]	; (8007c18 <USB_FlushTxFifo+0x64>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d901      	bls.n	8007bd4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	e01b      	b.n	8007c0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	691b      	ldr	r3, [r3, #16]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	daf2      	bge.n	8007bc2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	019b      	lsls	r3, r3, #6
 8007be4:	f043 0220 	orr.w	r2, r3, #32
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	3301      	adds	r3, #1
 8007bf0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	4a08      	ldr	r2, [pc, #32]	; (8007c18 <USB_FlushTxFifo+0x64>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d901      	bls.n	8007bfe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e006      	b.n	8007c0c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	691b      	ldr	r3, [r3, #16]
 8007c02:	f003 0320 	and.w	r3, r3, #32
 8007c06:	2b20      	cmp	r3, #32
 8007c08:	d0f0      	beq.n	8007bec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c0a:	2300      	movs	r3, #0
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3714      	adds	r7, #20
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr
 8007c18:	00030d40 	.word	0x00030d40

08007c1c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b085      	sub	sp, #20
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c24:	2300      	movs	r3, #0
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	4a11      	ldr	r2, [pc, #68]	; (8007c78 <USB_FlushRxFifo+0x5c>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d901      	bls.n	8007c3a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007c36:	2303      	movs	r3, #3
 8007c38:	e018      	b.n	8007c6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	691b      	ldr	r3, [r3, #16]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	daf2      	bge.n	8007c28 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007c42:	2300      	movs	r3, #0
 8007c44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2210      	movs	r2, #16
 8007c4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	4a08      	ldr	r2, [pc, #32]	; (8007c78 <USB_FlushRxFifo+0x5c>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d901      	bls.n	8007c5e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007c5a:	2303      	movs	r3, #3
 8007c5c:	e006      	b.n	8007c6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	f003 0310 	and.w	r3, r3, #16
 8007c66:	2b10      	cmp	r3, #16
 8007c68:	d0f0      	beq.n	8007c4c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007c6a:	2300      	movs	r3, #0
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3714      	adds	r7, #20
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr
 8007c78:	00030d40 	.word	0x00030d40

08007c7c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b085      	sub	sp, #20
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
 8007c84:	460b      	mov	r3, r1
 8007c86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	78fb      	ldrb	r3, [r7, #3]
 8007c96:	68f9      	ldr	r1, [r7, #12]
 8007c98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3714      	adds	r7, #20
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr

08007cae <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007cae:	b480      	push	{r7}
 8007cb0:	b087      	sub	sp, #28
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f003 0306 	and.w	r3, r3, #6
 8007cc6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d102      	bne.n	8007cd4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	75fb      	strb	r3, [r7, #23]
 8007cd2:	e00a      	b.n	8007cea <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2b02      	cmp	r3, #2
 8007cd8:	d002      	beq.n	8007ce0 <USB_GetDevSpeed+0x32>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2b06      	cmp	r3, #6
 8007cde:	d102      	bne.n	8007ce6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007ce0:	2302      	movs	r3, #2
 8007ce2:	75fb      	strb	r3, [r7, #23]
 8007ce4:	e001      	b.n	8007cea <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007ce6:	230f      	movs	r3, #15
 8007ce8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	371c      	adds	r7, #28
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	781b      	ldrb	r3, [r3, #0]
 8007d0a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	785b      	ldrb	r3, [r3, #1]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d13a      	bne.n	8007d8a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d1a:	69da      	ldr	r2, [r3, #28]
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	f003 030f 	and.w	r3, r3, #15
 8007d24:	2101      	movs	r1, #1
 8007d26:	fa01 f303 	lsl.w	r3, r1, r3
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	68f9      	ldr	r1, [r7, #12]
 8007d2e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d32:	4313      	orrs	r3, r2
 8007d34:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	015a      	lsls	r2, r3, #5
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	4413      	add	r3, r2
 8007d3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d155      	bne.n	8007df8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	015a      	lsls	r2, r3, #5
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	4413      	add	r3, r2
 8007d54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	791b      	ldrb	r3, [r3, #4]
 8007d66:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d68:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	059b      	lsls	r3, r3, #22
 8007d6e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007d70:	4313      	orrs	r3, r2
 8007d72:	68ba      	ldr	r2, [r7, #8]
 8007d74:	0151      	lsls	r1, r2, #5
 8007d76:	68fa      	ldr	r2, [r7, #12]
 8007d78:	440a      	add	r2, r1
 8007d7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d86:	6013      	str	r3, [r2, #0]
 8007d88:	e036      	b.n	8007df8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d90:	69da      	ldr	r2, [r3, #28]
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	781b      	ldrb	r3, [r3, #0]
 8007d96:	f003 030f 	and.w	r3, r3, #15
 8007d9a:	2101      	movs	r1, #1
 8007d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8007da0:	041b      	lsls	r3, r3, #16
 8007da2:	68f9      	ldr	r1, [r7, #12]
 8007da4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007da8:	4313      	orrs	r3, r2
 8007daa:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	015a      	lsls	r2, r3, #5
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	4413      	add	r3, r2
 8007db4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d11a      	bne.n	8007df8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	015a      	lsls	r2, r3, #5
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	4413      	add	r3, r2
 8007dca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	791b      	ldrb	r3, [r3, #4]
 8007ddc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007dde:	430b      	orrs	r3, r1
 8007de0:	4313      	orrs	r3, r2
 8007de2:	68ba      	ldr	r2, [r7, #8]
 8007de4:	0151      	lsls	r1, r2, #5
 8007de6:	68fa      	ldr	r2, [r7, #12]
 8007de8:	440a      	add	r2, r1
 8007dea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007df2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007df6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3714      	adds	r7, #20
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr
	...

08007e08 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	781b      	ldrb	r3, [r3, #0]
 8007e1a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	785b      	ldrb	r3, [r3, #1]
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d161      	bne.n	8007ee8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	015a      	lsls	r2, r3, #5
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	4413      	add	r3, r2
 8007e2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e36:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e3a:	d11f      	bne.n	8007e7c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	015a      	lsls	r2, r3, #5
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	4413      	add	r3, r2
 8007e44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	68ba      	ldr	r2, [r7, #8]
 8007e4c:	0151      	lsls	r1, r2, #5
 8007e4e:	68fa      	ldr	r2, [r7, #12]
 8007e50:	440a      	add	r2, r1
 8007e52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e56:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007e5a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	015a      	lsls	r2, r3, #5
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	4413      	add	r3, r2
 8007e64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	68ba      	ldr	r2, [r7, #8]
 8007e6c:	0151      	lsls	r1, r2, #5
 8007e6e:	68fa      	ldr	r2, [r7, #12]
 8007e70:	440a      	add	r2, r1
 8007e72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e76:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e7a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	f003 030f 	and.w	r3, r3, #15
 8007e8c:	2101      	movs	r1, #1
 8007e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	43db      	mvns	r3, r3
 8007e96:	68f9      	ldr	r1, [r7, #12]
 8007e98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ea6:	69da      	ldr	r2, [r3, #28]
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	781b      	ldrb	r3, [r3, #0]
 8007eac:	f003 030f 	and.w	r3, r3, #15
 8007eb0:	2101      	movs	r1, #1
 8007eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	43db      	mvns	r3, r3
 8007eba:	68f9      	ldr	r1, [r7, #12]
 8007ebc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	015a      	lsls	r2, r3, #5
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	4413      	add	r3, r2
 8007ecc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	0159      	lsls	r1, r3, #5
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	440b      	add	r3, r1
 8007eda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ede:	4619      	mov	r1, r3
 8007ee0:	4b35      	ldr	r3, [pc, #212]	; (8007fb8 <USB_DeactivateEndpoint+0x1b0>)
 8007ee2:	4013      	ands	r3, r2
 8007ee4:	600b      	str	r3, [r1, #0]
 8007ee6:	e060      	b.n	8007faa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	015a      	lsls	r2, r3, #5
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	4413      	add	r3, r2
 8007ef0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007efa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007efe:	d11f      	bne.n	8007f40 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	015a      	lsls	r2, r3, #5
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	4413      	add	r3, r2
 8007f08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	68ba      	ldr	r2, [r7, #8]
 8007f10:	0151      	lsls	r1, r2, #5
 8007f12:	68fa      	ldr	r2, [r7, #12]
 8007f14:	440a      	add	r2, r1
 8007f16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f1a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007f1e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	015a      	lsls	r2, r3, #5
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	4413      	add	r3, r2
 8007f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	68ba      	ldr	r2, [r7, #8]
 8007f30:	0151      	lsls	r1, r2, #5
 8007f32:	68fa      	ldr	r2, [r7, #12]
 8007f34:	440a      	add	r2, r1
 8007f36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f3a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007f3e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	781b      	ldrb	r3, [r3, #0]
 8007f4c:	f003 030f 	and.w	r3, r3, #15
 8007f50:	2101      	movs	r1, #1
 8007f52:	fa01 f303 	lsl.w	r3, r1, r3
 8007f56:	041b      	lsls	r3, r3, #16
 8007f58:	43db      	mvns	r3, r3
 8007f5a:	68f9      	ldr	r1, [r7, #12]
 8007f5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f60:	4013      	ands	r3, r2
 8007f62:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f6a:	69da      	ldr	r2, [r3, #28]
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	781b      	ldrb	r3, [r3, #0]
 8007f70:	f003 030f 	and.w	r3, r3, #15
 8007f74:	2101      	movs	r1, #1
 8007f76:	fa01 f303 	lsl.w	r3, r1, r3
 8007f7a:	041b      	lsls	r3, r3, #16
 8007f7c:	43db      	mvns	r3, r3
 8007f7e:	68f9      	ldr	r1, [r7, #12]
 8007f80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f84:	4013      	ands	r3, r2
 8007f86:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	015a      	lsls	r2, r3, #5
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	4413      	add	r3, r2
 8007f90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	0159      	lsls	r1, r3, #5
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	440b      	add	r3, r1
 8007f9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fa2:	4619      	mov	r1, r3
 8007fa4:	4b05      	ldr	r3, [pc, #20]	; (8007fbc <USB_DeactivateEndpoint+0x1b4>)
 8007fa6:	4013      	ands	r3, r2
 8007fa8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3714      	adds	r7, #20
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr
 8007fb8:	ec337800 	.word	0xec337800
 8007fbc:	eff37800 	.word	0xeff37800

08007fc0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b08a      	sub	sp, #40	; 0x28
 8007fc4:	af02      	add	r7, sp, #8
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	781b      	ldrb	r3, [r3, #0]
 8007fd6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	785b      	ldrb	r3, [r3, #1]
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	f040 815c 	bne.w	800829a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	699b      	ldr	r3, [r3, #24]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d132      	bne.n	8008050 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007fea:	69bb      	ldr	r3, [r7, #24]
 8007fec:	015a      	lsls	r2, r3, #5
 8007fee:	69fb      	ldr	r3, [r7, #28]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ff6:	691b      	ldr	r3, [r3, #16]
 8007ff8:	69ba      	ldr	r2, [r7, #24]
 8007ffa:	0151      	lsls	r1, r2, #5
 8007ffc:	69fa      	ldr	r2, [r7, #28]
 8007ffe:	440a      	add	r2, r1
 8008000:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008004:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008008:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800800c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800800e:	69bb      	ldr	r3, [r7, #24]
 8008010:	015a      	lsls	r2, r3, #5
 8008012:	69fb      	ldr	r3, [r7, #28]
 8008014:	4413      	add	r3, r2
 8008016:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800801a:	691b      	ldr	r3, [r3, #16]
 800801c:	69ba      	ldr	r2, [r7, #24]
 800801e:	0151      	lsls	r1, r2, #5
 8008020:	69fa      	ldr	r2, [r7, #28]
 8008022:	440a      	add	r2, r1
 8008024:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008028:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800802c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800802e:	69bb      	ldr	r3, [r7, #24]
 8008030:	015a      	lsls	r2, r3, #5
 8008032:	69fb      	ldr	r3, [r7, #28]
 8008034:	4413      	add	r3, r2
 8008036:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800803a:	691b      	ldr	r3, [r3, #16]
 800803c:	69ba      	ldr	r2, [r7, #24]
 800803e:	0151      	lsls	r1, r2, #5
 8008040:	69fa      	ldr	r2, [r7, #28]
 8008042:	440a      	add	r2, r1
 8008044:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008048:	0cdb      	lsrs	r3, r3, #19
 800804a:	04db      	lsls	r3, r3, #19
 800804c:	6113      	str	r3, [r2, #16]
 800804e:	e074      	b.n	800813a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	015a      	lsls	r2, r3, #5
 8008054:	69fb      	ldr	r3, [r7, #28]
 8008056:	4413      	add	r3, r2
 8008058:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	69ba      	ldr	r2, [r7, #24]
 8008060:	0151      	lsls	r1, r2, #5
 8008062:	69fa      	ldr	r2, [r7, #28]
 8008064:	440a      	add	r2, r1
 8008066:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800806a:	0cdb      	lsrs	r3, r3, #19
 800806c:	04db      	lsls	r3, r3, #19
 800806e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008070:	69bb      	ldr	r3, [r7, #24]
 8008072:	015a      	lsls	r2, r3, #5
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	4413      	add	r3, r2
 8008078:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	69ba      	ldr	r2, [r7, #24]
 8008080:	0151      	lsls	r1, r2, #5
 8008082:	69fa      	ldr	r2, [r7, #28]
 8008084:	440a      	add	r2, r1
 8008086:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800808a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800808e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008092:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008094:	69bb      	ldr	r3, [r7, #24]
 8008096:	015a      	lsls	r2, r3, #5
 8008098:	69fb      	ldr	r3, [r7, #28]
 800809a:	4413      	add	r3, r2
 800809c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080a0:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	6999      	ldr	r1, [r3, #24]
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	68db      	ldr	r3, [r3, #12]
 80080aa:	440b      	add	r3, r1
 80080ac:	1e59      	subs	r1, r3, #1
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80080b6:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80080b8:	4b9d      	ldr	r3, [pc, #628]	; (8008330 <USB_EPStartXfer+0x370>)
 80080ba:	400b      	ands	r3, r1
 80080bc:	69b9      	ldr	r1, [r7, #24]
 80080be:	0148      	lsls	r0, r1, #5
 80080c0:	69f9      	ldr	r1, [r7, #28]
 80080c2:	4401      	add	r1, r0
 80080c4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80080c8:	4313      	orrs	r3, r2
 80080ca:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80080cc:	69bb      	ldr	r3, [r7, #24]
 80080ce:	015a      	lsls	r2, r3, #5
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	4413      	add	r3, r2
 80080d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080d8:	691a      	ldr	r2, [r3, #16]
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	699b      	ldr	r3, [r3, #24]
 80080de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080e2:	69b9      	ldr	r1, [r7, #24]
 80080e4:	0148      	lsls	r0, r1, #5
 80080e6:	69f9      	ldr	r1, [r7, #28]
 80080e8:	4401      	add	r1, r0
 80080ea:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80080ee:	4313      	orrs	r3, r2
 80080f0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	791b      	ldrb	r3, [r3, #4]
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d11f      	bne.n	800813a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80080fa:	69bb      	ldr	r3, [r7, #24]
 80080fc:	015a      	lsls	r2, r3, #5
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	4413      	add	r3, r2
 8008102:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008106:	691b      	ldr	r3, [r3, #16]
 8008108:	69ba      	ldr	r2, [r7, #24]
 800810a:	0151      	lsls	r1, r2, #5
 800810c:	69fa      	ldr	r2, [r7, #28]
 800810e:	440a      	add	r2, r1
 8008110:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008114:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008118:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800811a:	69bb      	ldr	r3, [r7, #24]
 800811c:	015a      	lsls	r2, r3, #5
 800811e:	69fb      	ldr	r3, [r7, #28]
 8008120:	4413      	add	r3, r2
 8008122:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008126:	691b      	ldr	r3, [r3, #16]
 8008128:	69ba      	ldr	r2, [r7, #24]
 800812a:	0151      	lsls	r1, r2, #5
 800812c:	69fa      	ldr	r2, [r7, #28]
 800812e:	440a      	add	r2, r1
 8008130:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008134:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008138:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800813a:	79fb      	ldrb	r3, [r7, #7]
 800813c:	2b01      	cmp	r3, #1
 800813e:	d14b      	bne.n	80081d8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	695b      	ldr	r3, [r3, #20]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d009      	beq.n	800815c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	015a      	lsls	r2, r3, #5
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	4413      	add	r3, r2
 8008150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008154:	461a      	mov	r2, r3
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	695b      	ldr	r3, [r3, #20]
 800815a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	791b      	ldrb	r3, [r3, #4]
 8008160:	2b01      	cmp	r3, #1
 8008162:	d128      	bne.n	80081b6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008164:	69fb      	ldr	r3, [r7, #28]
 8008166:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800816a:	689b      	ldr	r3, [r3, #8]
 800816c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008170:	2b00      	cmp	r3, #0
 8008172:	d110      	bne.n	8008196 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	015a      	lsls	r2, r3, #5
 8008178:	69fb      	ldr	r3, [r7, #28]
 800817a:	4413      	add	r3, r2
 800817c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	69ba      	ldr	r2, [r7, #24]
 8008184:	0151      	lsls	r1, r2, #5
 8008186:	69fa      	ldr	r2, [r7, #28]
 8008188:	440a      	add	r2, r1
 800818a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800818e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008192:	6013      	str	r3, [r2, #0]
 8008194:	e00f      	b.n	80081b6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	015a      	lsls	r2, r3, #5
 800819a:	69fb      	ldr	r3, [r7, #28]
 800819c:	4413      	add	r3, r2
 800819e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	69ba      	ldr	r2, [r7, #24]
 80081a6:	0151      	lsls	r1, r2, #5
 80081a8:	69fa      	ldr	r2, [r7, #28]
 80081aa:	440a      	add	r2, r1
 80081ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081b4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80081b6:	69bb      	ldr	r3, [r7, #24]
 80081b8:	015a      	lsls	r2, r3, #5
 80081ba:	69fb      	ldr	r3, [r7, #28]
 80081bc:	4413      	add	r3, r2
 80081be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	69ba      	ldr	r2, [r7, #24]
 80081c6:	0151      	lsls	r1, r2, #5
 80081c8:	69fa      	ldr	r2, [r7, #28]
 80081ca:	440a      	add	r2, r1
 80081cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081d0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80081d4:	6013      	str	r3, [r2, #0]
 80081d6:	e133      	b.n	8008440 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80081d8:	69bb      	ldr	r3, [r7, #24]
 80081da:	015a      	lsls	r2, r3, #5
 80081dc:	69fb      	ldr	r3, [r7, #28]
 80081de:	4413      	add	r3, r2
 80081e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	69ba      	ldr	r2, [r7, #24]
 80081e8:	0151      	lsls	r1, r2, #5
 80081ea:	69fa      	ldr	r2, [r7, #28]
 80081ec:	440a      	add	r2, r1
 80081ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80081f6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	791b      	ldrb	r3, [r3, #4]
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d015      	beq.n	800822c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	699b      	ldr	r3, [r3, #24]
 8008204:	2b00      	cmp	r3, #0
 8008206:	f000 811b 	beq.w	8008440 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008210:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	f003 030f 	and.w	r3, r3, #15
 800821a:	2101      	movs	r1, #1
 800821c:	fa01 f303 	lsl.w	r3, r1, r3
 8008220:	69f9      	ldr	r1, [r7, #28]
 8008222:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008226:	4313      	orrs	r3, r2
 8008228:	634b      	str	r3, [r1, #52]	; 0x34
 800822a:	e109      	b.n	8008440 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800822c:	69fb      	ldr	r3, [r7, #28]
 800822e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008238:	2b00      	cmp	r3, #0
 800823a:	d110      	bne.n	800825e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	015a      	lsls	r2, r3, #5
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	4413      	add	r3, r2
 8008244:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	69ba      	ldr	r2, [r7, #24]
 800824c:	0151      	lsls	r1, r2, #5
 800824e:	69fa      	ldr	r2, [r7, #28]
 8008250:	440a      	add	r2, r1
 8008252:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008256:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800825a:	6013      	str	r3, [r2, #0]
 800825c:	e00f      	b.n	800827e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800825e:	69bb      	ldr	r3, [r7, #24]
 8008260:	015a      	lsls	r2, r3, #5
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	4413      	add	r3, r2
 8008266:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	69ba      	ldr	r2, [r7, #24]
 800826e:	0151      	lsls	r1, r2, #5
 8008270:	69fa      	ldr	r2, [r7, #28]
 8008272:	440a      	add	r2, r1
 8008274:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008278:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800827c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	6919      	ldr	r1, [r3, #16]
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	781a      	ldrb	r2, [r3, #0]
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	699b      	ldr	r3, [r3, #24]
 800828a:	b298      	uxth	r0, r3
 800828c:	79fb      	ldrb	r3, [r7, #7]
 800828e:	9300      	str	r3, [sp, #0]
 8008290:	4603      	mov	r3, r0
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	f000 fade 	bl	8008854 <USB_WritePacket>
 8008298:	e0d2      	b.n	8008440 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800829a:	69bb      	ldr	r3, [r7, #24]
 800829c:	015a      	lsls	r2, r3, #5
 800829e:	69fb      	ldr	r3, [r7, #28]
 80082a0:	4413      	add	r3, r2
 80082a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082a6:	691b      	ldr	r3, [r3, #16]
 80082a8:	69ba      	ldr	r2, [r7, #24]
 80082aa:	0151      	lsls	r1, r2, #5
 80082ac:	69fa      	ldr	r2, [r7, #28]
 80082ae:	440a      	add	r2, r1
 80082b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082b4:	0cdb      	lsrs	r3, r3, #19
 80082b6:	04db      	lsls	r3, r3, #19
 80082b8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	015a      	lsls	r2, r3, #5
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	4413      	add	r3, r2
 80082c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082c6:	691b      	ldr	r3, [r3, #16]
 80082c8:	69ba      	ldr	r2, [r7, #24]
 80082ca:	0151      	lsls	r1, r2, #5
 80082cc:	69fa      	ldr	r2, [r7, #28]
 80082ce:	440a      	add	r2, r1
 80082d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082d4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80082d8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80082dc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	699b      	ldr	r3, [r3, #24]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d126      	bne.n	8008334 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	015a      	lsls	r2, r3, #5
 80082ea:	69fb      	ldr	r3, [r7, #28]
 80082ec:	4413      	add	r3, r2
 80082ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082f2:	691a      	ldr	r2, [r3, #16]
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082fc:	69b9      	ldr	r1, [r7, #24]
 80082fe:	0148      	lsls	r0, r1, #5
 8008300:	69f9      	ldr	r1, [r7, #28]
 8008302:	4401      	add	r1, r0
 8008304:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008308:	4313      	orrs	r3, r2
 800830a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800830c:	69bb      	ldr	r3, [r7, #24]
 800830e:	015a      	lsls	r2, r3, #5
 8008310:	69fb      	ldr	r3, [r7, #28]
 8008312:	4413      	add	r3, r2
 8008314:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008318:	691b      	ldr	r3, [r3, #16]
 800831a:	69ba      	ldr	r2, [r7, #24]
 800831c:	0151      	lsls	r1, r2, #5
 800831e:	69fa      	ldr	r2, [r7, #28]
 8008320:	440a      	add	r2, r1
 8008322:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008326:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800832a:	6113      	str	r3, [r2, #16]
 800832c:	e03a      	b.n	80083a4 <USB_EPStartXfer+0x3e4>
 800832e:	bf00      	nop
 8008330:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	699a      	ldr	r2, [r3, #24]
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	4413      	add	r3, r2
 800833e:	1e5a      	subs	r2, r3, #1
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	68db      	ldr	r3, [r3, #12]
 8008344:	fbb2 f3f3 	udiv	r3, r2, r3
 8008348:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	8afa      	ldrh	r2, [r7, #22]
 8008350:	fb03 f202 	mul.w	r2, r3, r2
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008358:	69bb      	ldr	r3, [r7, #24]
 800835a:	015a      	lsls	r2, r3, #5
 800835c:	69fb      	ldr	r3, [r7, #28]
 800835e:	4413      	add	r3, r2
 8008360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008364:	691a      	ldr	r2, [r3, #16]
 8008366:	8afb      	ldrh	r3, [r7, #22]
 8008368:	04d9      	lsls	r1, r3, #19
 800836a:	4b38      	ldr	r3, [pc, #224]	; (800844c <USB_EPStartXfer+0x48c>)
 800836c:	400b      	ands	r3, r1
 800836e:	69b9      	ldr	r1, [r7, #24]
 8008370:	0148      	lsls	r0, r1, #5
 8008372:	69f9      	ldr	r1, [r7, #28]
 8008374:	4401      	add	r1, r0
 8008376:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800837a:	4313      	orrs	r3, r2
 800837c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800837e:	69bb      	ldr	r3, [r7, #24]
 8008380:	015a      	lsls	r2, r3, #5
 8008382:	69fb      	ldr	r3, [r7, #28]
 8008384:	4413      	add	r3, r2
 8008386:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800838a:	691a      	ldr	r2, [r3, #16]
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	69db      	ldr	r3, [r3, #28]
 8008390:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008394:	69b9      	ldr	r1, [r7, #24]
 8008396:	0148      	lsls	r0, r1, #5
 8008398:	69f9      	ldr	r1, [r7, #28]
 800839a:	4401      	add	r1, r0
 800839c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80083a0:	4313      	orrs	r3, r2
 80083a2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80083a4:	79fb      	ldrb	r3, [r7, #7]
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d10d      	bne.n	80083c6 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	691b      	ldr	r3, [r3, #16]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d009      	beq.n	80083c6 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	6919      	ldr	r1, [r3, #16]
 80083b6:	69bb      	ldr	r3, [r7, #24]
 80083b8:	015a      	lsls	r2, r3, #5
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	4413      	add	r3, r2
 80083be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083c2:	460a      	mov	r2, r1
 80083c4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	791b      	ldrb	r3, [r3, #4]
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d128      	bne.n	8008420 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083d4:	689b      	ldr	r3, [r3, #8]
 80083d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d110      	bne.n	8008400 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80083de:	69bb      	ldr	r3, [r7, #24]
 80083e0:	015a      	lsls	r2, r3, #5
 80083e2:	69fb      	ldr	r3, [r7, #28]
 80083e4:	4413      	add	r3, r2
 80083e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	69ba      	ldr	r2, [r7, #24]
 80083ee:	0151      	lsls	r1, r2, #5
 80083f0:	69fa      	ldr	r2, [r7, #28]
 80083f2:	440a      	add	r2, r1
 80083f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083f8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80083fc:	6013      	str	r3, [r2, #0]
 80083fe:	e00f      	b.n	8008420 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008400:	69bb      	ldr	r3, [r7, #24]
 8008402:	015a      	lsls	r2, r3, #5
 8008404:	69fb      	ldr	r3, [r7, #28]
 8008406:	4413      	add	r3, r2
 8008408:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	69ba      	ldr	r2, [r7, #24]
 8008410:	0151      	lsls	r1, r2, #5
 8008412:	69fa      	ldr	r2, [r7, #28]
 8008414:	440a      	add	r2, r1
 8008416:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800841a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800841e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	015a      	lsls	r2, r3, #5
 8008424:	69fb      	ldr	r3, [r7, #28]
 8008426:	4413      	add	r3, r2
 8008428:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	69ba      	ldr	r2, [r7, #24]
 8008430:	0151      	lsls	r1, r2, #5
 8008432:	69fa      	ldr	r2, [r7, #28]
 8008434:	440a      	add	r2, r1
 8008436:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800843a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800843e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008440:	2300      	movs	r3, #0
}
 8008442:	4618      	mov	r0, r3
 8008444:	3720      	adds	r7, #32
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}
 800844a:	bf00      	nop
 800844c:	1ff80000 	.word	0x1ff80000

08008450 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008450:	b480      	push	{r7}
 8008452:	b087      	sub	sp, #28
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	4613      	mov	r3, r2
 800845c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	785b      	ldrb	r3, [r3, #1]
 800846c:	2b01      	cmp	r3, #1
 800846e:	f040 80ce 	bne.w	800860e <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	699b      	ldr	r3, [r3, #24]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d132      	bne.n	80084e0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	015a      	lsls	r2, r3, #5
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	4413      	add	r3, r2
 8008482:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008486:	691b      	ldr	r3, [r3, #16]
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	0151      	lsls	r1, r2, #5
 800848c:	697a      	ldr	r2, [r7, #20]
 800848e:	440a      	add	r2, r1
 8008490:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008494:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008498:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800849c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800849e:	693b      	ldr	r3, [r7, #16]
 80084a0:	015a      	lsls	r2, r3, #5
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	4413      	add	r3, r2
 80084a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084aa:	691b      	ldr	r3, [r3, #16]
 80084ac:	693a      	ldr	r2, [r7, #16]
 80084ae:	0151      	lsls	r1, r2, #5
 80084b0:	697a      	ldr	r2, [r7, #20]
 80084b2:	440a      	add	r2, r1
 80084b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084b8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80084bc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	015a      	lsls	r2, r3, #5
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	4413      	add	r3, r2
 80084c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084ca:	691b      	ldr	r3, [r3, #16]
 80084cc:	693a      	ldr	r2, [r7, #16]
 80084ce:	0151      	lsls	r1, r2, #5
 80084d0:	697a      	ldr	r2, [r7, #20]
 80084d2:	440a      	add	r2, r1
 80084d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084d8:	0cdb      	lsrs	r3, r3, #19
 80084da:	04db      	lsls	r3, r3, #19
 80084dc:	6113      	str	r3, [r2, #16]
 80084de:	e04e      	b.n	800857e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	015a      	lsls	r2, r3, #5
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	4413      	add	r3, r2
 80084e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	693a      	ldr	r2, [r7, #16]
 80084f0:	0151      	lsls	r1, r2, #5
 80084f2:	697a      	ldr	r2, [r7, #20]
 80084f4:	440a      	add	r2, r1
 80084f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084fa:	0cdb      	lsrs	r3, r3, #19
 80084fc:	04db      	lsls	r3, r3, #19
 80084fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	015a      	lsls	r2, r3, #5
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	4413      	add	r3, r2
 8008508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800850c:	691b      	ldr	r3, [r3, #16]
 800850e:	693a      	ldr	r2, [r7, #16]
 8008510:	0151      	lsls	r1, r2, #5
 8008512:	697a      	ldr	r2, [r7, #20]
 8008514:	440a      	add	r2, r1
 8008516:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800851a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800851e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008522:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	699a      	ldr	r2, [r3, #24]
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	68db      	ldr	r3, [r3, #12]
 800852c:	429a      	cmp	r2, r3
 800852e:	d903      	bls.n	8008538 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	68da      	ldr	r2, [r3, #12]
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	015a      	lsls	r2, r3, #5
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	4413      	add	r3, r2
 8008540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008544:	691b      	ldr	r3, [r3, #16]
 8008546:	693a      	ldr	r2, [r7, #16]
 8008548:	0151      	lsls	r1, r2, #5
 800854a:	697a      	ldr	r2, [r7, #20]
 800854c:	440a      	add	r2, r1
 800854e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008552:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008556:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	015a      	lsls	r2, r3, #5
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	4413      	add	r3, r2
 8008560:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008564:	691a      	ldr	r2, [r3, #16]
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	699b      	ldr	r3, [r3, #24]
 800856a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800856e:	6939      	ldr	r1, [r7, #16]
 8008570:	0148      	lsls	r0, r1, #5
 8008572:	6979      	ldr	r1, [r7, #20]
 8008574:	4401      	add	r1, r0
 8008576:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800857a:	4313      	orrs	r3, r2
 800857c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800857e:	79fb      	ldrb	r3, [r7, #7]
 8008580:	2b01      	cmp	r3, #1
 8008582:	d11e      	bne.n	80085c2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	695b      	ldr	r3, [r3, #20]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d009      	beq.n	80085a0 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	015a      	lsls	r2, r3, #5
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	4413      	add	r3, r2
 8008594:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008598:	461a      	mov	r2, r3
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	695b      	ldr	r3, [r3, #20]
 800859e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	015a      	lsls	r2, r3, #5
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	4413      	add	r3, r2
 80085a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	693a      	ldr	r2, [r7, #16]
 80085b0:	0151      	lsls	r1, r2, #5
 80085b2:	697a      	ldr	r2, [r7, #20]
 80085b4:	440a      	add	r2, r1
 80085b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085ba:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085be:	6013      	str	r3, [r2, #0]
 80085c0:	e097      	b.n	80086f2 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	015a      	lsls	r2, r3, #5
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	4413      	add	r3, r2
 80085ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	693a      	ldr	r2, [r7, #16]
 80085d2:	0151      	lsls	r1, r2, #5
 80085d4:	697a      	ldr	r2, [r7, #20]
 80085d6:	440a      	add	r2, r1
 80085d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085dc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085e0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	699b      	ldr	r3, [r3, #24]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	f000 8083 	beq.w	80086f2 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	f003 030f 	and.w	r3, r3, #15
 80085fc:	2101      	movs	r1, #1
 80085fe:	fa01 f303 	lsl.w	r3, r1, r3
 8008602:	6979      	ldr	r1, [r7, #20]
 8008604:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008608:	4313      	orrs	r3, r2
 800860a:	634b      	str	r3, [r1, #52]	; 0x34
 800860c:	e071      	b.n	80086f2 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800860e:	693b      	ldr	r3, [r7, #16]
 8008610:	015a      	lsls	r2, r3, #5
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	4413      	add	r3, r2
 8008616:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800861a:	691b      	ldr	r3, [r3, #16]
 800861c:	693a      	ldr	r2, [r7, #16]
 800861e:	0151      	lsls	r1, r2, #5
 8008620:	697a      	ldr	r2, [r7, #20]
 8008622:	440a      	add	r2, r1
 8008624:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008628:	0cdb      	lsrs	r3, r3, #19
 800862a:	04db      	lsls	r3, r3, #19
 800862c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	015a      	lsls	r2, r3, #5
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	4413      	add	r3, r2
 8008636:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800863a:	691b      	ldr	r3, [r3, #16]
 800863c:	693a      	ldr	r2, [r7, #16]
 800863e:	0151      	lsls	r1, r2, #5
 8008640:	697a      	ldr	r2, [r7, #20]
 8008642:	440a      	add	r2, r1
 8008644:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008648:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800864c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008650:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	699b      	ldr	r3, [r3, #24]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d003      	beq.n	8008662 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	68da      	ldr	r2, [r3, #12]
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	68da      	ldr	r2, [r3, #12]
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	015a      	lsls	r2, r3, #5
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	4413      	add	r3, r2
 8008672:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008676:	691b      	ldr	r3, [r3, #16]
 8008678:	693a      	ldr	r2, [r7, #16]
 800867a:	0151      	lsls	r1, r2, #5
 800867c:	697a      	ldr	r2, [r7, #20]
 800867e:	440a      	add	r2, r1
 8008680:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008684:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008688:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	015a      	lsls	r2, r3, #5
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	4413      	add	r3, r2
 8008692:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008696:	691a      	ldr	r2, [r3, #16]
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	69db      	ldr	r3, [r3, #28]
 800869c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086a0:	6939      	ldr	r1, [r7, #16]
 80086a2:	0148      	lsls	r0, r1, #5
 80086a4:	6979      	ldr	r1, [r7, #20]
 80086a6:	4401      	add	r1, r0
 80086a8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80086ac:	4313      	orrs	r3, r2
 80086ae:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80086b0:	79fb      	ldrb	r3, [r7, #7]
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d10d      	bne.n	80086d2 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	691b      	ldr	r3, [r3, #16]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d009      	beq.n	80086d2 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	6919      	ldr	r1, [r3, #16]
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	015a      	lsls	r2, r3, #5
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	4413      	add	r3, r2
 80086ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086ce:	460a      	mov	r2, r1
 80086d0:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	015a      	lsls	r2, r3, #5
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	4413      	add	r3, r2
 80086da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	693a      	ldr	r2, [r7, #16]
 80086e2:	0151      	lsls	r1, r2, #5
 80086e4:	697a      	ldr	r2, [r7, #20]
 80086e6:	440a      	add	r2, r1
 80086e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086ec:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80086f0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80086f2:	2300      	movs	r3, #0
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	371c      	adds	r7, #28
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008700:	b480      	push	{r7}
 8008702:	b087      	sub	sp, #28
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800870a:	2300      	movs	r3, #0
 800870c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800870e:	2300      	movs	r3, #0
 8008710:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	785b      	ldrb	r3, [r3, #1]
 800871a:	2b01      	cmp	r3, #1
 800871c:	d14a      	bne.n	80087b4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	015a      	lsls	r2, r3, #5
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	4413      	add	r3, r2
 8008728:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008732:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008736:	f040 8086 	bne.w	8008846 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	015a      	lsls	r2, r3, #5
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	4413      	add	r3, r2
 8008744:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	683a      	ldr	r2, [r7, #0]
 800874c:	7812      	ldrb	r2, [r2, #0]
 800874e:	0151      	lsls	r1, r2, #5
 8008750:	693a      	ldr	r2, [r7, #16]
 8008752:	440a      	add	r2, r1
 8008754:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008758:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800875c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	781b      	ldrb	r3, [r3, #0]
 8008762:	015a      	lsls	r2, r3, #5
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	4413      	add	r3, r2
 8008768:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	683a      	ldr	r2, [r7, #0]
 8008770:	7812      	ldrb	r2, [r2, #0]
 8008772:	0151      	lsls	r1, r2, #5
 8008774:	693a      	ldr	r2, [r7, #16]
 8008776:	440a      	add	r2, r1
 8008778:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800877c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008780:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	3301      	adds	r3, #1
 8008786:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f242 7210 	movw	r2, #10000	; 0x2710
 800878e:	4293      	cmp	r3, r2
 8008790:	d902      	bls.n	8008798 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008792:	2301      	movs	r3, #1
 8008794:	75fb      	strb	r3, [r7, #23]
          break;
 8008796:	e056      	b.n	8008846 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	015a      	lsls	r2, r3, #5
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	4413      	add	r3, r2
 80087a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087b0:	d0e7      	beq.n	8008782 <USB_EPStopXfer+0x82>
 80087b2:	e048      	b.n	8008846 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	015a      	lsls	r2, r3, #5
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	4413      	add	r3, r2
 80087be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087cc:	d13b      	bne.n	8008846 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	781b      	ldrb	r3, [r3, #0]
 80087d2:	015a      	lsls	r2, r3, #5
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	4413      	add	r3, r2
 80087d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	683a      	ldr	r2, [r7, #0]
 80087e0:	7812      	ldrb	r2, [r2, #0]
 80087e2:	0151      	lsls	r1, r2, #5
 80087e4:	693a      	ldr	r2, [r7, #16]
 80087e6:	440a      	add	r2, r1
 80087e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087ec:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80087f0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	781b      	ldrb	r3, [r3, #0]
 80087f6:	015a      	lsls	r2, r3, #5
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	4413      	add	r3, r2
 80087fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	683a      	ldr	r2, [r7, #0]
 8008804:	7812      	ldrb	r2, [r2, #0]
 8008806:	0151      	lsls	r1, r2, #5
 8008808:	693a      	ldr	r2, [r7, #16]
 800880a:	440a      	add	r2, r1
 800880c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008810:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008814:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	3301      	adds	r3, #1
 800881a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f242 7210 	movw	r2, #10000	; 0x2710
 8008822:	4293      	cmp	r3, r2
 8008824:	d902      	bls.n	800882c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008826:	2301      	movs	r3, #1
 8008828:	75fb      	strb	r3, [r7, #23]
          break;
 800882a:	e00c      	b.n	8008846 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	015a      	lsls	r2, r3, #5
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	4413      	add	r3, r2
 8008836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008840:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008844:	d0e7      	beq.n	8008816 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008846:	7dfb      	ldrb	r3, [r7, #23]
}
 8008848:	4618      	mov	r0, r3
 800884a:	371c      	adds	r7, #28
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008854:	b480      	push	{r7}
 8008856:	b089      	sub	sp, #36	; 0x24
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	4611      	mov	r1, r2
 8008860:	461a      	mov	r2, r3
 8008862:	460b      	mov	r3, r1
 8008864:	71fb      	strb	r3, [r7, #7]
 8008866:	4613      	mov	r3, r2
 8008868:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008872:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008876:	2b00      	cmp	r3, #0
 8008878:	d123      	bne.n	80088c2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800887a:	88bb      	ldrh	r3, [r7, #4]
 800887c:	3303      	adds	r3, #3
 800887e:	089b      	lsrs	r3, r3, #2
 8008880:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008882:	2300      	movs	r3, #0
 8008884:	61bb      	str	r3, [r7, #24]
 8008886:	e018      	b.n	80088ba <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008888:	79fb      	ldrb	r3, [r7, #7]
 800888a:	031a      	lsls	r2, r3, #12
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	4413      	add	r3, r2
 8008890:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008894:	461a      	mov	r2, r3
 8008896:	69fb      	ldr	r3, [r7, #28]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800889c:	69fb      	ldr	r3, [r7, #28]
 800889e:	3301      	adds	r3, #1
 80088a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088a2:	69fb      	ldr	r3, [r7, #28]
 80088a4:	3301      	adds	r3, #1
 80088a6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088a8:	69fb      	ldr	r3, [r7, #28]
 80088aa:	3301      	adds	r3, #1
 80088ac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80088ae:	69fb      	ldr	r3, [r7, #28]
 80088b0:	3301      	adds	r3, #1
 80088b2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	3301      	adds	r3, #1
 80088b8:	61bb      	str	r3, [r7, #24]
 80088ba:	69ba      	ldr	r2, [r7, #24]
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	429a      	cmp	r2, r3
 80088c0:	d3e2      	bcc.n	8008888 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80088c2:	2300      	movs	r3, #0
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3724      	adds	r7, #36	; 0x24
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr

080088d0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b08b      	sub	sp, #44	; 0x2c
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	60f8      	str	r0, [r7, #12]
 80088d8:	60b9      	str	r1, [r7, #8]
 80088da:	4613      	mov	r3, r2
 80088dc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80088e6:	88fb      	ldrh	r3, [r7, #6]
 80088e8:	089b      	lsrs	r3, r3, #2
 80088ea:	b29b      	uxth	r3, r3
 80088ec:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80088ee:	88fb      	ldrh	r3, [r7, #6]
 80088f0:	f003 0303 	and.w	r3, r3, #3
 80088f4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80088f6:	2300      	movs	r3, #0
 80088f8:	623b      	str	r3, [r7, #32]
 80088fa:	e014      	b.n	8008926 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008902:	681a      	ldr	r2, [r3, #0]
 8008904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008906:	601a      	str	r2, [r3, #0]
    pDest++;
 8008908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890a:	3301      	adds	r3, #1
 800890c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800890e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008910:	3301      	adds	r3, #1
 8008912:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008916:	3301      	adds	r3, #1
 8008918:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800891a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891c:	3301      	adds	r3, #1
 800891e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008920:	6a3b      	ldr	r3, [r7, #32]
 8008922:	3301      	adds	r3, #1
 8008924:	623b      	str	r3, [r7, #32]
 8008926:	6a3a      	ldr	r2, [r7, #32]
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	429a      	cmp	r2, r3
 800892c:	d3e6      	bcc.n	80088fc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800892e:	8bfb      	ldrh	r3, [r7, #30]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d01e      	beq.n	8008972 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008934:	2300      	movs	r3, #0
 8008936:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008938:	69bb      	ldr	r3, [r7, #24]
 800893a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800893e:	461a      	mov	r2, r3
 8008940:	f107 0310 	add.w	r3, r7, #16
 8008944:	6812      	ldr	r2, [r2, #0]
 8008946:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008948:	693a      	ldr	r2, [r7, #16]
 800894a:	6a3b      	ldr	r3, [r7, #32]
 800894c:	b2db      	uxtb	r3, r3
 800894e:	00db      	lsls	r3, r3, #3
 8008950:	fa22 f303 	lsr.w	r3, r2, r3
 8008954:	b2da      	uxtb	r2, r3
 8008956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008958:	701a      	strb	r2, [r3, #0]
      i++;
 800895a:	6a3b      	ldr	r3, [r7, #32]
 800895c:	3301      	adds	r3, #1
 800895e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008962:	3301      	adds	r3, #1
 8008964:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008966:	8bfb      	ldrh	r3, [r7, #30]
 8008968:	3b01      	subs	r3, #1
 800896a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800896c:	8bfb      	ldrh	r3, [r7, #30]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1ea      	bne.n	8008948 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008974:	4618      	mov	r0, r3
 8008976:	372c      	adds	r7, #44	; 0x2c
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr

08008980 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008980:	b480      	push	{r7}
 8008982:	b085      	sub	sp, #20
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
 8008988:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	785b      	ldrb	r3, [r3, #1]
 8008998:	2b01      	cmp	r3, #1
 800899a:	d12c      	bne.n	80089f6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	015a      	lsls	r2, r3, #5
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	4413      	add	r3, r2
 80089a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	db12      	blt.n	80089d4 <USB_EPSetStall+0x54>
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d00f      	beq.n	80089d4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	015a      	lsls	r2, r3, #5
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	4413      	add	r3, r2
 80089bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	0151      	lsls	r1, r2, #5
 80089c6:	68fa      	ldr	r2, [r7, #12]
 80089c8:	440a      	add	r2, r1
 80089ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80089d2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	015a      	lsls	r2, r3, #5
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	4413      	add	r3, r2
 80089dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	68ba      	ldr	r2, [r7, #8]
 80089e4:	0151      	lsls	r1, r2, #5
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	440a      	add	r2, r1
 80089ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80089f2:	6013      	str	r3, [r2, #0]
 80089f4:	e02b      	b.n	8008a4e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	015a      	lsls	r2, r3, #5
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	4413      	add	r3, r2
 80089fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	db12      	blt.n	8008a2e <USB_EPSetStall+0xae>
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d00f      	beq.n	8008a2e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	015a      	lsls	r2, r3, #5
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	4413      	add	r3, r2
 8008a16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	68ba      	ldr	r2, [r7, #8]
 8008a1e:	0151      	lsls	r1, r2, #5
 8008a20:	68fa      	ldr	r2, [r7, #12]
 8008a22:	440a      	add	r2, r1
 8008a24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a28:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008a2c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	015a      	lsls	r2, r3, #5
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	4413      	add	r3, r2
 8008a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	68ba      	ldr	r2, [r7, #8]
 8008a3e:	0151      	lsls	r1, r2, #5
 8008a40:	68fa      	ldr	r2, [r7, #12]
 8008a42:	440a      	add	r2, r1
 8008a44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008a4c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a4e:	2300      	movs	r3, #0
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3714      	adds	r7, #20
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr

08008a5c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b085      	sub	sp, #20
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	781b      	ldrb	r3, [r3, #0]
 8008a6e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	785b      	ldrb	r3, [r3, #1]
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d128      	bne.n	8008aca <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	015a      	lsls	r2, r3, #5
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	4413      	add	r3, r2
 8008a80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	68ba      	ldr	r2, [r7, #8]
 8008a88:	0151      	lsls	r1, r2, #5
 8008a8a:	68fa      	ldr	r2, [r7, #12]
 8008a8c:	440a      	add	r2, r1
 8008a8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a92:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a96:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	791b      	ldrb	r3, [r3, #4]
 8008a9c:	2b03      	cmp	r3, #3
 8008a9e:	d003      	beq.n	8008aa8 <USB_EPClearStall+0x4c>
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	791b      	ldrb	r3, [r3, #4]
 8008aa4:	2b02      	cmp	r3, #2
 8008aa6:	d138      	bne.n	8008b1a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	015a      	lsls	r2, r3, #5
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	4413      	add	r3, r2
 8008ab0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	68ba      	ldr	r2, [r7, #8]
 8008ab8:	0151      	lsls	r1, r2, #5
 8008aba:	68fa      	ldr	r2, [r7, #12]
 8008abc:	440a      	add	r2, r1
 8008abe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ac2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ac6:	6013      	str	r3, [r2, #0]
 8008ac8:	e027      	b.n	8008b1a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	015a      	lsls	r2, r3, #5
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	4413      	add	r3, r2
 8008ad2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	0151      	lsls	r1, r2, #5
 8008adc:	68fa      	ldr	r2, [r7, #12]
 8008ade:	440a      	add	r2, r1
 8008ae0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ae4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008ae8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	791b      	ldrb	r3, [r3, #4]
 8008aee:	2b03      	cmp	r3, #3
 8008af0:	d003      	beq.n	8008afa <USB_EPClearStall+0x9e>
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	791b      	ldrb	r3, [r3, #4]
 8008af6:	2b02      	cmp	r3, #2
 8008af8:	d10f      	bne.n	8008b1a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	015a      	lsls	r2, r3, #5
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	4413      	add	r3, r2
 8008b02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	68ba      	ldr	r2, [r7, #8]
 8008b0a:	0151      	lsls	r1, r2, #5
 8008b0c:	68fa      	ldr	r2, [r7, #12]
 8008b0e:	440a      	add	r2, r1
 8008b10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b18:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008b1a:	2300      	movs	r3, #0
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3714      	adds	r7, #20
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b085      	sub	sp, #20
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	460b      	mov	r3, r1
 8008b32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	68fa      	ldr	r2, [r7, #12]
 8008b42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b46:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008b4a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b52:	681a      	ldr	r2, [r3, #0]
 8008b54:	78fb      	ldrb	r3, [r7, #3]
 8008b56:	011b      	lsls	r3, r3, #4
 8008b58:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008b5c:	68f9      	ldr	r1, [r7, #12]
 8008b5e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008b62:	4313      	orrs	r3, r2
 8008b64:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008b66:	2300      	movs	r3, #0
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3714      	adds	r7, #20
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr

08008b74 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68fa      	ldr	r2, [r7, #12]
 8008b8a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008b8e:	f023 0303 	bic.w	r3, r3, #3
 8008b92:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	68fa      	ldr	r2, [r7, #12]
 8008b9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ba2:	f023 0302 	bic.w	r3, r3, #2
 8008ba6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008ba8:	2300      	movs	r3, #0
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3714      	adds	r7, #20
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr

08008bb6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008bb6:	b480      	push	{r7}
 8008bb8:	b085      	sub	sp, #20
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008bd0:	f023 0303 	bic.w	r3, r3, #3
 8008bd4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	68fa      	ldr	r2, [r7, #12]
 8008be0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008be4:	f043 0302 	orr.w	r3, r3, #2
 8008be8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008bea:	2300      	movs	r3, #0
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3714      	adds	r7, #20
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b085      	sub	sp, #20
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	695b      	ldr	r3, [r3, #20]
 8008c04:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	699b      	ldr	r3, [r3, #24]
 8008c0a:	68fa      	ldr	r2, [r7, #12]
 8008c0c:	4013      	ands	r3, r2
 8008c0e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008c10:	68fb      	ldr	r3, [r7, #12]
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3714      	adds	r7, #20
 8008c16:	46bd      	mov	sp, r7
 8008c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1c:	4770      	bx	lr

08008c1e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c1e:	b480      	push	{r7}
 8008c20:	b085      	sub	sp, #20
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c30:	699b      	ldr	r3, [r3, #24]
 8008c32:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c3a:	69db      	ldr	r3, [r3, #28]
 8008c3c:	68ba      	ldr	r2, [r7, #8]
 8008c3e:	4013      	ands	r3, r2
 8008c40:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	0c1b      	lsrs	r3, r3, #16
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3714      	adds	r7, #20
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr

08008c52 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c52:	b480      	push	{r7}
 8008c54:	b085      	sub	sp, #20
 8008c56:	af00      	add	r7, sp, #0
 8008c58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c64:	699b      	ldr	r3, [r3, #24]
 8008c66:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c6e:	69db      	ldr	r3, [r3, #28]
 8008c70:	68ba      	ldr	r2, [r7, #8]
 8008c72:	4013      	ands	r3, r2
 8008c74:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	b29b      	uxth	r3, r3
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3714      	adds	r7, #20
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr

08008c86 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008c86:	b480      	push	{r7}
 8008c88:	b085      	sub	sp, #20
 8008c8a:	af00      	add	r7, sp, #0
 8008c8c:	6078      	str	r0, [r7, #4]
 8008c8e:	460b      	mov	r3, r1
 8008c90:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008c96:	78fb      	ldrb	r3, [r7, #3]
 8008c98:	015a      	lsls	r2, r3, #5
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	4413      	add	r3, r2
 8008c9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cac:	695b      	ldr	r3, [r3, #20]
 8008cae:	68ba      	ldr	r2, [r7, #8]
 8008cb0:	4013      	ands	r3, r2
 8008cb2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008cb4:	68bb      	ldr	r3, [r7, #8]
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3714      	adds	r7, #20
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr

08008cc2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008cc2:	b480      	push	{r7}
 8008cc4:	b087      	sub	sp, #28
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
 8008cca:	460b      	mov	r3, r1
 8008ccc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cd8:	691b      	ldr	r3, [r3, #16]
 8008cda:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ce2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ce4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008ce6:	78fb      	ldrb	r3, [r7, #3]
 8008ce8:	f003 030f 	and.w	r3, r3, #15
 8008cec:	68fa      	ldr	r2, [r7, #12]
 8008cee:	fa22 f303 	lsr.w	r3, r2, r3
 8008cf2:	01db      	lsls	r3, r3, #7
 8008cf4:	b2db      	uxtb	r3, r3
 8008cf6:	693a      	ldr	r2, [r7, #16]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008cfc:	78fb      	ldrb	r3, [r7, #3]
 8008cfe:	015a      	lsls	r2, r3, #5
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	4413      	add	r3, r2
 8008d04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	693a      	ldr	r2, [r7, #16]
 8008d0c:	4013      	ands	r3, r2
 8008d0e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008d10:	68bb      	ldr	r3, [r7, #8]
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	371c      	adds	r7, #28
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr

08008d1e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008d1e:	b480      	push	{r7}
 8008d20:	b083      	sub	sp, #12
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	695b      	ldr	r3, [r3, #20]
 8008d2a:	f003 0301 	and.w	r3, r3, #1
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	370c      	adds	r7, #12
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr

08008d3a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008d3a:	b480      	push	{r7}
 8008d3c:	b085      	sub	sp, #20
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	68fa      	ldr	r2, [r7, #12]
 8008d50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d54:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008d58:	f023 0307 	bic.w	r3, r3, #7
 8008d5c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	68fa      	ldr	r2, [r7, #12]
 8008d68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d70:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008d72:	2300      	movs	r3, #0
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3714      	adds	r7, #20
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7e:	4770      	bx	lr

08008d80 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b087      	sub	sp, #28
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	60f8      	str	r0, [r7, #12]
 8008d88:	460b      	mov	r3, r1
 8008d8a:	607a      	str	r2, [r7, #4]
 8008d8c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	333c      	adds	r3, #60	; 0x3c
 8008d96:	3304      	adds	r3, #4
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	4a26      	ldr	r2, [pc, #152]	; (8008e38 <USB_EP0_OutStart+0xb8>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d90a      	bls.n	8008dba <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008db0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008db4:	d101      	bne.n	8008dba <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008db6:	2300      	movs	r3, #0
 8008db8:	e037      	b.n	8008e2a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	697a      	ldr	r2, [r7, #20]
 8008dd0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008dd4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008dd8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008dda:	697b      	ldr	r3, [r7, #20]
 8008ddc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008de0:	691b      	ldr	r3, [r3, #16]
 8008de2:	697a      	ldr	r2, [r7, #20]
 8008de4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008de8:	f043 0318 	orr.w	r3, r3, #24
 8008dec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	697a      	ldr	r2, [r7, #20]
 8008df8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008dfc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008e00:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008e02:	7afb      	ldrb	r3, [r7, #11]
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d10f      	bne.n	8008e28 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e0e:	461a      	mov	r2, r3
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	697a      	ldr	r2, [r7, #20]
 8008e1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e22:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008e26:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008e28:	2300      	movs	r3, #0
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	371c      	adds	r7, #28
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
 8008e36:	bf00      	nop
 8008e38:	4f54300a 	.word	0x4f54300a

08008e3c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b085      	sub	sp, #20
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008e44:	2300      	movs	r3, #0
 8008e46:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	3301      	adds	r3, #1
 8008e4c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	4a13      	ldr	r2, [pc, #76]	; (8008ea0 <USB_CoreReset+0x64>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d901      	bls.n	8008e5a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008e56:	2303      	movs	r3, #3
 8008e58:	e01b      	b.n	8008e92 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	691b      	ldr	r3, [r3, #16]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	daf2      	bge.n	8008e48 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008e62:	2300      	movs	r3, #0
 8008e64:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	f043 0201 	orr.w	r2, r3, #1
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	3301      	adds	r3, #1
 8008e76:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	4a09      	ldr	r2, [pc, #36]	; (8008ea0 <USB_CoreReset+0x64>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d901      	bls.n	8008e84 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008e80:	2303      	movs	r3, #3
 8008e82:	e006      	b.n	8008e92 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	691b      	ldr	r3, [r3, #16]
 8008e88:	f003 0301 	and.w	r3, r3, #1
 8008e8c:	2b01      	cmp	r3, #1
 8008e8e:	d0f0      	beq.n	8008e72 <USB_CoreReset+0x36>

  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3714      	adds	r7, #20
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr
 8008e9e:	bf00      	nop
 8008ea0:	00030d40 	.word	0x00030d40

08008ea4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	460b      	mov	r3, r1
 8008eae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008eb0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008eb4:	f008 fc84 	bl	80117c0 <USBD_static_malloc>
 8008eb8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d109      	bne.n	8008ed4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	32b0      	adds	r2, #176	; 0xb0
 8008eca:	2100      	movs	r1, #0
 8008ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008ed0:	2302      	movs	r3, #2
 8008ed2:	e0d4      	b.n	800907e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008ed4:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008ed8:	2100      	movs	r1, #0
 8008eda:	68f8      	ldr	r0, [r7, #12]
 8008edc:	f008 fd0e 	bl	80118fc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	32b0      	adds	r2, #176	; 0xb0
 8008eea:	68f9      	ldr	r1, [r7, #12]
 8008eec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	32b0      	adds	r2, #176	; 0xb0
 8008efa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	7c1b      	ldrb	r3, [r3, #16]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d138      	bne.n	8008f7e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008f0c:	4b5e      	ldr	r3, [pc, #376]	; (8009088 <USBD_CDC_Init+0x1e4>)
 8008f0e:	7819      	ldrb	r1, [r3, #0]
 8008f10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f14:	2202      	movs	r2, #2
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f008 fae1 	bl	80114de <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008f1c:	4b5a      	ldr	r3, [pc, #360]	; (8009088 <USBD_CDC_Init+0x1e4>)
 8008f1e:	781b      	ldrb	r3, [r3, #0]
 8008f20:	f003 020f 	and.w	r2, r3, #15
 8008f24:	6879      	ldr	r1, [r7, #4]
 8008f26:	4613      	mov	r3, r2
 8008f28:	009b      	lsls	r3, r3, #2
 8008f2a:	4413      	add	r3, r2
 8008f2c:	009b      	lsls	r3, r3, #2
 8008f2e:	440b      	add	r3, r1
 8008f30:	3324      	adds	r3, #36	; 0x24
 8008f32:	2201      	movs	r2, #1
 8008f34:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008f36:	4b55      	ldr	r3, [pc, #340]	; (800908c <USBD_CDC_Init+0x1e8>)
 8008f38:	7819      	ldrb	r1, [r3, #0]
 8008f3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f3e:	2202      	movs	r2, #2
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f008 facc 	bl	80114de <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008f46:	4b51      	ldr	r3, [pc, #324]	; (800908c <USBD_CDC_Init+0x1e8>)
 8008f48:	781b      	ldrb	r3, [r3, #0]
 8008f4a:	f003 020f 	and.w	r2, r3, #15
 8008f4e:	6879      	ldr	r1, [r7, #4]
 8008f50:	4613      	mov	r3, r2
 8008f52:	009b      	lsls	r3, r3, #2
 8008f54:	4413      	add	r3, r2
 8008f56:	009b      	lsls	r3, r3, #2
 8008f58:	440b      	add	r3, r1
 8008f5a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008f5e:	2201      	movs	r2, #1
 8008f60:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008f62:	4b4b      	ldr	r3, [pc, #300]	; (8009090 <USBD_CDC_Init+0x1ec>)
 8008f64:	781b      	ldrb	r3, [r3, #0]
 8008f66:	f003 020f 	and.w	r2, r3, #15
 8008f6a:	6879      	ldr	r1, [r7, #4]
 8008f6c:	4613      	mov	r3, r2
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	4413      	add	r3, r2
 8008f72:	009b      	lsls	r3, r3, #2
 8008f74:	440b      	add	r3, r1
 8008f76:	3326      	adds	r3, #38	; 0x26
 8008f78:	2210      	movs	r2, #16
 8008f7a:	801a      	strh	r2, [r3, #0]
 8008f7c:	e035      	b.n	8008fea <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008f7e:	4b42      	ldr	r3, [pc, #264]	; (8009088 <USBD_CDC_Init+0x1e4>)
 8008f80:	7819      	ldrb	r1, [r3, #0]
 8008f82:	2340      	movs	r3, #64	; 0x40
 8008f84:	2202      	movs	r2, #2
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f008 faa9 	bl	80114de <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008f8c:	4b3e      	ldr	r3, [pc, #248]	; (8009088 <USBD_CDC_Init+0x1e4>)
 8008f8e:	781b      	ldrb	r3, [r3, #0]
 8008f90:	f003 020f 	and.w	r2, r3, #15
 8008f94:	6879      	ldr	r1, [r7, #4]
 8008f96:	4613      	mov	r3, r2
 8008f98:	009b      	lsls	r3, r3, #2
 8008f9a:	4413      	add	r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	440b      	add	r3, r1
 8008fa0:	3324      	adds	r3, #36	; 0x24
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008fa6:	4b39      	ldr	r3, [pc, #228]	; (800908c <USBD_CDC_Init+0x1e8>)
 8008fa8:	7819      	ldrb	r1, [r3, #0]
 8008faa:	2340      	movs	r3, #64	; 0x40
 8008fac:	2202      	movs	r2, #2
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f008 fa95 	bl	80114de <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008fb4:	4b35      	ldr	r3, [pc, #212]	; (800908c <USBD_CDC_Init+0x1e8>)
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	f003 020f 	and.w	r2, r3, #15
 8008fbc:	6879      	ldr	r1, [r7, #4]
 8008fbe:	4613      	mov	r3, r2
 8008fc0:	009b      	lsls	r3, r3, #2
 8008fc2:	4413      	add	r3, r2
 8008fc4:	009b      	lsls	r3, r3, #2
 8008fc6:	440b      	add	r3, r1
 8008fc8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008fcc:	2201      	movs	r2, #1
 8008fce:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008fd0:	4b2f      	ldr	r3, [pc, #188]	; (8009090 <USBD_CDC_Init+0x1ec>)
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	f003 020f 	and.w	r2, r3, #15
 8008fd8:	6879      	ldr	r1, [r7, #4]
 8008fda:	4613      	mov	r3, r2
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	4413      	add	r3, r2
 8008fe0:	009b      	lsls	r3, r3, #2
 8008fe2:	440b      	add	r3, r1
 8008fe4:	3326      	adds	r3, #38	; 0x26
 8008fe6:	2210      	movs	r2, #16
 8008fe8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008fea:	4b29      	ldr	r3, [pc, #164]	; (8009090 <USBD_CDC_Init+0x1ec>)
 8008fec:	7819      	ldrb	r1, [r3, #0]
 8008fee:	2308      	movs	r3, #8
 8008ff0:	2203      	movs	r2, #3
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f008 fa73 	bl	80114de <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008ff8:	4b25      	ldr	r3, [pc, #148]	; (8009090 <USBD_CDC_Init+0x1ec>)
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	f003 020f 	and.w	r2, r3, #15
 8009000:	6879      	ldr	r1, [r7, #4]
 8009002:	4613      	mov	r3, r2
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	4413      	add	r3, r2
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	440b      	add	r3, r1
 800900c:	3324      	adds	r3, #36	; 0x24
 800900e:	2201      	movs	r2, #1
 8009010:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	2200      	movs	r2, #0
 8009016:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009020:	687a      	ldr	r2, [r7, #4]
 8009022:	33b0      	adds	r3, #176	; 0xb0
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	4413      	add	r3, r2
 8009028:	685b      	ldr	r3, [r3, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2200      	movs	r2, #0
 8009032:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2200      	movs	r2, #0
 800903a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009044:	2b00      	cmp	r3, #0
 8009046:	d101      	bne.n	800904c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009048:	2302      	movs	r3, #2
 800904a:	e018      	b.n	800907e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	7c1b      	ldrb	r3, [r3, #16]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d10a      	bne.n	800906a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009054:	4b0d      	ldr	r3, [pc, #52]	; (800908c <USBD_CDC_Init+0x1e8>)
 8009056:	7819      	ldrb	r1, [r3, #0]
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800905e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f008 fb2a 	bl	80116bc <USBD_LL_PrepareReceive>
 8009068:	e008      	b.n	800907c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800906a:	4b08      	ldr	r3, [pc, #32]	; (800908c <USBD_CDC_Init+0x1e8>)
 800906c:	7819      	ldrb	r1, [r3, #0]
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009074:	2340      	movs	r3, #64	; 0x40
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f008 fb20 	bl	80116bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800907c:	2300      	movs	r3, #0
}
 800907e:	4618      	mov	r0, r3
 8009080:	3710      	adds	r7, #16
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}
 8009086:	bf00      	nop
 8009088:	20002617 	.word	0x20002617
 800908c:	20002618 	.word	0x20002618
 8009090:	20002619 	.word	0x20002619

08009094 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b082      	sub	sp, #8
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	460b      	mov	r3, r1
 800909e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80090a0:	4b3a      	ldr	r3, [pc, #232]	; (800918c <USBD_CDC_DeInit+0xf8>)
 80090a2:	781b      	ldrb	r3, [r3, #0]
 80090a4:	4619      	mov	r1, r3
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f008 fa3f 	bl	801152a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80090ac:	4b37      	ldr	r3, [pc, #220]	; (800918c <USBD_CDC_DeInit+0xf8>)
 80090ae:	781b      	ldrb	r3, [r3, #0]
 80090b0:	f003 020f 	and.w	r2, r3, #15
 80090b4:	6879      	ldr	r1, [r7, #4]
 80090b6:	4613      	mov	r3, r2
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	4413      	add	r3, r2
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	440b      	add	r3, r1
 80090c0:	3324      	adds	r3, #36	; 0x24
 80090c2:	2200      	movs	r2, #0
 80090c4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80090c6:	4b32      	ldr	r3, [pc, #200]	; (8009190 <USBD_CDC_DeInit+0xfc>)
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	4619      	mov	r1, r3
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f008 fa2c 	bl	801152a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80090d2:	4b2f      	ldr	r3, [pc, #188]	; (8009190 <USBD_CDC_DeInit+0xfc>)
 80090d4:	781b      	ldrb	r3, [r3, #0]
 80090d6:	f003 020f 	and.w	r2, r3, #15
 80090da:	6879      	ldr	r1, [r7, #4]
 80090dc:	4613      	mov	r3, r2
 80090de:	009b      	lsls	r3, r3, #2
 80090e0:	4413      	add	r3, r2
 80090e2:	009b      	lsls	r3, r3, #2
 80090e4:	440b      	add	r3, r1
 80090e6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80090ea:	2200      	movs	r2, #0
 80090ec:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80090ee:	4b29      	ldr	r3, [pc, #164]	; (8009194 <USBD_CDC_DeInit+0x100>)
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	4619      	mov	r1, r3
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	f008 fa18 	bl	801152a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80090fa:	4b26      	ldr	r3, [pc, #152]	; (8009194 <USBD_CDC_DeInit+0x100>)
 80090fc:	781b      	ldrb	r3, [r3, #0]
 80090fe:	f003 020f 	and.w	r2, r3, #15
 8009102:	6879      	ldr	r1, [r7, #4]
 8009104:	4613      	mov	r3, r2
 8009106:	009b      	lsls	r3, r3, #2
 8009108:	4413      	add	r3, r2
 800910a:	009b      	lsls	r3, r3, #2
 800910c:	440b      	add	r3, r1
 800910e:	3324      	adds	r3, #36	; 0x24
 8009110:	2200      	movs	r2, #0
 8009112:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009114:	4b1f      	ldr	r3, [pc, #124]	; (8009194 <USBD_CDC_DeInit+0x100>)
 8009116:	781b      	ldrb	r3, [r3, #0]
 8009118:	f003 020f 	and.w	r2, r3, #15
 800911c:	6879      	ldr	r1, [r7, #4]
 800911e:	4613      	mov	r3, r2
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	4413      	add	r3, r2
 8009124:	009b      	lsls	r3, r3, #2
 8009126:	440b      	add	r3, r1
 8009128:	3326      	adds	r3, #38	; 0x26
 800912a:	2200      	movs	r2, #0
 800912c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	32b0      	adds	r2, #176	; 0xb0
 8009138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d01f      	beq.n	8009180 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	33b0      	adds	r3, #176	; 0xb0
 800914a:	009b      	lsls	r3, r3, #2
 800914c:	4413      	add	r3, r2
 800914e:	685b      	ldr	r3, [r3, #4]
 8009150:	685b      	ldr	r3, [r3, #4]
 8009152:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	32b0      	adds	r2, #176	; 0xb0
 800915e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009162:	4618      	mov	r0, r3
 8009164:	f008 fb3a 	bl	80117dc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	32b0      	adds	r2, #176	; 0xb0
 8009172:	2100      	movs	r1, #0
 8009174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2200      	movs	r2, #0
 800917c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009180:	2300      	movs	r3, #0
}
 8009182:	4618      	mov	r0, r3
 8009184:	3708      	adds	r7, #8
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}
 800918a:	bf00      	nop
 800918c:	20002617 	.word	0x20002617
 8009190:	20002618 	.word	0x20002618
 8009194:	20002619 	.word	0x20002619

08009198 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b086      	sub	sp, #24
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	32b0      	adds	r2, #176	; 0xb0
 80091ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091b0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80091b2:	2300      	movs	r3, #0
 80091b4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80091b6:	2300      	movs	r3, #0
 80091b8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80091ba:	2300      	movs	r3, #0
 80091bc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d101      	bne.n	80091c8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80091c4:	2303      	movs	r3, #3
 80091c6:	e0bf      	b.n	8009348 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d050      	beq.n	8009276 <USBD_CDC_Setup+0xde>
 80091d4:	2b20      	cmp	r3, #32
 80091d6:	f040 80af 	bne.w	8009338 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	88db      	ldrh	r3, [r3, #6]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d03a      	beq.n	8009258 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	781b      	ldrb	r3, [r3, #0]
 80091e6:	b25b      	sxtb	r3, r3
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	da1b      	bge.n	8009224 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80091f2:	687a      	ldr	r2, [r7, #4]
 80091f4:	33b0      	adds	r3, #176	; 0xb0
 80091f6:	009b      	lsls	r3, r3, #2
 80091f8:	4413      	add	r3, r2
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	683a      	ldr	r2, [r7, #0]
 8009200:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009202:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009204:	683a      	ldr	r2, [r7, #0]
 8009206:	88d2      	ldrh	r2, [r2, #6]
 8009208:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	88db      	ldrh	r3, [r3, #6]
 800920e:	2b07      	cmp	r3, #7
 8009210:	bf28      	it	cs
 8009212:	2307      	movcs	r3, #7
 8009214:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009216:	693b      	ldr	r3, [r7, #16]
 8009218:	89fa      	ldrh	r2, [r7, #14]
 800921a:	4619      	mov	r1, r3
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f001 fdbd 	bl	800ad9c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009222:	e090      	b.n	8009346 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	785a      	ldrb	r2, [r3, #1]
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	88db      	ldrh	r3, [r3, #6]
 8009232:	2b3f      	cmp	r3, #63	; 0x3f
 8009234:	d803      	bhi.n	800923e <USBD_CDC_Setup+0xa6>
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	88db      	ldrh	r3, [r3, #6]
 800923a:	b2da      	uxtb	r2, r3
 800923c:	e000      	b.n	8009240 <USBD_CDC_Setup+0xa8>
 800923e:	2240      	movs	r2, #64	; 0x40
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009246:	6939      	ldr	r1, [r7, #16]
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800924e:	461a      	mov	r2, r3
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f001 fdcf 	bl	800adf4 <USBD_CtlPrepareRx>
      break;
 8009256:	e076      	b.n	8009346 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	33b0      	adds	r3, #176	; 0xb0
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	4413      	add	r3, r2
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	683a      	ldr	r2, [r7, #0]
 800926c:	7850      	ldrb	r0, [r2, #1]
 800926e:	2200      	movs	r2, #0
 8009270:	6839      	ldr	r1, [r7, #0]
 8009272:	4798      	blx	r3
      break;
 8009274:	e067      	b.n	8009346 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	785b      	ldrb	r3, [r3, #1]
 800927a:	2b0b      	cmp	r3, #11
 800927c:	d851      	bhi.n	8009322 <USBD_CDC_Setup+0x18a>
 800927e:	a201      	add	r2, pc, #4	; (adr r2, 8009284 <USBD_CDC_Setup+0xec>)
 8009280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009284:	080092b5 	.word	0x080092b5
 8009288:	08009331 	.word	0x08009331
 800928c:	08009323 	.word	0x08009323
 8009290:	08009323 	.word	0x08009323
 8009294:	08009323 	.word	0x08009323
 8009298:	08009323 	.word	0x08009323
 800929c:	08009323 	.word	0x08009323
 80092a0:	08009323 	.word	0x08009323
 80092a4:	08009323 	.word	0x08009323
 80092a8:	08009323 	.word	0x08009323
 80092ac:	080092df 	.word	0x080092df
 80092b0:	08009309 	.word	0x08009309
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	2b03      	cmp	r3, #3
 80092be:	d107      	bne.n	80092d0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80092c0:	f107 030a 	add.w	r3, r7, #10
 80092c4:	2202      	movs	r2, #2
 80092c6:	4619      	mov	r1, r3
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f001 fd67 	bl	800ad9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80092ce:	e032      	b.n	8009336 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80092d0:	6839      	ldr	r1, [r7, #0]
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f001 fcf1 	bl	800acba <USBD_CtlError>
            ret = USBD_FAIL;
 80092d8:	2303      	movs	r3, #3
 80092da:	75fb      	strb	r3, [r7, #23]
          break;
 80092dc:	e02b      	b.n	8009336 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092e4:	b2db      	uxtb	r3, r3
 80092e6:	2b03      	cmp	r3, #3
 80092e8:	d107      	bne.n	80092fa <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80092ea:	f107 030d 	add.w	r3, r7, #13
 80092ee:	2201      	movs	r2, #1
 80092f0:	4619      	mov	r1, r3
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f001 fd52 	bl	800ad9c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80092f8:	e01d      	b.n	8009336 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80092fa:	6839      	ldr	r1, [r7, #0]
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f001 fcdc 	bl	800acba <USBD_CtlError>
            ret = USBD_FAIL;
 8009302:	2303      	movs	r3, #3
 8009304:	75fb      	strb	r3, [r7, #23]
          break;
 8009306:	e016      	b.n	8009336 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800930e:	b2db      	uxtb	r3, r3
 8009310:	2b03      	cmp	r3, #3
 8009312:	d00f      	beq.n	8009334 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009314:	6839      	ldr	r1, [r7, #0]
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f001 fccf 	bl	800acba <USBD_CtlError>
            ret = USBD_FAIL;
 800931c:	2303      	movs	r3, #3
 800931e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009320:	e008      	b.n	8009334 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009322:	6839      	ldr	r1, [r7, #0]
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f001 fcc8 	bl	800acba <USBD_CtlError>
          ret = USBD_FAIL;
 800932a:	2303      	movs	r3, #3
 800932c:	75fb      	strb	r3, [r7, #23]
          break;
 800932e:	e002      	b.n	8009336 <USBD_CDC_Setup+0x19e>
          break;
 8009330:	bf00      	nop
 8009332:	e008      	b.n	8009346 <USBD_CDC_Setup+0x1ae>
          break;
 8009334:	bf00      	nop
      }
      break;
 8009336:	e006      	b.n	8009346 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009338:	6839      	ldr	r1, [r7, #0]
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f001 fcbd 	bl	800acba <USBD_CtlError>
      ret = USBD_FAIL;
 8009340:	2303      	movs	r3, #3
 8009342:	75fb      	strb	r3, [r7, #23]
      break;
 8009344:	bf00      	nop
  }

  return (uint8_t)ret;
 8009346:	7dfb      	ldrb	r3, [r7, #23]
}
 8009348:	4618      	mov	r0, r3
 800934a:	3718      	adds	r7, #24
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}

08009350 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b084      	sub	sp, #16
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
 8009358:	460b      	mov	r3, r1
 800935a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009362:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	32b0      	adds	r2, #176	; 0xb0
 800936e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d101      	bne.n	800937a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009376:	2303      	movs	r3, #3
 8009378:	e06b      	b.n	8009452 <USBD_CDC_DataIn+0x102>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	32b0      	adds	r2, #176	; 0xb0
 8009384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009388:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800938a:	78fb      	ldrb	r3, [r7, #3]
 800938c:	f003 020f 	and.w	r2, r3, #15
 8009390:	6879      	ldr	r1, [r7, #4]
 8009392:	4613      	mov	r3, r2
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	4413      	add	r3, r2
 8009398:	009b      	lsls	r3, r3, #2
 800939a:	440b      	add	r3, r1
 800939c:	3318      	adds	r3, #24
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d02f      	beq.n	8009404 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80093a4:	78fb      	ldrb	r3, [r7, #3]
 80093a6:	f003 020f 	and.w	r2, r3, #15
 80093aa:	6879      	ldr	r1, [r7, #4]
 80093ac:	4613      	mov	r3, r2
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	4413      	add	r3, r2
 80093b2:	009b      	lsls	r3, r3, #2
 80093b4:	440b      	add	r3, r1
 80093b6:	3318      	adds	r3, #24
 80093b8:	681a      	ldr	r2, [r3, #0]
 80093ba:	78fb      	ldrb	r3, [r7, #3]
 80093bc:	f003 010f 	and.w	r1, r3, #15
 80093c0:	68f8      	ldr	r0, [r7, #12]
 80093c2:	460b      	mov	r3, r1
 80093c4:	00db      	lsls	r3, r3, #3
 80093c6:	440b      	add	r3, r1
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	4403      	add	r3, r0
 80093cc:	3348      	adds	r3, #72	; 0x48
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	fbb2 f1f3 	udiv	r1, r2, r3
 80093d4:	fb01 f303 	mul.w	r3, r1, r3
 80093d8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d112      	bne.n	8009404 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80093de:	78fb      	ldrb	r3, [r7, #3]
 80093e0:	f003 020f 	and.w	r2, r3, #15
 80093e4:	6879      	ldr	r1, [r7, #4]
 80093e6:	4613      	mov	r3, r2
 80093e8:	009b      	lsls	r3, r3, #2
 80093ea:	4413      	add	r3, r2
 80093ec:	009b      	lsls	r3, r3, #2
 80093ee:	440b      	add	r3, r1
 80093f0:	3318      	adds	r3, #24
 80093f2:	2200      	movs	r2, #0
 80093f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80093f6:	78f9      	ldrb	r1, [r7, #3]
 80093f8:	2300      	movs	r3, #0
 80093fa:	2200      	movs	r2, #0
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f008 f93c 	bl	801167a <USBD_LL_Transmit>
 8009402:	e025      	b.n	8009450 <USBD_CDC_DataIn+0x100>
  }
  else
  {
    hcdc->TxState = 0U;
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	2200      	movs	r2, #0
 8009408:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    osThreadFlagsSet(uartTxHandle, 0x2U);
 800940c:	4b13      	ldr	r3, [pc, #76]	; (800945c <USBD_CDC_DataIn+0x10c>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2102      	movs	r1, #2
 8009412:	4618      	mov	r0, r3
 8009414:	f001 fe62 	bl	800b0dc <osThreadFlagsSet>

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800941e:	687a      	ldr	r2, [r7, #4]
 8009420:	33b0      	adds	r3, #176	; 0xb0
 8009422:	009b      	lsls	r3, r3, #2
 8009424:	4413      	add	r3, r2
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	691b      	ldr	r3, [r3, #16]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d010      	beq.n	8009450 <USBD_CDC_DataIn+0x100>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	33b0      	adds	r3, #176	; 0xb0
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	4413      	add	r3, r2
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	691b      	ldr	r3, [r3, #16]
 8009440:	68ba      	ldr	r2, [r7, #8]
 8009442:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8009446:	68ba      	ldr	r2, [r7, #8]
 8009448:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800944c:	78fa      	ldrb	r2, [r7, #3]
 800944e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009450:	2300      	movs	r3, #0
}
 8009452:	4618      	mov	r0, r3
 8009454:	3710      	adds	r7, #16
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}
 800945a:	bf00      	nop
 800945c:	200028d8 	.word	0x200028d8

08009460 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b084      	sub	sp, #16
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	460b      	mov	r3, r1
 800946a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	32b0      	adds	r2, #176	; 0xb0
 8009476:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800947a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	32b0      	adds	r2, #176	; 0xb0
 8009486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d101      	bne.n	8009492 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800948e:	2303      	movs	r3, #3
 8009490:	e01a      	b.n	80094c8 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009492:	78fb      	ldrb	r3, [r7, #3]
 8009494:	4619      	mov	r1, r3
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f008 f931 	bl	80116fe <USBD_LL_GetRxDataSize>
 800949c:	4602      	mov	r2, r0
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094aa:	687a      	ldr	r2, [r7, #4]
 80094ac:	33b0      	adds	r3, #176	; 0xb0
 80094ae:	009b      	lsls	r3, r3, #2
 80094b0:	4413      	add	r3, r2
 80094b2:	685b      	ldr	r3, [r3, #4]
 80094b4:	68db      	ldr	r3, [r3, #12]
 80094b6:	68fa      	ldr	r2, [r7, #12]
 80094b8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80094bc:	68fa      	ldr	r2, [r7, #12]
 80094be:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80094c2:	4611      	mov	r1, r2
 80094c4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80094c6:	2300      	movs	r3, #0
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	32b0      	adds	r2, #176	; 0xb0
 80094e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094e6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d101      	bne.n	80094f2 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80094ee:	2303      	movs	r3, #3
 80094f0:	e025      	b.n	800953e <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094f8:	687a      	ldr	r2, [r7, #4]
 80094fa:	33b0      	adds	r3, #176	; 0xb0
 80094fc:	009b      	lsls	r3, r3, #2
 80094fe:	4413      	add	r3, r2
 8009500:	685b      	ldr	r3, [r3, #4]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d01a      	beq.n	800953c <USBD_CDC_EP0_RxReady+0x6c>
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800950c:	2bff      	cmp	r3, #255	; 0xff
 800950e:	d015      	beq.n	800953c <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	33b0      	adds	r3, #176	; 0xb0
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	4413      	add	r3, r2
 800951e:	685b      	ldr	r3, [r3, #4]
 8009520:	689b      	ldr	r3, [r3, #8]
 8009522:	68fa      	ldr	r2, [r7, #12]
 8009524:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8009528:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009530:	b292      	uxth	r2, r2
 8009532:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	22ff      	movs	r2, #255	; 0xff
 8009538:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800953c:	2300      	movs	r3, #0
}
 800953e:	4618      	mov	r0, r3
 8009540:	3710      	adds	r7, #16
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}
	...

08009548 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b086      	sub	sp, #24
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009550:	2182      	movs	r1, #130	; 0x82
 8009552:	4818      	ldr	r0, [pc, #96]	; (80095b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009554:	f000 fd4f 	bl	8009ff6 <USBD_GetEpDesc>
 8009558:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800955a:	2101      	movs	r1, #1
 800955c:	4815      	ldr	r0, [pc, #84]	; (80095b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800955e:	f000 fd4a 	bl	8009ff6 <USBD_GetEpDesc>
 8009562:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009564:	2181      	movs	r1, #129	; 0x81
 8009566:	4813      	ldr	r0, [pc, #76]	; (80095b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009568:	f000 fd45 	bl	8009ff6 <USBD_GetEpDesc>
 800956c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d002      	beq.n	800957a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	2210      	movs	r2, #16
 8009578:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d006      	beq.n	800958e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	2200      	movs	r2, #0
 8009584:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009588:	711a      	strb	r2, [r3, #4]
 800958a:	2200      	movs	r2, #0
 800958c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d006      	beq.n	80095a2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2200      	movs	r2, #0
 8009598:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800959c:	711a      	strb	r2, [r3, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2243      	movs	r2, #67	; 0x43
 80095a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80095a8:	4b02      	ldr	r3, [pc, #8]	; (80095b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80095aa:	4618      	mov	r0, r3
 80095ac:	3718      	adds	r7, #24
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}
 80095b2:	bf00      	nop
 80095b4:	200025d4 	.word	0x200025d4

080095b8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b086      	sub	sp, #24
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80095c0:	2182      	movs	r1, #130	; 0x82
 80095c2:	4818      	ldr	r0, [pc, #96]	; (8009624 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80095c4:	f000 fd17 	bl	8009ff6 <USBD_GetEpDesc>
 80095c8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80095ca:	2101      	movs	r1, #1
 80095cc:	4815      	ldr	r0, [pc, #84]	; (8009624 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80095ce:	f000 fd12 	bl	8009ff6 <USBD_GetEpDesc>
 80095d2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80095d4:	2181      	movs	r1, #129	; 0x81
 80095d6:	4813      	ldr	r0, [pc, #76]	; (8009624 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80095d8:	f000 fd0d 	bl	8009ff6 <USBD_GetEpDesc>
 80095dc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d002      	beq.n	80095ea <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	2210      	movs	r2, #16
 80095e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d006      	beq.n	80095fe <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	2200      	movs	r2, #0
 80095f4:	711a      	strb	r2, [r3, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	f042 0202 	orr.w	r2, r2, #2
 80095fc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d006      	beq.n	8009612 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2200      	movs	r2, #0
 8009608:	711a      	strb	r2, [r3, #4]
 800960a:	2200      	movs	r2, #0
 800960c:	f042 0202 	orr.w	r2, r2, #2
 8009610:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2243      	movs	r2, #67	; 0x43
 8009616:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009618:	4b02      	ldr	r3, [pc, #8]	; (8009624 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800961a:	4618      	mov	r0, r3
 800961c:	3718      	adds	r7, #24
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop
 8009624:	200025d4 	.word	0x200025d4

08009628 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009630:	2182      	movs	r1, #130	; 0x82
 8009632:	4818      	ldr	r0, [pc, #96]	; (8009694 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009634:	f000 fcdf 	bl	8009ff6 <USBD_GetEpDesc>
 8009638:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800963a:	2101      	movs	r1, #1
 800963c:	4815      	ldr	r0, [pc, #84]	; (8009694 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800963e:	f000 fcda 	bl	8009ff6 <USBD_GetEpDesc>
 8009642:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009644:	2181      	movs	r1, #129	; 0x81
 8009646:	4813      	ldr	r0, [pc, #76]	; (8009694 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009648:	f000 fcd5 	bl	8009ff6 <USBD_GetEpDesc>
 800964c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d002      	beq.n	800965a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	2210      	movs	r2, #16
 8009658:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800965a:	693b      	ldr	r3, [r7, #16]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d006      	beq.n	800966e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	2200      	movs	r2, #0
 8009664:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009668:	711a      	strb	r2, [r3, #4]
 800966a:	2200      	movs	r2, #0
 800966c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d006      	beq.n	8009682 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	2200      	movs	r2, #0
 8009678:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800967c:	711a      	strb	r2, [r3, #4]
 800967e:	2200      	movs	r2, #0
 8009680:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2243      	movs	r2, #67	; 0x43
 8009686:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009688:	4b02      	ldr	r3, [pc, #8]	; (8009694 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800968a:	4618      	mov	r0, r3
 800968c:	3718      	adds	r7, #24
 800968e:	46bd      	mov	sp, r7
 8009690:	bd80      	pop	{r7, pc}
 8009692:	bf00      	nop
 8009694:	200025d4 	.word	0x200025d4

08009698 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009698:	b480      	push	{r7}
 800969a:	b083      	sub	sp, #12
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	220a      	movs	r2, #10
 80096a4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80096a6:	4b03      	ldr	r3, [pc, #12]	; (80096b4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	370c      	adds	r7, #12
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr
 80096b4:	20002590 	.word	0x20002590

080096b8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80096b8:	b480      	push	{r7}
 80096ba:	b083      	sub	sp, #12
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
 80096c0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d101      	bne.n	80096cc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80096c8:	2303      	movs	r3, #3
 80096ca:	e009      	b.n	80096e0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80096d2:	687a      	ldr	r2, [r7, #4]
 80096d4:	33b0      	adds	r3, #176	; 0xb0
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	4413      	add	r3, r2
 80096da:	683a      	ldr	r2, [r7, #0]
 80096dc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80096de:	2300      	movs	r3, #0
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	370c      	adds	r7, #12
 80096e4:	46bd      	mov	sp, r7
 80096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ea:	4770      	bx	lr

080096ec <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b087      	sub	sp, #28
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	60f8      	str	r0, [r7, #12]
 80096f4:	60b9      	str	r1, [r7, #8]
 80096f6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	32b0      	adds	r2, #176	; 0xb0
 8009702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009706:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d101      	bne.n	8009712 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800970e:	2303      	movs	r3, #3
 8009710:	e008      	b.n	8009724 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	68ba      	ldr	r2, [r7, #8]
 8009716:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	687a      	ldr	r2, [r7, #4]
 800971e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009722:	2300      	movs	r3, #0
}
 8009724:	4618      	mov	r0, r3
 8009726:	371c      	adds	r7, #28
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr

08009730 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009730:	b480      	push	{r7}
 8009732:	b085      	sub	sp, #20
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	32b0      	adds	r2, #176	; 0xb0
 8009744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009748:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d101      	bne.n	8009754 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009750:	2303      	movs	r3, #3
 8009752:	e004      	b.n	800975e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	683a      	ldr	r2, [r7, #0]
 8009758:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800975c:	2300      	movs	r3, #0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3714      	adds	r7, #20
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr
	...

0800976c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	32b0      	adds	r2, #176	; 0xb0
 800977e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009782:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8009784:	2301      	movs	r3, #1
 8009786:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	32b0      	adds	r2, #176	; 0xb0
 8009792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d101      	bne.n	800979e <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800979a:	2303      	movs	r3, #3
 800979c:	e025      	b.n	80097ea <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d11f      	bne.n	80097e8 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	2201      	movs	r2, #1
 80097ac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80097b0:	4b10      	ldr	r3, [pc, #64]	; (80097f4 <USBD_CDC_TransmitPacket+0x88>)
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	f003 020f 	and.w	r2, r3, #15
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	4613      	mov	r3, r2
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	4413      	add	r3, r2
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	4403      	add	r3, r0
 80097ca:	3318      	adds	r3, #24
 80097cc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80097ce:	4b09      	ldr	r3, [pc, #36]	; (80097f4 <USBD_CDC_TransmitPacket+0x88>)
 80097d0:	7819      	ldrb	r1, [r3, #0]
 80097d2:	68bb      	ldr	r3, [r7, #8]
 80097d4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f007 ff4b 	bl	801167a <USBD_LL_Transmit>

    ret = USBD_OK;
 80097e4:	2300      	movs	r3, #0
 80097e6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80097e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3710      	adds	r7, #16
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}
 80097f2:	bf00      	nop
 80097f4:	20002617 	.word	0x20002617

080097f8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b084      	sub	sp, #16
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	32b0      	adds	r2, #176	; 0xb0
 800980a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800980e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	32b0      	adds	r2, #176	; 0xb0
 800981a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d101      	bne.n	8009826 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009822:	2303      	movs	r3, #3
 8009824:	e018      	b.n	8009858 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	7c1b      	ldrb	r3, [r3, #16]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d10a      	bne.n	8009844 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800982e:	4b0c      	ldr	r3, [pc, #48]	; (8009860 <USBD_CDC_ReceivePacket+0x68>)
 8009830:	7819      	ldrb	r1, [r3, #0]
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009838:	f44f 7300 	mov.w	r3, #512	; 0x200
 800983c:	6878      	ldr	r0, [r7, #4]
 800983e:	f007 ff3d 	bl	80116bc <USBD_LL_PrepareReceive>
 8009842:	e008      	b.n	8009856 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009844:	4b06      	ldr	r3, [pc, #24]	; (8009860 <USBD_CDC_ReceivePacket+0x68>)
 8009846:	7819      	ldrb	r1, [r3, #0]
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800984e:	2340      	movs	r3, #64	; 0x40
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f007 ff33 	bl	80116bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009856:	2300      	movs	r3, #0
}
 8009858:	4618      	mov	r0, r3
 800985a:	3710      	adds	r7, #16
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}
 8009860:	20002618 	.word	0x20002618

08009864 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b086      	sub	sp, #24
 8009868:	af00      	add	r7, sp, #0
 800986a:	60f8      	str	r0, [r7, #12]
 800986c:	60b9      	str	r1, [r7, #8]
 800986e:	4613      	mov	r3, r2
 8009870:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d101      	bne.n	800987c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009878:	2303      	movs	r3, #3
 800987a:	e01f      	b.n	80098bc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2200      	movs	r2, #0
 8009880:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2200      	movs	r2, #0
 8009888:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2200      	movs	r2, #0
 8009890:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d003      	beq.n	80098a2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	68ba      	ldr	r2, [r7, #8]
 800989e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	2201      	movs	r2, #1
 80098a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	79fa      	ldrb	r2, [r7, #7]
 80098ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80098b0:	68f8      	ldr	r0, [r7, #12]
 80098b2:	f007 fdad 	bl	8011410 <USBD_LL_Init>
 80098b6:	4603      	mov	r3, r0
 80098b8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80098ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3718      	adds	r7, #24
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}

080098c4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b084      	sub	sp, #16
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80098ce:	2300      	movs	r3, #0
 80098d0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d101      	bne.n	80098dc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80098d8:	2303      	movs	r3, #3
 80098da:	e025      	b.n	8009928 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	683a      	ldr	r2, [r7, #0]
 80098e0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	32ae      	adds	r2, #174	; 0xae
 80098ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d00f      	beq.n	8009918 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	32ae      	adds	r2, #174	; 0xae
 8009902:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009908:	f107 020e 	add.w	r2, r7, #14
 800990c:	4610      	mov	r0, r2
 800990e:	4798      	blx	r3
 8009910:	4602      	mov	r2, r0
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800991e:	1c5a      	adds	r2, r3, #1
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009926:	2300      	movs	r3, #0
}
 8009928:	4618      	mov	r0, r3
 800992a:	3710      	adds	r7, #16
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b082      	sub	sp, #8
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f007 fdb5 	bl	80114a8 <USBD_LL_Start>
 800993e:	4603      	mov	r3, r0
}
 8009940:	4618      	mov	r0, r3
 8009942:	3708      	adds	r7, #8
 8009944:	46bd      	mov	sp, r7
 8009946:	bd80      	pop	{r7, pc}

08009948 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009948:	b480      	push	{r7}
 800994a:	b083      	sub	sp, #12
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009950:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009952:	4618      	mov	r0, r3
 8009954:	370c      	adds	r7, #12
 8009956:	46bd      	mov	sp, r7
 8009958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995c:	4770      	bx	lr

0800995e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800995e:	b580      	push	{r7, lr}
 8009960:	b084      	sub	sp, #16
 8009962:	af00      	add	r7, sp, #0
 8009964:	6078      	str	r0, [r7, #4]
 8009966:	460b      	mov	r3, r1
 8009968:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800996a:	2300      	movs	r3, #0
 800996c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009974:	2b00      	cmp	r3, #0
 8009976:	d009      	beq.n	800998c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	78fa      	ldrb	r2, [r7, #3]
 8009982:	4611      	mov	r1, r2
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	4798      	blx	r3
 8009988:	4603      	mov	r3, r0
 800998a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800998c:	7bfb      	ldrb	r3, [r7, #15]
}
 800998e:	4618      	mov	r0, r3
 8009990:	3710      	adds	r7, #16
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}

08009996 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009996:	b580      	push	{r7, lr}
 8009998:	b084      	sub	sp, #16
 800999a:	af00      	add	r7, sp, #0
 800999c:	6078      	str	r0, [r7, #4]
 800999e:	460b      	mov	r3, r1
 80099a0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80099a2:	2300      	movs	r3, #0
 80099a4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099ac:	685b      	ldr	r3, [r3, #4]
 80099ae:	78fa      	ldrb	r2, [r7, #3]
 80099b0:	4611      	mov	r1, r2
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	4798      	blx	r3
 80099b6:	4603      	mov	r3, r0
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d001      	beq.n	80099c0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80099bc:	2303      	movs	r3, #3
 80099be:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80099c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80099c2:	4618      	mov	r0, r3
 80099c4:	3710      	adds	r7, #16
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}

080099ca <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80099ca:	b580      	push	{r7, lr}
 80099cc:	b084      	sub	sp, #16
 80099ce:	af00      	add	r7, sp, #0
 80099d0:	6078      	str	r0, [r7, #4]
 80099d2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80099da:	6839      	ldr	r1, [r7, #0]
 80099dc:	4618      	mov	r0, r3
 80099de:	f001 f932 	bl	800ac46 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2201      	movs	r2, #1
 80099e6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80099f0:	461a      	mov	r2, r3
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80099fe:	f003 031f 	and.w	r3, r3, #31
 8009a02:	2b02      	cmp	r3, #2
 8009a04:	d01a      	beq.n	8009a3c <USBD_LL_SetupStage+0x72>
 8009a06:	2b02      	cmp	r3, #2
 8009a08:	d822      	bhi.n	8009a50 <USBD_LL_SetupStage+0x86>
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d002      	beq.n	8009a14 <USBD_LL_SetupStage+0x4a>
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	d00a      	beq.n	8009a28 <USBD_LL_SetupStage+0x5e>
 8009a12:	e01d      	b.n	8009a50 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 fb5f 	bl	800a0e0 <USBD_StdDevReq>
 8009a22:	4603      	mov	r3, r0
 8009a24:	73fb      	strb	r3, [r7, #15]
      break;
 8009a26:	e020      	b.n	8009a6a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a2e:	4619      	mov	r1, r3
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f000 fbc7 	bl	800a1c4 <USBD_StdItfReq>
 8009a36:	4603      	mov	r3, r0
 8009a38:	73fb      	strb	r3, [r7, #15]
      break;
 8009a3a:	e016      	b.n	8009a6a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a42:	4619      	mov	r1, r3
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f000 fc29 	bl	800a29c <USBD_StdEPReq>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	73fb      	strb	r3, [r7, #15]
      break;
 8009a4e:	e00c      	b.n	8009a6a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009a56:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009a5a:	b2db      	uxtb	r3, r3
 8009a5c:	4619      	mov	r1, r3
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f007 fd82 	bl	8011568 <USBD_LL_StallEP>
 8009a64:	4603      	mov	r3, r0
 8009a66:	73fb      	strb	r3, [r7, #15]
      break;
 8009a68:	bf00      	nop
  }

  return ret;
 8009a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3710      	adds	r7, #16
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}

08009a74 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b086      	sub	sp, #24
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	60f8      	str	r0, [r7, #12]
 8009a7c:	460b      	mov	r3, r1
 8009a7e:	607a      	str	r2, [r7, #4]
 8009a80:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009a82:	2300      	movs	r3, #0
 8009a84:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009a86:	7afb      	ldrb	r3, [r7, #11]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d16e      	bne.n	8009b6a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009a92:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009a9a:	2b03      	cmp	r3, #3
 8009a9c:	f040 8098 	bne.w	8009bd0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009aa0:	693b      	ldr	r3, [r7, #16]
 8009aa2:	689a      	ldr	r2, [r3, #8]
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	68db      	ldr	r3, [r3, #12]
 8009aa8:	429a      	cmp	r2, r3
 8009aaa:	d913      	bls.n	8009ad4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009aac:	693b      	ldr	r3, [r7, #16]
 8009aae:	689a      	ldr	r2, [r3, #8]
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	68db      	ldr	r3, [r3, #12]
 8009ab4:	1ad2      	subs	r2, r2, r3
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	68da      	ldr	r2, [r3, #12]
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	689b      	ldr	r3, [r3, #8]
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	bf28      	it	cs
 8009ac6:	4613      	movcs	r3, r2
 8009ac8:	461a      	mov	r2, r3
 8009aca:	6879      	ldr	r1, [r7, #4]
 8009acc:	68f8      	ldr	r0, [r7, #12]
 8009ace:	f001 f9ae 	bl	800ae2e <USBD_CtlContinueRx>
 8009ad2:	e07d      	b.n	8009bd0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009ada:	f003 031f 	and.w	r3, r3, #31
 8009ade:	2b02      	cmp	r3, #2
 8009ae0:	d014      	beq.n	8009b0c <USBD_LL_DataOutStage+0x98>
 8009ae2:	2b02      	cmp	r3, #2
 8009ae4:	d81d      	bhi.n	8009b22 <USBD_LL_DataOutStage+0xae>
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d002      	beq.n	8009af0 <USBD_LL_DataOutStage+0x7c>
 8009aea:	2b01      	cmp	r3, #1
 8009aec:	d003      	beq.n	8009af6 <USBD_LL_DataOutStage+0x82>
 8009aee:	e018      	b.n	8009b22 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009af0:	2300      	movs	r3, #0
 8009af2:	75bb      	strb	r3, [r7, #22]
            break;
 8009af4:	e018      	b.n	8009b28 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009afc:	b2db      	uxtb	r3, r3
 8009afe:	4619      	mov	r1, r3
 8009b00:	68f8      	ldr	r0, [r7, #12]
 8009b02:	f000 fa5e 	bl	8009fc2 <USBD_CoreFindIF>
 8009b06:	4603      	mov	r3, r0
 8009b08:	75bb      	strb	r3, [r7, #22]
            break;
 8009b0a:	e00d      	b.n	8009b28 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	4619      	mov	r1, r3
 8009b16:	68f8      	ldr	r0, [r7, #12]
 8009b18:	f000 fa60 	bl	8009fdc <USBD_CoreFindEP>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	75bb      	strb	r3, [r7, #22]
            break;
 8009b20:	e002      	b.n	8009b28 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009b22:	2300      	movs	r3, #0
 8009b24:	75bb      	strb	r3, [r7, #22]
            break;
 8009b26:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009b28:	7dbb      	ldrb	r3, [r7, #22]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d119      	bne.n	8009b62 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b34:	b2db      	uxtb	r3, r3
 8009b36:	2b03      	cmp	r3, #3
 8009b38:	d113      	bne.n	8009b62 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009b3a:	7dba      	ldrb	r2, [r7, #22]
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	32ae      	adds	r2, #174	; 0xae
 8009b40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b44:	691b      	ldr	r3, [r3, #16]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d00b      	beq.n	8009b62 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009b4a:	7dba      	ldrb	r2, [r7, #22]
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009b52:	7dba      	ldrb	r2, [r7, #22]
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	32ae      	adds	r2, #174	; 0xae
 8009b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b5c:	691b      	ldr	r3, [r3, #16]
 8009b5e:	68f8      	ldr	r0, [r7, #12]
 8009b60:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009b62:	68f8      	ldr	r0, [r7, #12]
 8009b64:	f001 f974 	bl	800ae50 <USBD_CtlSendStatus>
 8009b68:	e032      	b.n	8009bd0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009b6a:	7afb      	ldrb	r3, [r7, #11]
 8009b6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	4619      	mov	r1, r3
 8009b74:	68f8      	ldr	r0, [r7, #12]
 8009b76:	f000 fa31 	bl	8009fdc <USBD_CoreFindEP>
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009b7e:	7dbb      	ldrb	r3, [r7, #22]
 8009b80:	2bff      	cmp	r3, #255	; 0xff
 8009b82:	d025      	beq.n	8009bd0 <USBD_LL_DataOutStage+0x15c>
 8009b84:	7dbb      	ldrb	r3, [r7, #22]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d122      	bne.n	8009bd0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b90:	b2db      	uxtb	r3, r3
 8009b92:	2b03      	cmp	r3, #3
 8009b94:	d117      	bne.n	8009bc6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009b96:	7dba      	ldrb	r2, [r7, #22]
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	32ae      	adds	r2, #174	; 0xae
 8009b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ba0:	699b      	ldr	r3, [r3, #24]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d00f      	beq.n	8009bc6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009ba6:	7dba      	ldrb	r2, [r7, #22]
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009bae:	7dba      	ldrb	r2, [r7, #22]
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	32ae      	adds	r2, #174	; 0xae
 8009bb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bb8:	699b      	ldr	r3, [r3, #24]
 8009bba:	7afa      	ldrb	r2, [r7, #11]
 8009bbc:	4611      	mov	r1, r2
 8009bbe:	68f8      	ldr	r0, [r7, #12]
 8009bc0:	4798      	blx	r3
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009bc6:	7dfb      	ldrb	r3, [r7, #23]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d001      	beq.n	8009bd0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009bcc:	7dfb      	ldrb	r3, [r7, #23]
 8009bce:	e000      	b.n	8009bd2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009bd0:	2300      	movs	r3, #0
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3718      	adds	r7, #24
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}

08009bda <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009bda:	b580      	push	{r7, lr}
 8009bdc:	b086      	sub	sp, #24
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	60f8      	str	r0, [r7, #12]
 8009be2:	460b      	mov	r3, r1
 8009be4:	607a      	str	r2, [r7, #4]
 8009be6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009be8:	7afb      	ldrb	r3, [r7, #11]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d16f      	bne.n	8009cce <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	3314      	adds	r3, #20
 8009bf2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009bfa:	2b02      	cmp	r3, #2
 8009bfc:	d15a      	bne.n	8009cb4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009bfe:	693b      	ldr	r3, [r7, #16]
 8009c00:	689a      	ldr	r2, [r3, #8]
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	68db      	ldr	r3, [r3, #12]
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d914      	bls.n	8009c34 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	689a      	ldr	r2, [r3, #8]
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	68db      	ldr	r3, [r3, #12]
 8009c12:	1ad2      	subs	r2, r2, r3
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009c18:	693b      	ldr	r3, [r7, #16]
 8009c1a:	689b      	ldr	r3, [r3, #8]
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	6879      	ldr	r1, [r7, #4]
 8009c20:	68f8      	ldr	r0, [r7, #12]
 8009c22:	f001 f8d6 	bl	800add2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c26:	2300      	movs	r3, #0
 8009c28:	2200      	movs	r2, #0
 8009c2a:	2100      	movs	r1, #0
 8009c2c:	68f8      	ldr	r0, [r7, #12]
 8009c2e:	f007 fd45 	bl	80116bc <USBD_LL_PrepareReceive>
 8009c32:	e03f      	b.n	8009cb4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	68da      	ldr	r2, [r3, #12]
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d11c      	bne.n	8009c7a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	685a      	ldr	r2, [r3, #4]
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	d316      	bcc.n	8009c7a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009c4c:	693b      	ldr	r3, [r7, #16]
 8009c4e:	685a      	ldr	r2, [r3, #4]
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d20f      	bcs.n	8009c7a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	2100      	movs	r1, #0
 8009c5e:	68f8      	ldr	r0, [r7, #12]
 8009c60:	f001 f8b7 	bl	800add2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2200      	movs	r2, #0
 8009c68:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	2200      	movs	r2, #0
 8009c70:	2100      	movs	r1, #0
 8009c72:	68f8      	ldr	r0, [r7, #12]
 8009c74:	f007 fd22 	bl	80116bc <USBD_LL_PrepareReceive>
 8009c78:	e01c      	b.n	8009cb4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	2b03      	cmp	r3, #3
 8009c84:	d10f      	bne.n	8009ca6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c8c:	68db      	ldr	r3, [r3, #12]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d009      	beq.n	8009ca6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	2200      	movs	r2, #0
 8009c96:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	68f8      	ldr	r0, [r7, #12]
 8009ca4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ca6:	2180      	movs	r1, #128	; 0x80
 8009ca8:	68f8      	ldr	r0, [r7, #12]
 8009caa:	f007 fc5d 	bl	8011568 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009cae:	68f8      	ldr	r0, [r7, #12]
 8009cb0:	f001 f8e1 	bl	800ae76 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d03a      	beq.n	8009d34 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009cbe:	68f8      	ldr	r0, [r7, #12]
 8009cc0:	f7ff fe42 	bl	8009948 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009ccc:	e032      	b.n	8009d34 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009cce:	7afb      	ldrb	r3, [r7, #11]
 8009cd0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	68f8      	ldr	r0, [r7, #12]
 8009cda:	f000 f97f 	bl	8009fdc <USBD_CoreFindEP>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009ce2:	7dfb      	ldrb	r3, [r7, #23]
 8009ce4:	2bff      	cmp	r3, #255	; 0xff
 8009ce6:	d025      	beq.n	8009d34 <USBD_LL_DataInStage+0x15a>
 8009ce8:	7dfb      	ldrb	r3, [r7, #23]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d122      	bne.n	8009d34 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cf4:	b2db      	uxtb	r3, r3
 8009cf6:	2b03      	cmp	r3, #3
 8009cf8:	d11c      	bne.n	8009d34 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009cfa:	7dfa      	ldrb	r2, [r7, #23]
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	32ae      	adds	r2, #174	; 0xae
 8009d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d04:	695b      	ldr	r3, [r3, #20]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d014      	beq.n	8009d34 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009d0a:	7dfa      	ldrb	r2, [r7, #23]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009d12:	7dfa      	ldrb	r2, [r7, #23]
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	32ae      	adds	r2, #174	; 0xae
 8009d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d1c:	695b      	ldr	r3, [r3, #20]
 8009d1e:	7afa      	ldrb	r2, [r7, #11]
 8009d20:	4611      	mov	r1, r2
 8009d22:	68f8      	ldr	r0, [r7, #12]
 8009d24:	4798      	blx	r3
 8009d26:	4603      	mov	r3, r0
 8009d28:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009d2a:	7dbb      	ldrb	r3, [r7, #22]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d001      	beq.n	8009d34 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009d30:	7dbb      	ldrb	r3, [r7, #22]
 8009d32:	e000      	b.n	8009d36 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009d34:	2300      	movs	r3, #0
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3718      	adds	r7, #24
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd80      	pop	{r7, pc}

08009d3e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009d3e:	b580      	push	{r7, lr}
 8009d40:	b084      	sub	sp, #16
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d46:	2300      	movs	r3, #0
 8009d48:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2200      	movs	r2, #0
 8009d56:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d014      	beq.n	8009da4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d80:	685b      	ldr	r3, [r3, #4]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d00e      	beq.n	8009da4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d8c:	685b      	ldr	r3, [r3, #4]
 8009d8e:	687a      	ldr	r2, [r7, #4]
 8009d90:	6852      	ldr	r2, [r2, #4]
 8009d92:	b2d2      	uxtb	r2, r2
 8009d94:	4611      	mov	r1, r2
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	4798      	blx	r3
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d001      	beq.n	8009da4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009da0:	2303      	movs	r3, #3
 8009da2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009da4:	2340      	movs	r3, #64	; 0x40
 8009da6:	2200      	movs	r2, #0
 8009da8:	2100      	movs	r1, #0
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f007 fb97 	bl	80114de <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2201      	movs	r2, #1
 8009db4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2240      	movs	r2, #64	; 0x40
 8009dbc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009dc0:	2340      	movs	r3, #64	; 0x40
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	2180      	movs	r1, #128	; 0x80
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f007 fb89 	bl	80114de <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2201      	movs	r2, #1
 8009dd0:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2240      	movs	r2, #64	; 0x40
 8009dd6:	621a      	str	r2, [r3, #32]

  return ret;
 8009dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3710      	adds	r7, #16
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}

08009de2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009de2:	b480      	push	{r7}
 8009de4:	b083      	sub	sp, #12
 8009de6:	af00      	add	r7, sp, #0
 8009de8:	6078      	str	r0, [r7, #4]
 8009dea:	460b      	mov	r3, r1
 8009dec:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	78fa      	ldrb	r2, [r7, #3]
 8009df2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009df4:	2300      	movs	r3, #0
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	370c      	adds	r7, #12
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e00:	4770      	bx	lr

08009e02 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009e02:	b480      	push	{r7}
 8009e04:	b083      	sub	sp, #12
 8009e06:	af00      	add	r7, sp, #0
 8009e08:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e10:	b2da      	uxtb	r2, r3
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2204      	movs	r2, #4
 8009e1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009e20:	2300      	movs	r3, #0
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	370c      	adds	r7, #12
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr

08009e2e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b083      	sub	sp, #12
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e3c:	b2db      	uxtb	r3, r3
 8009e3e:	2b04      	cmp	r3, #4
 8009e40:	d106      	bne.n	8009e50 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009e48:	b2da      	uxtb	r2, r3
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009e50:	2300      	movs	r3, #0
}
 8009e52:	4618      	mov	r0, r3
 8009e54:	370c      	adds	r7, #12
 8009e56:	46bd      	mov	sp, r7
 8009e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5c:	4770      	bx	lr

08009e5e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009e5e:	b580      	push	{r7, lr}
 8009e60:	b082      	sub	sp, #8
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	2b03      	cmp	r3, #3
 8009e70:	d110      	bne.n	8009e94 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00b      	beq.n	8009e94 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e82:	69db      	ldr	r3, [r3, #28]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d005      	beq.n	8009e94 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e8e:	69db      	ldr	r3, [r3, #28]
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009e94:	2300      	movs	r3, #0
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3708      	adds	r7, #8
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}

08009e9e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009e9e:	b580      	push	{r7, lr}
 8009ea0:	b082      	sub	sp, #8
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	32ae      	adds	r2, #174	; 0xae
 8009eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d101      	bne.n	8009ec0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009ebc:	2303      	movs	r3, #3
 8009ebe:	e01c      	b.n	8009efa <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ec6:	b2db      	uxtb	r3, r3
 8009ec8:	2b03      	cmp	r3, #3
 8009eca:	d115      	bne.n	8009ef8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	32ae      	adds	r2, #174	; 0xae
 8009ed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009eda:	6a1b      	ldr	r3, [r3, #32]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d00b      	beq.n	8009ef8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	32ae      	adds	r2, #174	; 0xae
 8009eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009eee:	6a1b      	ldr	r3, [r3, #32]
 8009ef0:	78fa      	ldrb	r2, [r7, #3]
 8009ef2:	4611      	mov	r1, r2
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009ef8:	2300      	movs	r3, #0
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3708      	adds	r7, #8
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}

08009f02 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009f02:	b580      	push	{r7, lr}
 8009f04:	b082      	sub	sp, #8
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	6078      	str	r0, [r7, #4]
 8009f0a:	460b      	mov	r3, r1
 8009f0c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	32ae      	adds	r2, #174	; 0xae
 8009f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d101      	bne.n	8009f24 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009f20:	2303      	movs	r3, #3
 8009f22:	e01c      	b.n	8009f5e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f2a:	b2db      	uxtb	r3, r3
 8009f2c:	2b03      	cmp	r3, #3
 8009f2e:	d115      	bne.n	8009f5c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	32ae      	adds	r2, #174	; 0xae
 8009f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d00b      	beq.n	8009f5c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	32ae      	adds	r2, #174	; 0xae
 8009f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f54:	78fa      	ldrb	r2, [r7, #3]
 8009f56:	4611      	mov	r1, r2
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009f5c:	2300      	movs	r3, #0
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3708      	adds	r7, #8
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}

08009f66 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009f66:	b480      	push	{r7}
 8009f68:	b083      	sub	sp, #12
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009f6e:	2300      	movs	r3, #0
}
 8009f70:	4618      	mov	r0, r3
 8009f72:	370c      	adds	r7, #12
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr

08009f7c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b084      	sub	sp, #16
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009f84:	2300      	movs	r3, #0
 8009f86:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d00e      	beq.n	8009fb8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fa0:	685b      	ldr	r3, [r3, #4]
 8009fa2:	687a      	ldr	r2, [r7, #4]
 8009fa4:	6852      	ldr	r2, [r2, #4]
 8009fa6:	b2d2      	uxtb	r2, r2
 8009fa8:	4611      	mov	r1, r2
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	4798      	blx	r3
 8009fae:	4603      	mov	r3, r0
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d001      	beq.n	8009fb8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009fb4:	2303      	movs	r3, #3
 8009fb6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	3710      	adds	r7, #16
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}

08009fc2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009fc2:	b480      	push	{r7}
 8009fc4:	b083      	sub	sp, #12
 8009fc6:	af00      	add	r7, sp, #0
 8009fc8:	6078      	str	r0, [r7, #4]
 8009fca:	460b      	mov	r3, r1
 8009fcc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009fce:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	370c      	adds	r7, #12
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b083      	sub	sp, #12
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009fe8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	370c      	adds	r7, #12
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff4:	4770      	bx	lr

08009ff6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009ff6:	b580      	push	{r7, lr}
 8009ff8:	b086      	sub	sp, #24
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	6078      	str	r0, [r7, #4]
 8009ffe:	460b      	mov	r3, r1
 800a000:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a00a:	2300      	movs	r3, #0
 800a00c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	885b      	ldrh	r3, [r3, #2]
 800a012:	b29a      	uxth	r2, r3
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	781b      	ldrb	r3, [r3, #0]
 800a018:	b29b      	uxth	r3, r3
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d920      	bls.n	800a060 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	781b      	ldrb	r3, [r3, #0]
 800a022:	b29b      	uxth	r3, r3
 800a024:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a026:	e013      	b.n	800a050 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a028:	f107 030a 	add.w	r3, r7, #10
 800a02c:	4619      	mov	r1, r3
 800a02e:	6978      	ldr	r0, [r7, #20]
 800a030:	f000 f81b 	bl	800a06a <USBD_GetNextDesc>
 800a034:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	785b      	ldrb	r3, [r3, #1]
 800a03a:	2b05      	cmp	r3, #5
 800a03c:	d108      	bne.n	800a050 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	789b      	ldrb	r3, [r3, #2]
 800a046:	78fa      	ldrb	r2, [r7, #3]
 800a048:	429a      	cmp	r2, r3
 800a04a:	d008      	beq.n	800a05e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a04c:	2300      	movs	r3, #0
 800a04e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	885b      	ldrh	r3, [r3, #2]
 800a054:	b29a      	uxth	r2, r3
 800a056:	897b      	ldrh	r3, [r7, #10]
 800a058:	429a      	cmp	r2, r3
 800a05a:	d8e5      	bhi.n	800a028 <USBD_GetEpDesc+0x32>
 800a05c:	e000      	b.n	800a060 <USBD_GetEpDesc+0x6a>
          break;
 800a05e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a060:	693b      	ldr	r3, [r7, #16]
}
 800a062:	4618      	mov	r0, r3
 800a064:	3718      	adds	r7, #24
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}

0800a06a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a06a:	b480      	push	{r7}
 800a06c:	b085      	sub	sp, #20
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
 800a072:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	881a      	ldrh	r2, [r3, #0]
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	781b      	ldrb	r3, [r3, #0]
 800a080:	b29b      	uxth	r3, r3
 800a082:	4413      	add	r3, r2
 800a084:	b29a      	uxth	r2, r3
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	781b      	ldrb	r3, [r3, #0]
 800a08e:	461a      	mov	r2, r3
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	4413      	add	r3, r2
 800a094:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a096:	68fb      	ldr	r3, [r7, #12]
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3714      	adds	r7, #20
 800a09c:	46bd      	mov	sp, r7
 800a09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a2:	4770      	bx	lr

0800a0a4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a0a4:	b480      	push	{r7}
 800a0a6:	b087      	sub	sp, #28
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	781b      	ldrb	r3, [r3, #0]
 800a0b4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	781b      	ldrb	r3, [r3, #0]
 800a0c0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a0c2:	8a3b      	ldrh	r3, [r7, #16]
 800a0c4:	021b      	lsls	r3, r3, #8
 800a0c6:	b21a      	sxth	r2, r3
 800a0c8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a0cc:	4313      	orrs	r3, r2
 800a0ce:	b21b      	sxth	r3, r3
 800a0d0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a0d2:	89fb      	ldrh	r3, [r7, #14]
}
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	371c      	adds	r7, #28
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0de:	4770      	bx	lr

0800a0e0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b084      	sub	sp, #16
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
 800a0e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	781b      	ldrb	r3, [r3, #0]
 800a0f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a0f6:	2b40      	cmp	r3, #64	; 0x40
 800a0f8:	d005      	beq.n	800a106 <USBD_StdDevReq+0x26>
 800a0fa:	2b40      	cmp	r3, #64	; 0x40
 800a0fc:	d857      	bhi.n	800a1ae <USBD_StdDevReq+0xce>
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d00f      	beq.n	800a122 <USBD_StdDevReq+0x42>
 800a102:	2b20      	cmp	r3, #32
 800a104:	d153      	bne.n	800a1ae <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	32ae      	adds	r2, #174	; 0xae
 800a110:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a114:	689b      	ldr	r3, [r3, #8]
 800a116:	6839      	ldr	r1, [r7, #0]
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	4798      	blx	r3
 800a11c:	4603      	mov	r3, r0
 800a11e:	73fb      	strb	r3, [r7, #15]
      break;
 800a120:	e04a      	b.n	800a1b8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	785b      	ldrb	r3, [r3, #1]
 800a126:	2b09      	cmp	r3, #9
 800a128:	d83b      	bhi.n	800a1a2 <USBD_StdDevReq+0xc2>
 800a12a:	a201      	add	r2, pc, #4	; (adr r2, 800a130 <USBD_StdDevReq+0x50>)
 800a12c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a130:	0800a185 	.word	0x0800a185
 800a134:	0800a199 	.word	0x0800a199
 800a138:	0800a1a3 	.word	0x0800a1a3
 800a13c:	0800a18f 	.word	0x0800a18f
 800a140:	0800a1a3 	.word	0x0800a1a3
 800a144:	0800a163 	.word	0x0800a163
 800a148:	0800a159 	.word	0x0800a159
 800a14c:	0800a1a3 	.word	0x0800a1a3
 800a150:	0800a17b 	.word	0x0800a17b
 800a154:	0800a16d 	.word	0x0800a16d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a158:	6839      	ldr	r1, [r7, #0]
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f000 fa3c 	bl	800a5d8 <USBD_GetDescriptor>
          break;
 800a160:	e024      	b.n	800a1ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a162:	6839      	ldr	r1, [r7, #0]
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 fbcb 	bl	800a900 <USBD_SetAddress>
          break;
 800a16a:	e01f      	b.n	800a1ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a16c:	6839      	ldr	r1, [r7, #0]
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f000 fc0a 	bl	800a988 <USBD_SetConfig>
 800a174:	4603      	mov	r3, r0
 800a176:	73fb      	strb	r3, [r7, #15]
          break;
 800a178:	e018      	b.n	800a1ac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a17a:	6839      	ldr	r1, [r7, #0]
 800a17c:	6878      	ldr	r0, [r7, #4]
 800a17e:	f000 fcad 	bl	800aadc <USBD_GetConfig>
          break;
 800a182:	e013      	b.n	800a1ac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a184:	6839      	ldr	r1, [r7, #0]
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f000 fcde 	bl	800ab48 <USBD_GetStatus>
          break;
 800a18c:	e00e      	b.n	800a1ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a18e:	6839      	ldr	r1, [r7, #0]
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f000 fd0d 	bl	800abb0 <USBD_SetFeature>
          break;
 800a196:	e009      	b.n	800a1ac <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a198:	6839      	ldr	r1, [r7, #0]
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f000 fd31 	bl	800ac02 <USBD_ClrFeature>
          break;
 800a1a0:	e004      	b.n	800a1ac <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a1a2:	6839      	ldr	r1, [r7, #0]
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f000 fd88 	bl	800acba <USBD_CtlError>
          break;
 800a1aa:	bf00      	nop
      }
      break;
 800a1ac:	e004      	b.n	800a1b8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a1ae:	6839      	ldr	r1, [r7, #0]
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f000 fd82 	bl	800acba <USBD_CtlError>
      break;
 800a1b6:	bf00      	nop
  }

  return ret;
 800a1b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3710      	adds	r7, #16
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}
 800a1c2:	bf00      	nop

0800a1c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b084      	sub	sp, #16
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
 800a1cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	781b      	ldrb	r3, [r3, #0]
 800a1d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a1da:	2b40      	cmp	r3, #64	; 0x40
 800a1dc:	d005      	beq.n	800a1ea <USBD_StdItfReq+0x26>
 800a1de:	2b40      	cmp	r3, #64	; 0x40
 800a1e0:	d852      	bhi.n	800a288 <USBD_StdItfReq+0xc4>
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d001      	beq.n	800a1ea <USBD_StdItfReq+0x26>
 800a1e6:	2b20      	cmp	r3, #32
 800a1e8:	d14e      	bne.n	800a288 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	3b01      	subs	r3, #1
 800a1f4:	2b02      	cmp	r3, #2
 800a1f6:	d840      	bhi.n	800a27a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	889b      	ldrh	r3, [r3, #4]
 800a1fc:	b2db      	uxtb	r3, r3
 800a1fe:	2b01      	cmp	r3, #1
 800a200:	d836      	bhi.n	800a270 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	889b      	ldrh	r3, [r3, #4]
 800a206:	b2db      	uxtb	r3, r3
 800a208:	4619      	mov	r1, r3
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f7ff fed9 	bl	8009fc2 <USBD_CoreFindIF>
 800a210:	4603      	mov	r3, r0
 800a212:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a214:	7bbb      	ldrb	r3, [r7, #14]
 800a216:	2bff      	cmp	r3, #255	; 0xff
 800a218:	d01d      	beq.n	800a256 <USBD_StdItfReq+0x92>
 800a21a:	7bbb      	ldrb	r3, [r7, #14]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d11a      	bne.n	800a256 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a220:	7bba      	ldrb	r2, [r7, #14]
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	32ae      	adds	r2, #174	; 0xae
 800a226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d00f      	beq.n	800a250 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a230:	7bba      	ldrb	r2, [r7, #14]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a238:	7bba      	ldrb	r2, [r7, #14]
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	32ae      	adds	r2, #174	; 0xae
 800a23e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	6839      	ldr	r1, [r7, #0]
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	4798      	blx	r3
 800a24a:	4603      	mov	r3, r0
 800a24c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a24e:	e004      	b.n	800a25a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a250:	2303      	movs	r3, #3
 800a252:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a254:	e001      	b.n	800a25a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a256:	2303      	movs	r3, #3
 800a258:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	88db      	ldrh	r3, [r3, #6]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d110      	bne.n	800a284 <USBD_StdItfReq+0xc0>
 800a262:	7bfb      	ldrb	r3, [r7, #15]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d10d      	bne.n	800a284 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f000 fdf1 	bl	800ae50 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a26e:	e009      	b.n	800a284 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a270:	6839      	ldr	r1, [r7, #0]
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f000 fd21 	bl	800acba <USBD_CtlError>
          break;
 800a278:	e004      	b.n	800a284 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a27a:	6839      	ldr	r1, [r7, #0]
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 fd1c 	bl	800acba <USBD_CtlError>
          break;
 800a282:	e000      	b.n	800a286 <USBD_StdItfReq+0xc2>
          break;
 800a284:	bf00      	nop
      }
      break;
 800a286:	e004      	b.n	800a292 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a288:	6839      	ldr	r1, [r7, #0]
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f000 fd15 	bl	800acba <USBD_CtlError>
      break;
 800a290:	bf00      	nop
  }

  return ret;
 800a292:	7bfb      	ldrb	r3, [r7, #15]
}
 800a294:	4618      	mov	r0, r3
 800a296:	3710      	adds	r7, #16
 800a298:	46bd      	mov	sp, r7
 800a29a:	bd80      	pop	{r7, pc}

0800a29c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b084      	sub	sp, #16
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
 800a2a4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	889b      	ldrh	r3, [r3, #4]
 800a2ae:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	781b      	ldrb	r3, [r3, #0]
 800a2b4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a2b8:	2b40      	cmp	r3, #64	; 0x40
 800a2ba:	d007      	beq.n	800a2cc <USBD_StdEPReq+0x30>
 800a2bc:	2b40      	cmp	r3, #64	; 0x40
 800a2be:	f200 817f 	bhi.w	800a5c0 <USBD_StdEPReq+0x324>
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d02a      	beq.n	800a31c <USBD_StdEPReq+0x80>
 800a2c6:	2b20      	cmp	r3, #32
 800a2c8:	f040 817a 	bne.w	800a5c0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a2cc:	7bbb      	ldrb	r3, [r7, #14]
 800a2ce:	4619      	mov	r1, r3
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f7ff fe83 	bl	8009fdc <USBD_CoreFindEP>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a2da:	7b7b      	ldrb	r3, [r7, #13]
 800a2dc:	2bff      	cmp	r3, #255	; 0xff
 800a2de:	f000 8174 	beq.w	800a5ca <USBD_StdEPReq+0x32e>
 800a2e2:	7b7b      	ldrb	r3, [r7, #13]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	f040 8170 	bne.w	800a5ca <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a2ea:	7b7a      	ldrb	r2, [r7, #13]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a2f2:	7b7a      	ldrb	r2, [r7, #13]
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	32ae      	adds	r2, #174	; 0xae
 800a2f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	f000 8163 	beq.w	800a5ca <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a304:	7b7a      	ldrb	r2, [r7, #13]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	32ae      	adds	r2, #174	; 0xae
 800a30a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a30e:	689b      	ldr	r3, [r3, #8]
 800a310:	6839      	ldr	r1, [r7, #0]
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	4798      	blx	r3
 800a316:	4603      	mov	r3, r0
 800a318:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a31a:	e156      	b.n	800a5ca <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	785b      	ldrb	r3, [r3, #1]
 800a320:	2b03      	cmp	r3, #3
 800a322:	d008      	beq.n	800a336 <USBD_StdEPReq+0x9a>
 800a324:	2b03      	cmp	r3, #3
 800a326:	f300 8145 	bgt.w	800a5b4 <USBD_StdEPReq+0x318>
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	f000 809b 	beq.w	800a466 <USBD_StdEPReq+0x1ca>
 800a330:	2b01      	cmp	r3, #1
 800a332:	d03c      	beq.n	800a3ae <USBD_StdEPReq+0x112>
 800a334:	e13e      	b.n	800a5b4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a33c:	b2db      	uxtb	r3, r3
 800a33e:	2b02      	cmp	r3, #2
 800a340:	d002      	beq.n	800a348 <USBD_StdEPReq+0xac>
 800a342:	2b03      	cmp	r3, #3
 800a344:	d016      	beq.n	800a374 <USBD_StdEPReq+0xd8>
 800a346:	e02c      	b.n	800a3a2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a348:	7bbb      	ldrb	r3, [r7, #14]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d00d      	beq.n	800a36a <USBD_StdEPReq+0xce>
 800a34e:	7bbb      	ldrb	r3, [r7, #14]
 800a350:	2b80      	cmp	r3, #128	; 0x80
 800a352:	d00a      	beq.n	800a36a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a354:	7bbb      	ldrb	r3, [r7, #14]
 800a356:	4619      	mov	r1, r3
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f007 f905 	bl	8011568 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a35e:	2180      	movs	r1, #128	; 0x80
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	f007 f901 	bl	8011568 <USBD_LL_StallEP>
 800a366:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a368:	e020      	b.n	800a3ac <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a36a:	6839      	ldr	r1, [r7, #0]
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	f000 fca4 	bl	800acba <USBD_CtlError>
              break;
 800a372:	e01b      	b.n	800a3ac <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	885b      	ldrh	r3, [r3, #2]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d10e      	bne.n	800a39a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a37c:	7bbb      	ldrb	r3, [r7, #14]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d00b      	beq.n	800a39a <USBD_StdEPReq+0xfe>
 800a382:	7bbb      	ldrb	r3, [r7, #14]
 800a384:	2b80      	cmp	r3, #128	; 0x80
 800a386:	d008      	beq.n	800a39a <USBD_StdEPReq+0xfe>
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	88db      	ldrh	r3, [r3, #6]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d104      	bne.n	800a39a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a390:	7bbb      	ldrb	r3, [r7, #14]
 800a392:	4619      	mov	r1, r3
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f007 f8e7 	bl	8011568 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f000 fd58 	bl	800ae50 <USBD_CtlSendStatus>

              break;
 800a3a0:	e004      	b.n	800a3ac <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a3a2:	6839      	ldr	r1, [r7, #0]
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f000 fc88 	bl	800acba <USBD_CtlError>
              break;
 800a3aa:	bf00      	nop
          }
          break;
 800a3ac:	e107      	b.n	800a5be <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3b4:	b2db      	uxtb	r3, r3
 800a3b6:	2b02      	cmp	r3, #2
 800a3b8:	d002      	beq.n	800a3c0 <USBD_StdEPReq+0x124>
 800a3ba:	2b03      	cmp	r3, #3
 800a3bc:	d016      	beq.n	800a3ec <USBD_StdEPReq+0x150>
 800a3be:	e04b      	b.n	800a458 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3c0:	7bbb      	ldrb	r3, [r7, #14]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d00d      	beq.n	800a3e2 <USBD_StdEPReq+0x146>
 800a3c6:	7bbb      	ldrb	r3, [r7, #14]
 800a3c8:	2b80      	cmp	r3, #128	; 0x80
 800a3ca:	d00a      	beq.n	800a3e2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a3cc:	7bbb      	ldrb	r3, [r7, #14]
 800a3ce:	4619      	mov	r1, r3
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f007 f8c9 	bl	8011568 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a3d6:	2180      	movs	r1, #128	; 0x80
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f007 f8c5 	bl	8011568 <USBD_LL_StallEP>
 800a3de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a3e0:	e040      	b.n	800a464 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a3e2:	6839      	ldr	r1, [r7, #0]
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f000 fc68 	bl	800acba <USBD_CtlError>
              break;
 800a3ea:	e03b      	b.n	800a464 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	885b      	ldrh	r3, [r3, #2]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d136      	bne.n	800a462 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a3f4:	7bbb      	ldrb	r3, [r7, #14]
 800a3f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d004      	beq.n	800a408 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a3fe:	7bbb      	ldrb	r3, [r7, #14]
 800a400:	4619      	mov	r1, r3
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f007 f8cf 	bl	80115a6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f000 fd21 	bl	800ae50 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a40e:	7bbb      	ldrb	r3, [r7, #14]
 800a410:	4619      	mov	r1, r3
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f7ff fde2 	bl	8009fdc <USBD_CoreFindEP>
 800a418:	4603      	mov	r3, r0
 800a41a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a41c:	7b7b      	ldrb	r3, [r7, #13]
 800a41e:	2bff      	cmp	r3, #255	; 0xff
 800a420:	d01f      	beq.n	800a462 <USBD_StdEPReq+0x1c6>
 800a422:	7b7b      	ldrb	r3, [r7, #13]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d11c      	bne.n	800a462 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a428:	7b7a      	ldrb	r2, [r7, #13]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a430:	7b7a      	ldrb	r2, [r7, #13]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	32ae      	adds	r2, #174	; 0xae
 800a436:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a43a:	689b      	ldr	r3, [r3, #8]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d010      	beq.n	800a462 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a440:	7b7a      	ldrb	r2, [r7, #13]
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	32ae      	adds	r2, #174	; 0xae
 800a446:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a44a:	689b      	ldr	r3, [r3, #8]
 800a44c:	6839      	ldr	r1, [r7, #0]
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	4798      	blx	r3
 800a452:	4603      	mov	r3, r0
 800a454:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a456:	e004      	b.n	800a462 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a458:	6839      	ldr	r1, [r7, #0]
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f000 fc2d 	bl	800acba <USBD_CtlError>
              break;
 800a460:	e000      	b.n	800a464 <USBD_StdEPReq+0x1c8>
              break;
 800a462:	bf00      	nop
          }
          break;
 800a464:	e0ab      	b.n	800a5be <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a46c:	b2db      	uxtb	r3, r3
 800a46e:	2b02      	cmp	r3, #2
 800a470:	d002      	beq.n	800a478 <USBD_StdEPReq+0x1dc>
 800a472:	2b03      	cmp	r3, #3
 800a474:	d032      	beq.n	800a4dc <USBD_StdEPReq+0x240>
 800a476:	e097      	b.n	800a5a8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a478:	7bbb      	ldrb	r3, [r7, #14]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d007      	beq.n	800a48e <USBD_StdEPReq+0x1f2>
 800a47e:	7bbb      	ldrb	r3, [r7, #14]
 800a480:	2b80      	cmp	r3, #128	; 0x80
 800a482:	d004      	beq.n	800a48e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a484:	6839      	ldr	r1, [r7, #0]
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f000 fc17 	bl	800acba <USBD_CtlError>
                break;
 800a48c:	e091      	b.n	800a5b2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a48e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a492:	2b00      	cmp	r3, #0
 800a494:	da0b      	bge.n	800a4ae <USBD_StdEPReq+0x212>
 800a496:	7bbb      	ldrb	r3, [r7, #14]
 800a498:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a49c:	4613      	mov	r3, r2
 800a49e:	009b      	lsls	r3, r3, #2
 800a4a0:	4413      	add	r3, r2
 800a4a2:	009b      	lsls	r3, r3, #2
 800a4a4:	3310      	adds	r3, #16
 800a4a6:	687a      	ldr	r2, [r7, #4]
 800a4a8:	4413      	add	r3, r2
 800a4aa:	3304      	adds	r3, #4
 800a4ac:	e00b      	b.n	800a4c6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a4ae:	7bbb      	ldrb	r3, [r7, #14]
 800a4b0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a4b4:	4613      	mov	r3, r2
 800a4b6:	009b      	lsls	r3, r3, #2
 800a4b8:	4413      	add	r3, r2
 800a4ba:	009b      	lsls	r3, r3, #2
 800a4bc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a4c0:	687a      	ldr	r2, [r7, #4]
 800a4c2:	4413      	add	r3, r2
 800a4c4:	3304      	adds	r3, #4
 800a4c6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	2202      	movs	r2, #2
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f000 fc61 	bl	800ad9c <USBD_CtlSendData>
              break;
 800a4da:	e06a      	b.n	800a5b2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a4dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	da11      	bge.n	800a508 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a4e4:	7bbb      	ldrb	r3, [r7, #14]
 800a4e6:	f003 020f 	and.w	r2, r3, #15
 800a4ea:	6879      	ldr	r1, [r7, #4]
 800a4ec:	4613      	mov	r3, r2
 800a4ee:	009b      	lsls	r3, r3, #2
 800a4f0:	4413      	add	r3, r2
 800a4f2:	009b      	lsls	r3, r3, #2
 800a4f4:	440b      	add	r3, r1
 800a4f6:	3324      	adds	r3, #36	; 0x24
 800a4f8:	881b      	ldrh	r3, [r3, #0]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d117      	bne.n	800a52e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a4fe:	6839      	ldr	r1, [r7, #0]
 800a500:	6878      	ldr	r0, [r7, #4]
 800a502:	f000 fbda 	bl	800acba <USBD_CtlError>
                  break;
 800a506:	e054      	b.n	800a5b2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a508:	7bbb      	ldrb	r3, [r7, #14]
 800a50a:	f003 020f 	and.w	r2, r3, #15
 800a50e:	6879      	ldr	r1, [r7, #4]
 800a510:	4613      	mov	r3, r2
 800a512:	009b      	lsls	r3, r3, #2
 800a514:	4413      	add	r3, r2
 800a516:	009b      	lsls	r3, r3, #2
 800a518:	440b      	add	r3, r1
 800a51a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a51e:	881b      	ldrh	r3, [r3, #0]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d104      	bne.n	800a52e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a524:	6839      	ldr	r1, [r7, #0]
 800a526:	6878      	ldr	r0, [r7, #4]
 800a528:	f000 fbc7 	bl	800acba <USBD_CtlError>
                  break;
 800a52c:	e041      	b.n	800a5b2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a52e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a532:	2b00      	cmp	r3, #0
 800a534:	da0b      	bge.n	800a54e <USBD_StdEPReq+0x2b2>
 800a536:	7bbb      	ldrb	r3, [r7, #14]
 800a538:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a53c:	4613      	mov	r3, r2
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	4413      	add	r3, r2
 800a542:	009b      	lsls	r3, r3, #2
 800a544:	3310      	adds	r3, #16
 800a546:	687a      	ldr	r2, [r7, #4]
 800a548:	4413      	add	r3, r2
 800a54a:	3304      	adds	r3, #4
 800a54c:	e00b      	b.n	800a566 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a54e:	7bbb      	ldrb	r3, [r7, #14]
 800a550:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a554:	4613      	mov	r3, r2
 800a556:	009b      	lsls	r3, r3, #2
 800a558:	4413      	add	r3, r2
 800a55a:	009b      	lsls	r3, r3, #2
 800a55c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	4413      	add	r3, r2
 800a564:	3304      	adds	r3, #4
 800a566:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a568:	7bbb      	ldrb	r3, [r7, #14]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d002      	beq.n	800a574 <USBD_StdEPReq+0x2d8>
 800a56e:	7bbb      	ldrb	r3, [r7, #14]
 800a570:	2b80      	cmp	r3, #128	; 0x80
 800a572:	d103      	bne.n	800a57c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	2200      	movs	r2, #0
 800a578:	601a      	str	r2, [r3, #0]
 800a57a:	e00e      	b.n	800a59a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a57c:	7bbb      	ldrb	r3, [r7, #14]
 800a57e:	4619      	mov	r1, r3
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f007 f82f 	bl	80115e4 <USBD_LL_IsStallEP>
 800a586:	4603      	mov	r3, r0
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d003      	beq.n	800a594 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	2201      	movs	r2, #1
 800a590:	601a      	str	r2, [r3, #0]
 800a592:	e002      	b.n	800a59a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	2200      	movs	r2, #0
 800a598:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a59a:	68bb      	ldr	r3, [r7, #8]
 800a59c:	2202      	movs	r2, #2
 800a59e:	4619      	mov	r1, r3
 800a5a0:	6878      	ldr	r0, [r7, #4]
 800a5a2:	f000 fbfb 	bl	800ad9c <USBD_CtlSendData>
              break;
 800a5a6:	e004      	b.n	800a5b2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a5a8:	6839      	ldr	r1, [r7, #0]
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f000 fb85 	bl	800acba <USBD_CtlError>
              break;
 800a5b0:	bf00      	nop
          }
          break;
 800a5b2:	e004      	b.n	800a5be <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a5b4:	6839      	ldr	r1, [r7, #0]
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f000 fb7f 	bl	800acba <USBD_CtlError>
          break;
 800a5bc:	bf00      	nop
      }
      break;
 800a5be:	e005      	b.n	800a5cc <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a5c0:	6839      	ldr	r1, [r7, #0]
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 fb79 	bl	800acba <USBD_CtlError>
      break;
 800a5c8:	e000      	b.n	800a5cc <USBD_StdEPReq+0x330>
      break;
 800a5ca:	bf00      	nop
  }

  return ret;
 800a5cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3710      	adds	r7, #16
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
	...

0800a5d8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b084      	sub	sp, #16
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
 800a5e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	885b      	ldrh	r3, [r3, #2]
 800a5f2:	0a1b      	lsrs	r3, r3, #8
 800a5f4:	b29b      	uxth	r3, r3
 800a5f6:	3b01      	subs	r3, #1
 800a5f8:	2b0e      	cmp	r3, #14
 800a5fa:	f200 8152 	bhi.w	800a8a2 <USBD_GetDescriptor+0x2ca>
 800a5fe:	a201      	add	r2, pc, #4	; (adr r2, 800a604 <USBD_GetDescriptor+0x2c>)
 800a600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a604:	0800a675 	.word	0x0800a675
 800a608:	0800a68d 	.word	0x0800a68d
 800a60c:	0800a6cd 	.word	0x0800a6cd
 800a610:	0800a8a3 	.word	0x0800a8a3
 800a614:	0800a8a3 	.word	0x0800a8a3
 800a618:	0800a843 	.word	0x0800a843
 800a61c:	0800a86f 	.word	0x0800a86f
 800a620:	0800a8a3 	.word	0x0800a8a3
 800a624:	0800a8a3 	.word	0x0800a8a3
 800a628:	0800a8a3 	.word	0x0800a8a3
 800a62c:	0800a8a3 	.word	0x0800a8a3
 800a630:	0800a8a3 	.word	0x0800a8a3
 800a634:	0800a8a3 	.word	0x0800a8a3
 800a638:	0800a8a3 	.word	0x0800a8a3
 800a63c:	0800a641 	.word	0x0800a641
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a646:	69db      	ldr	r3, [r3, #28]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d00b      	beq.n	800a664 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a652:	69db      	ldr	r3, [r3, #28]
 800a654:	687a      	ldr	r2, [r7, #4]
 800a656:	7c12      	ldrb	r2, [r2, #16]
 800a658:	f107 0108 	add.w	r1, r7, #8
 800a65c:	4610      	mov	r0, r2
 800a65e:	4798      	blx	r3
 800a660:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a662:	e126      	b.n	800a8b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a664:	6839      	ldr	r1, [r7, #0]
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 fb27 	bl	800acba <USBD_CtlError>
        err++;
 800a66c:	7afb      	ldrb	r3, [r7, #11]
 800a66e:	3301      	adds	r3, #1
 800a670:	72fb      	strb	r3, [r7, #11]
      break;
 800a672:	e11e      	b.n	800a8b2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	687a      	ldr	r2, [r7, #4]
 800a67e:	7c12      	ldrb	r2, [r2, #16]
 800a680:	f107 0108 	add.w	r1, r7, #8
 800a684:	4610      	mov	r0, r2
 800a686:	4798      	blx	r3
 800a688:	60f8      	str	r0, [r7, #12]
      break;
 800a68a:	e112      	b.n	800a8b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	7c1b      	ldrb	r3, [r3, #16]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d10d      	bne.n	800a6b0 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a69a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a69c:	f107 0208 	add.w	r2, r7, #8
 800a6a0:	4610      	mov	r0, r2
 800a6a2:	4798      	blx	r3
 800a6a4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	3301      	adds	r3, #1
 800a6aa:	2202      	movs	r2, #2
 800a6ac:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a6ae:	e100      	b.n	800a8b2 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6b8:	f107 0208 	add.w	r2, r7, #8
 800a6bc:	4610      	mov	r0, r2
 800a6be:	4798      	blx	r3
 800a6c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	2202      	movs	r2, #2
 800a6c8:	701a      	strb	r2, [r3, #0]
      break;
 800a6ca:	e0f2      	b.n	800a8b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	885b      	ldrh	r3, [r3, #2]
 800a6d0:	b2db      	uxtb	r3, r3
 800a6d2:	2b05      	cmp	r3, #5
 800a6d4:	f200 80ac 	bhi.w	800a830 <USBD_GetDescriptor+0x258>
 800a6d8:	a201      	add	r2, pc, #4	; (adr r2, 800a6e0 <USBD_GetDescriptor+0x108>)
 800a6da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6de:	bf00      	nop
 800a6e0:	0800a6f9 	.word	0x0800a6f9
 800a6e4:	0800a72d 	.word	0x0800a72d
 800a6e8:	0800a761 	.word	0x0800a761
 800a6ec:	0800a795 	.word	0x0800a795
 800a6f0:	0800a7c9 	.word	0x0800a7c9
 800a6f4:	0800a7fd 	.word	0x0800a7fd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d00b      	beq.n	800a71c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a70a:	685b      	ldr	r3, [r3, #4]
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	7c12      	ldrb	r2, [r2, #16]
 800a710:	f107 0108 	add.w	r1, r7, #8
 800a714:	4610      	mov	r0, r2
 800a716:	4798      	blx	r3
 800a718:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a71a:	e091      	b.n	800a840 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a71c:	6839      	ldr	r1, [r7, #0]
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	f000 facb 	bl	800acba <USBD_CtlError>
            err++;
 800a724:	7afb      	ldrb	r3, [r7, #11]
 800a726:	3301      	adds	r3, #1
 800a728:	72fb      	strb	r3, [r7, #11]
          break;
 800a72a:	e089      	b.n	800a840 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00b      	beq.n	800a750 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a73e:	689b      	ldr	r3, [r3, #8]
 800a740:	687a      	ldr	r2, [r7, #4]
 800a742:	7c12      	ldrb	r2, [r2, #16]
 800a744:	f107 0108 	add.w	r1, r7, #8
 800a748:	4610      	mov	r0, r2
 800a74a:	4798      	blx	r3
 800a74c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a74e:	e077      	b.n	800a840 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a750:	6839      	ldr	r1, [r7, #0]
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f000 fab1 	bl	800acba <USBD_CtlError>
            err++;
 800a758:	7afb      	ldrb	r3, [r7, #11]
 800a75a:	3301      	adds	r3, #1
 800a75c:	72fb      	strb	r3, [r7, #11]
          break;
 800a75e:	e06f      	b.n	800a840 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a766:	68db      	ldr	r3, [r3, #12]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d00b      	beq.n	800a784 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a772:	68db      	ldr	r3, [r3, #12]
 800a774:	687a      	ldr	r2, [r7, #4]
 800a776:	7c12      	ldrb	r2, [r2, #16]
 800a778:	f107 0108 	add.w	r1, r7, #8
 800a77c:	4610      	mov	r0, r2
 800a77e:	4798      	blx	r3
 800a780:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a782:	e05d      	b.n	800a840 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a784:	6839      	ldr	r1, [r7, #0]
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f000 fa97 	bl	800acba <USBD_CtlError>
            err++;
 800a78c:	7afb      	ldrb	r3, [r7, #11]
 800a78e:	3301      	adds	r3, #1
 800a790:	72fb      	strb	r3, [r7, #11]
          break;
 800a792:	e055      	b.n	800a840 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a79a:	691b      	ldr	r3, [r3, #16]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d00b      	beq.n	800a7b8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7a6:	691b      	ldr	r3, [r3, #16]
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	7c12      	ldrb	r2, [r2, #16]
 800a7ac:	f107 0108 	add.w	r1, r7, #8
 800a7b0:	4610      	mov	r0, r2
 800a7b2:	4798      	blx	r3
 800a7b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7b6:	e043      	b.n	800a840 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a7b8:	6839      	ldr	r1, [r7, #0]
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 fa7d 	bl	800acba <USBD_CtlError>
            err++;
 800a7c0:	7afb      	ldrb	r3, [r7, #11]
 800a7c2:	3301      	adds	r3, #1
 800a7c4:	72fb      	strb	r3, [r7, #11]
          break;
 800a7c6:	e03b      	b.n	800a840 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7ce:	695b      	ldr	r3, [r3, #20]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d00b      	beq.n	800a7ec <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7da:	695b      	ldr	r3, [r3, #20]
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	7c12      	ldrb	r2, [r2, #16]
 800a7e0:	f107 0108 	add.w	r1, r7, #8
 800a7e4:	4610      	mov	r0, r2
 800a7e6:	4798      	blx	r3
 800a7e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7ea:	e029      	b.n	800a840 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a7ec:	6839      	ldr	r1, [r7, #0]
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 fa63 	bl	800acba <USBD_CtlError>
            err++;
 800a7f4:	7afb      	ldrb	r3, [r7, #11]
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	72fb      	strb	r3, [r7, #11]
          break;
 800a7fa:	e021      	b.n	800a840 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a802:	699b      	ldr	r3, [r3, #24]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d00b      	beq.n	800a820 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a80e:	699b      	ldr	r3, [r3, #24]
 800a810:	687a      	ldr	r2, [r7, #4]
 800a812:	7c12      	ldrb	r2, [r2, #16]
 800a814:	f107 0108 	add.w	r1, r7, #8
 800a818:	4610      	mov	r0, r2
 800a81a:	4798      	blx	r3
 800a81c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a81e:	e00f      	b.n	800a840 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a820:	6839      	ldr	r1, [r7, #0]
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f000 fa49 	bl	800acba <USBD_CtlError>
            err++;
 800a828:	7afb      	ldrb	r3, [r7, #11]
 800a82a:	3301      	adds	r3, #1
 800a82c:	72fb      	strb	r3, [r7, #11]
          break;
 800a82e:	e007      	b.n	800a840 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a830:	6839      	ldr	r1, [r7, #0]
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f000 fa41 	bl	800acba <USBD_CtlError>
          err++;
 800a838:	7afb      	ldrb	r3, [r7, #11]
 800a83a:	3301      	adds	r3, #1
 800a83c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a83e:	bf00      	nop
      }
      break;
 800a840:	e037      	b.n	800a8b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	7c1b      	ldrb	r3, [r3, #16]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d109      	bne.n	800a85e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a852:	f107 0208 	add.w	r2, r7, #8
 800a856:	4610      	mov	r0, r2
 800a858:	4798      	blx	r3
 800a85a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a85c:	e029      	b.n	800a8b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a85e:	6839      	ldr	r1, [r7, #0]
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f000 fa2a 	bl	800acba <USBD_CtlError>
        err++;
 800a866:	7afb      	ldrb	r3, [r7, #11]
 800a868:	3301      	adds	r3, #1
 800a86a:	72fb      	strb	r3, [r7, #11]
      break;
 800a86c:	e021      	b.n	800a8b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	7c1b      	ldrb	r3, [r3, #16]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d10d      	bne.n	800a892 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a87c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a87e:	f107 0208 	add.w	r2, r7, #8
 800a882:	4610      	mov	r0, r2
 800a884:	4798      	blx	r3
 800a886:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	3301      	adds	r3, #1
 800a88c:	2207      	movs	r2, #7
 800a88e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a890:	e00f      	b.n	800a8b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a892:	6839      	ldr	r1, [r7, #0]
 800a894:	6878      	ldr	r0, [r7, #4]
 800a896:	f000 fa10 	bl	800acba <USBD_CtlError>
        err++;
 800a89a:	7afb      	ldrb	r3, [r7, #11]
 800a89c:	3301      	adds	r3, #1
 800a89e:	72fb      	strb	r3, [r7, #11]
      break;
 800a8a0:	e007      	b.n	800a8b2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a8a2:	6839      	ldr	r1, [r7, #0]
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	f000 fa08 	bl	800acba <USBD_CtlError>
      err++;
 800a8aa:	7afb      	ldrb	r3, [r7, #11]
 800a8ac:	3301      	adds	r3, #1
 800a8ae:	72fb      	strb	r3, [r7, #11]
      break;
 800a8b0:	bf00      	nop
  }

  if (err != 0U)
 800a8b2:	7afb      	ldrb	r3, [r7, #11]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d11e      	bne.n	800a8f6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	88db      	ldrh	r3, [r3, #6]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d016      	beq.n	800a8ee <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a8c0:	893b      	ldrh	r3, [r7, #8]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d00e      	beq.n	800a8e4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	88da      	ldrh	r2, [r3, #6]
 800a8ca:	893b      	ldrh	r3, [r7, #8]
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	bf28      	it	cs
 800a8d0:	4613      	movcs	r3, r2
 800a8d2:	b29b      	uxth	r3, r3
 800a8d4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a8d6:	893b      	ldrh	r3, [r7, #8]
 800a8d8:	461a      	mov	r2, r3
 800a8da:	68f9      	ldr	r1, [r7, #12]
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f000 fa5d 	bl	800ad9c <USBD_CtlSendData>
 800a8e2:	e009      	b.n	800a8f8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a8e4:	6839      	ldr	r1, [r7, #0]
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f000 f9e7 	bl	800acba <USBD_CtlError>
 800a8ec:	e004      	b.n	800a8f8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f000 faae 	bl	800ae50 <USBD_CtlSendStatus>
 800a8f4:	e000      	b.n	800a8f8 <USBD_GetDescriptor+0x320>
    return;
 800a8f6:	bf00      	nop
  }
}
 800a8f8:	3710      	adds	r7, #16
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}
 800a8fe:	bf00      	nop

0800a900 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b084      	sub	sp, #16
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
 800a908:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	889b      	ldrh	r3, [r3, #4]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d131      	bne.n	800a976 <USBD_SetAddress+0x76>
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	88db      	ldrh	r3, [r3, #6]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d12d      	bne.n	800a976 <USBD_SetAddress+0x76>
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	885b      	ldrh	r3, [r3, #2]
 800a91e:	2b7f      	cmp	r3, #127	; 0x7f
 800a920:	d829      	bhi.n	800a976 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	885b      	ldrh	r3, [r3, #2]
 800a926:	b2db      	uxtb	r3, r3
 800a928:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a92c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a934:	b2db      	uxtb	r3, r3
 800a936:	2b03      	cmp	r3, #3
 800a938:	d104      	bne.n	800a944 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a93a:	6839      	ldr	r1, [r7, #0]
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f000 f9bc 	bl	800acba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a942:	e01d      	b.n	800a980 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	7bfa      	ldrb	r2, [r7, #15]
 800a948:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a94c:	7bfb      	ldrb	r3, [r7, #15]
 800a94e:	4619      	mov	r1, r3
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f006 fe73 	bl	801163c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f000 fa7a 	bl	800ae50 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a95c:	7bfb      	ldrb	r3, [r7, #15]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d004      	beq.n	800a96c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2202      	movs	r2, #2
 800a966:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a96a:	e009      	b.n	800a980 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2201      	movs	r2, #1
 800a970:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a974:	e004      	b.n	800a980 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a976:	6839      	ldr	r1, [r7, #0]
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f000 f99e 	bl	800acba <USBD_CtlError>
  }
}
 800a97e:	bf00      	nop
 800a980:	bf00      	nop
 800a982:	3710      	adds	r7, #16
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}

0800a988 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b084      	sub	sp, #16
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
 800a990:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a992:	2300      	movs	r3, #0
 800a994:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	885b      	ldrh	r3, [r3, #2]
 800a99a:	b2da      	uxtb	r2, r3
 800a99c:	4b4e      	ldr	r3, [pc, #312]	; (800aad8 <USBD_SetConfig+0x150>)
 800a99e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a9a0:	4b4d      	ldr	r3, [pc, #308]	; (800aad8 <USBD_SetConfig+0x150>)
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	2b01      	cmp	r3, #1
 800a9a6:	d905      	bls.n	800a9b4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a9a8:	6839      	ldr	r1, [r7, #0]
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f000 f985 	bl	800acba <USBD_CtlError>
    return USBD_FAIL;
 800a9b0:	2303      	movs	r3, #3
 800a9b2:	e08c      	b.n	800aace <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	2b02      	cmp	r3, #2
 800a9be:	d002      	beq.n	800a9c6 <USBD_SetConfig+0x3e>
 800a9c0:	2b03      	cmp	r3, #3
 800a9c2:	d029      	beq.n	800aa18 <USBD_SetConfig+0x90>
 800a9c4:	e075      	b.n	800aab2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a9c6:	4b44      	ldr	r3, [pc, #272]	; (800aad8 <USBD_SetConfig+0x150>)
 800a9c8:	781b      	ldrb	r3, [r3, #0]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d020      	beq.n	800aa10 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a9ce:	4b42      	ldr	r3, [pc, #264]	; (800aad8 <USBD_SetConfig+0x150>)
 800a9d0:	781b      	ldrb	r3, [r3, #0]
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a9d8:	4b3f      	ldr	r3, [pc, #252]	; (800aad8 <USBD_SetConfig+0x150>)
 800a9da:	781b      	ldrb	r3, [r3, #0]
 800a9dc:	4619      	mov	r1, r3
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f7fe ffbd 	bl	800995e <USBD_SetClassConfig>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a9e8:	7bfb      	ldrb	r3, [r7, #15]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d008      	beq.n	800aa00 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a9ee:	6839      	ldr	r1, [r7, #0]
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	f000 f962 	bl	800acba <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2202      	movs	r2, #2
 800a9fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a9fe:	e065      	b.n	800aacc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f000 fa25 	bl	800ae50 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2203      	movs	r2, #3
 800aa0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800aa0e:	e05d      	b.n	800aacc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 fa1d 	bl	800ae50 <USBD_CtlSendStatus>
      break;
 800aa16:	e059      	b.n	800aacc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800aa18:	4b2f      	ldr	r3, [pc, #188]	; (800aad8 <USBD_SetConfig+0x150>)
 800aa1a:	781b      	ldrb	r3, [r3, #0]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d112      	bne.n	800aa46 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2202      	movs	r2, #2
 800aa24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800aa28:	4b2b      	ldr	r3, [pc, #172]	; (800aad8 <USBD_SetConfig+0x150>)
 800aa2a:	781b      	ldrb	r3, [r3, #0]
 800aa2c:	461a      	mov	r2, r3
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aa32:	4b29      	ldr	r3, [pc, #164]	; (800aad8 <USBD_SetConfig+0x150>)
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	4619      	mov	r1, r3
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f7fe ffac 	bl	8009996 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fa06 	bl	800ae50 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aa44:	e042      	b.n	800aacc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800aa46:	4b24      	ldr	r3, [pc, #144]	; (800aad8 <USBD_SetConfig+0x150>)
 800aa48:	781b      	ldrb	r3, [r3, #0]
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	429a      	cmp	r2, r3
 800aa52:	d02a      	beq.n	800aaaa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	685b      	ldr	r3, [r3, #4]
 800aa58:	b2db      	uxtb	r3, r3
 800aa5a:	4619      	mov	r1, r3
 800aa5c:	6878      	ldr	r0, [r7, #4]
 800aa5e:	f7fe ff9a 	bl	8009996 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aa62:	4b1d      	ldr	r3, [pc, #116]	; (800aad8 <USBD_SetConfig+0x150>)
 800aa64:	781b      	ldrb	r3, [r3, #0]
 800aa66:	461a      	mov	r2, r3
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aa6c:	4b1a      	ldr	r3, [pc, #104]	; (800aad8 <USBD_SetConfig+0x150>)
 800aa6e:	781b      	ldrb	r3, [r3, #0]
 800aa70:	4619      	mov	r1, r3
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f7fe ff73 	bl	800995e <USBD_SetClassConfig>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800aa7c:	7bfb      	ldrb	r3, [r7, #15]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d00f      	beq.n	800aaa2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800aa82:	6839      	ldr	r1, [r7, #0]
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f000 f918 	bl	800acba <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	685b      	ldr	r3, [r3, #4]
 800aa8e:	b2db      	uxtb	r3, r3
 800aa90:	4619      	mov	r1, r3
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f7fe ff7f 	bl	8009996 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2202      	movs	r2, #2
 800aa9c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800aaa0:	e014      	b.n	800aacc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 f9d4 	bl	800ae50 <USBD_CtlSendStatus>
      break;
 800aaa8:	e010      	b.n	800aacc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 f9d0 	bl	800ae50 <USBD_CtlSendStatus>
      break;
 800aab0:	e00c      	b.n	800aacc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800aab2:	6839      	ldr	r1, [r7, #0]
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f000 f900 	bl	800acba <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aaba:	4b07      	ldr	r3, [pc, #28]	; (800aad8 <USBD_SetConfig+0x150>)
 800aabc:	781b      	ldrb	r3, [r3, #0]
 800aabe:	4619      	mov	r1, r3
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f7fe ff68 	bl	8009996 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800aac6:	2303      	movs	r3, #3
 800aac8:	73fb      	strb	r3, [r7, #15]
      break;
 800aaca:	bf00      	nop
  }

  return ret;
 800aacc:	7bfb      	ldrb	r3, [r7, #15]
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3710      	adds	r7, #16
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	2000c300 	.word	0x2000c300

0800aadc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b082      	sub	sp, #8
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	88db      	ldrh	r3, [r3, #6]
 800aaea:	2b01      	cmp	r3, #1
 800aaec:	d004      	beq.n	800aaf8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800aaee:	6839      	ldr	r1, [r7, #0]
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f000 f8e2 	bl	800acba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800aaf6:	e023      	b.n	800ab40 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aafe:	b2db      	uxtb	r3, r3
 800ab00:	2b02      	cmp	r3, #2
 800ab02:	dc02      	bgt.n	800ab0a <USBD_GetConfig+0x2e>
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	dc03      	bgt.n	800ab10 <USBD_GetConfig+0x34>
 800ab08:	e015      	b.n	800ab36 <USBD_GetConfig+0x5a>
 800ab0a:	2b03      	cmp	r3, #3
 800ab0c:	d00b      	beq.n	800ab26 <USBD_GetConfig+0x4a>
 800ab0e:	e012      	b.n	800ab36 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	2200      	movs	r2, #0
 800ab14:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	3308      	adds	r3, #8
 800ab1a:	2201      	movs	r2, #1
 800ab1c:	4619      	mov	r1, r3
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	f000 f93c 	bl	800ad9c <USBD_CtlSendData>
        break;
 800ab24:	e00c      	b.n	800ab40 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	3304      	adds	r3, #4
 800ab2a:	2201      	movs	r2, #1
 800ab2c:	4619      	mov	r1, r3
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f000 f934 	bl	800ad9c <USBD_CtlSendData>
        break;
 800ab34:	e004      	b.n	800ab40 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ab36:	6839      	ldr	r1, [r7, #0]
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f000 f8be 	bl	800acba <USBD_CtlError>
        break;
 800ab3e:	bf00      	nop
}
 800ab40:	bf00      	nop
 800ab42:	3708      	adds	r7, #8
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b082      	sub	sp, #8
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
 800ab50:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab58:	b2db      	uxtb	r3, r3
 800ab5a:	3b01      	subs	r3, #1
 800ab5c:	2b02      	cmp	r3, #2
 800ab5e:	d81e      	bhi.n	800ab9e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	88db      	ldrh	r3, [r3, #6]
 800ab64:	2b02      	cmp	r3, #2
 800ab66:	d004      	beq.n	800ab72 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ab68:	6839      	ldr	r1, [r7, #0]
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f000 f8a5 	bl	800acba <USBD_CtlError>
        break;
 800ab70:	e01a      	b.n	800aba8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	2201      	movs	r2, #1
 800ab76:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d005      	beq.n	800ab8e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	68db      	ldr	r3, [r3, #12]
 800ab86:	f043 0202 	orr.w	r2, r3, #2
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	330c      	adds	r3, #12
 800ab92:	2202      	movs	r2, #2
 800ab94:	4619      	mov	r1, r3
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f000 f900 	bl	800ad9c <USBD_CtlSendData>
      break;
 800ab9c:	e004      	b.n	800aba8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ab9e:	6839      	ldr	r1, [r7, #0]
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f000 f88a 	bl	800acba <USBD_CtlError>
      break;
 800aba6:	bf00      	nop
  }
}
 800aba8:	bf00      	nop
 800abaa:	3708      	adds	r7, #8
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}

0800abb0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b082      	sub	sp, #8
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
 800abb8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	885b      	ldrh	r3, [r3, #2]
 800abbe:	2b01      	cmp	r3, #1
 800abc0:	d107      	bne.n	800abd2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2201      	movs	r2, #1
 800abc6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f000 f940 	bl	800ae50 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800abd0:	e013      	b.n	800abfa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	885b      	ldrh	r3, [r3, #2]
 800abd6:	2b02      	cmp	r3, #2
 800abd8:	d10b      	bne.n	800abf2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	889b      	ldrh	r3, [r3, #4]
 800abde:	0a1b      	lsrs	r3, r3, #8
 800abe0:	b29b      	uxth	r3, r3
 800abe2:	b2da      	uxtb	r2, r3
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f000 f930 	bl	800ae50 <USBD_CtlSendStatus>
}
 800abf0:	e003      	b.n	800abfa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800abf2:	6839      	ldr	r1, [r7, #0]
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f000 f860 	bl	800acba <USBD_CtlError>
}
 800abfa:	bf00      	nop
 800abfc:	3708      	adds	r7, #8
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}

0800ac02 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac02:	b580      	push	{r7, lr}
 800ac04:	b082      	sub	sp, #8
 800ac06:	af00      	add	r7, sp, #0
 800ac08:	6078      	str	r0, [r7, #4]
 800ac0a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac12:	b2db      	uxtb	r3, r3
 800ac14:	3b01      	subs	r3, #1
 800ac16:	2b02      	cmp	r3, #2
 800ac18:	d80b      	bhi.n	800ac32 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	885b      	ldrh	r3, [r3, #2]
 800ac1e:	2b01      	cmp	r3, #1
 800ac20:	d10c      	bne.n	800ac3c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2200      	movs	r2, #0
 800ac26:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	f000 f910 	bl	800ae50 <USBD_CtlSendStatus>
      }
      break;
 800ac30:	e004      	b.n	800ac3c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ac32:	6839      	ldr	r1, [r7, #0]
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f000 f840 	bl	800acba <USBD_CtlError>
      break;
 800ac3a:	e000      	b.n	800ac3e <USBD_ClrFeature+0x3c>
      break;
 800ac3c:	bf00      	nop
  }
}
 800ac3e:	bf00      	nop
 800ac40:	3708      	adds	r7, #8
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}

0800ac46 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ac46:	b580      	push	{r7, lr}
 800ac48:	b084      	sub	sp, #16
 800ac4a:	af00      	add	r7, sp, #0
 800ac4c:	6078      	str	r0, [r7, #4]
 800ac4e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ac50:	683b      	ldr	r3, [r7, #0]
 800ac52:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	781a      	ldrb	r2, [r3, #0]
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	3301      	adds	r3, #1
 800ac60:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	781a      	ldrb	r2, [r3, #0]
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	3301      	adds	r3, #1
 800ac6e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ac70:	68f8      	ldr	r0, [r7, #12]
 800ac72:	f7ff fa17 	bl	800a0a4 <SWAPBYTE>
 800ac76:	4603      	mov	r3, r0
 800ac78:	461a      	mov	r2, r3
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	3301      	adds	r3, #1
 800ac82:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	3301      	adds	r3, #1
 800ac88:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ac8a:	68f8      	ldr	r0, [r7, #12]
 800ac8c:	f7ff fa0a 	bl	800a0a4 <SWAPBYTE>
 800ac90:	4603      	mov	r3, r0
 800ac92:	461a      	mov	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	3301      	adds	r3, #1
 800ac9c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	3301      	adds	r3, #1
 800aca2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800aca4:	68f8      	ldr	r0, [r7, #12]
 800aca6:	f7ff f9fd 	bl	800a0a4 <SWAPBYTE>
 800acaa:	4603      	mov	r3, r0
 800acac:	461a      	mov	r2, r3
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	80da      	strh	r2, [r3, #6]
}
 800acb2:	bf00      	nop
 800acb4:	3710      	adds	r7, #16
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}

0800acba <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acba:	b580      	push	{r7, lr}
 800acbc:	b082      	sub	sp, #8
 800acbe:	af00      	add	r7, sp, #0
 800acc0:	6078      	str	r0, [r7, #4]
 800acc2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800acc4:	2180      	movs	r1, #128	; 0x80
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	f006 fc4e 	bl	8011568 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800accc:	2100      	movs	r1, #0
 800acce:	6878      	ldr	r0, [r7, #4]
 800acd0:	f006 fc4a 	bl	8011568 <USBD_LL_StallEP>
}
 800acd4:	bf00      	nop
 800acd6:	3708      	adds	r7, #8
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}

0800acdc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b086      	sub	sp, #24
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	60f8      	str	r0, [r7, #12]
 800ace4:	60b9      	str	r1, [r7, #8]
 800ace6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ace8:	2300      	movs	r3, #0
 800acea:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d036      	beq.n	800ad60 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800acf6:	6938      	ldr	r0, [r7, #16]
 800acf8:	f000 f836 	bl	800ad68 <USBD_GetLen>
 800acfc:	4603      	mov	r3, r0
 800acfe:	3301      	adds	r3, #1
 800ad00:	b29b      	uxth	r3, r3
 800ad02:	005b      	lsls	r3, r3, #1
 800ad04:	b29a      	uxth	r2, r3
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ad0a:	7dfb      	ldrb	r3, [r7, #23]
 800ad0c:	68ba      	ldr	r2, [r7, #8]
 800ad0e:	4413      	add	r3, r2
 800ad10:	687a      	ldr	r2, [r7, #4]
 800ad12:	7812      	ldrb	r2, [r2, #0]
 800ad14:	701a      	strb	r2, [r3, #0]
  idx++;
 800ad16:	7dfb      	ldrb	r3, [r7, #23]
 800ad18:	3301      	adds	r3, #1
 800ad1a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ad1c:	7dfb      	ldrb	r3, [r7, #23]
 800ad1e:	68ba      	ldr	r2, [r7, #8]
 800ad20:	4413      	add	r3, r2
 800ad22:	2203      	movs	r2, #3
 800ad24:	701a      	strb	r2, [r3, #0]
  idx++;
 800ad26:	7dfb      	ldrb	r3, [r7, #23]
 800ad28:	3301      	adds	r3, #1
 800ad2a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ad2c:	e013      	b.n	800ad56 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ad2e:	7dfb      	ldrb	r3, [r7, #23]
 800ad30:	68ba      	ldr	r2, [r7, #8]
 800ad32:	4413      	add	r3, r2
 800ad34:	693a      	ldr	r2, [r7, #16]
 800ad36:	7812      	ldrb	r2, [r2, #0]
 800ad38:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	3301      	adds	r3, #1
 800ad3e:	613b      	str	r3, [r7, #16]
    idx++;
 800ad40:	7dfb      	ldrb	r3, [r7, #23]
 800ad42:	3301      	adds	r3, #1
 800ad44:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ad46:	7dfb      	ldrb	r3, [r7, #23]
 800ad48:	68ba      	ldr	r2, [r7, #8]
 800ad4a:	4413      	add	r3, r2
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	701a      	strb	r2, [r3, #0]
    idx++;
 800ad50:	7dfb      	ldrb	r3, [r7, #23]
 800ad52:	3301      	adds	r3, #1
 800ad54:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ad56:	693b      	ldr	r3, [r7, #16]
 800ad58:	781b      	ldrb	r3, [r3, #0]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d1e7      	bne.n	800ad2e <USBD_GetString+0x52>
 800ad5e:	e000      	b.n	800ad62 <USBD_GetString+0x86>
    return;
 800ad60:	bf00      	nop
  }
}
 800ad62:	3718      	adds	r7, #24
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b085      	sub	sp, #20
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ad70:	2300      	movs	r3, #0
 800ad72:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ad78:	e005      	b.n	800ad86 <USBD_GetLen+0x1e>
  {
    len++;
 800ad7a:	7bfb      	ldrb	r3, [r7, #15]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ad80:	68bb      	ldr	r3, [r7, #8]
 800ad82:	3301      	adds	r3, #1
 800ad84:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	781b      	ldrb	r3, [r3, #0]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d1f5      	bne.n	800ad7a <USBD_GetLen+0x12>
  }

  return len;
 800ad8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	3714      	adds	r7, #20
 800ad94:	46bd      	mov	sp, r7
 800ad96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9a:	4770      	bx	lr

0800ad9c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b084      	sub	sp, #16
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	60f8      	str	r0, [r7, #12]
 800ada4:	60b9      	str	r1, [r7, #8]
 800ada6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	2202      	movs	r2, #2
 800adac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	687a      	ldr	r2, [r7, #4]
 800adb4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	687a      	ldr	r2, [r7, #4]
 800adba:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	68ba      	ldr	r2, [r7, #8]
 800adc0:	2100      	movs	r1, #0
 800adc2:	68f8      	ldr	r0, [r7, #12]
 800adc4:	f006 fc59 	bl	801167a <USBD_LL_Transmit>

  return USBD_OK;
 800adc8:	2300      	movs	r3, #0
}
 800adca:	4618      	mov	r0, r3
 800adcc:	3710      	adds	r7, #16
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}

0800add2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800add2:	b580      	push	{r7, lr}
 800add4:	b084      	sub	sp, #16
 800add6:	af00      	add	r7, sp, #0
 800add8:	60f8      	str	r0, [r7, #12]
 800adda:	60b9      	str	r1, [r7, #8]
 800addc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	68ba      	ldr	r2, [r7, #8]
 800ade2:	2100      	movs	r1, #0
 800ade4:	68f8      	ldr	r0, [r7, #12]
 800ade6:	f006 fc48 	bl	801167a <USBD_LL_Transmit>

  return USBD_OK;
 800adea:	2300      	movs	r3, #0
}
 800adec:	4618      	mov	r0, r3
 800adee:	3710      	adds	r7, #16
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	60f8      	str	r0, [r7, #12]
 800adfc:	60b9      	str	r1, [r7, #8]
 800adfe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2203      	movs	r2, #3
 800ae04:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	687a      	ldr	r2, [r7, #4]
 800ae0c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	687a      	ldr	r2, [r7, #4]
 800ae14:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	68ba      	ldr	r2, [r7, #8]
 800ae1c:	2100      	movs	r1, #0
 800ae1e:	68f8      	ldr	r0, [r7, #12]
 800ae20:	f006 fc4c 	bl	80116bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae24:	2300      	movs	r3, #0
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	3710      	adds	r7, #16
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bd80      	pop	{r7, pc}

0800ae2e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ae2e:	b580      	push	{r7, lr}
 800ae30:	b084      	sub	sp, #16
 800ae32:	af00      	add	r7, sp, #0
 800ae34:	60f8      	str	r0, [r7, #12]
 800ae36:	60b9      	str	r1, [r7, #8]
 800ae38:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	68ba      	ldr	r2, [r7, #8]
 800ae3e:	2100      	movs	r1, #0
 800ae40:	68f8      	ldr	r0, [r7, #12]
 800ae42:	f006 fc3b 	bl	80116bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae46:	2300      	movs	r3, #0
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	3710      	adds	r7, #16
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}

0800ae50 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b082      	sub	sp, #8
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2204      	movs	r2, #4
 800ae5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ae60:	2300      	movs	r3, #0
 800ae62:	2200      	movs	r2, #0
 800ae64:	2100      	movs	r1, #0
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f006 fc07 	bl	801167a <USBD_LL_Transmit>

  return USBD_OK;
 800ae6c:	2300      	movs	r3, #0
}
 800ae6e:	4618      	mov	r0, r3
 800ae70:	3708      	adds	r7, #8
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bd80      	pop	{r7, pc}

0800ae76 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ae76:	b580      	push	{r7, lr}
 800ae78:	b082      	sub	sp, #8
 800ae7a:	af00      	add	r7, sp, #0
 800ae7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2205      	movs	r2, #5
 800ae82:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ae86:	2300      	movs	r3, #0
 800ae88:	2200      	movs	r2, #0
 800ae8a:	2100      	movs	r1, #0
 800ae8c:	6878      	ldr	r0, [r7, #4]
 800ae8e:	f006 fc15 	bl	80116bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae92:	2300      	movs	r3, #0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3708      	adds	r7, #8
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <__NVIC_SetPriority>:
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	b083      	sub	sp, #12
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	4603      	mov	r3, r0
 800aea4:	6039      	str	r1, [r7, #0]
 800aea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	db0a      	blt.n	800aec6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	b2da      	uxtb	r2, r3
 800aeb4:	490c      	ldr	r1, [pc, #48]	; (800aee8 <__NVIC_SetPriority+0x4c>)
 800aeb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aeba:	0112      	lsls	r2, r2, #4
 800aebc:	b2d2      	uxtb	r2, r2
 800aebe:	440b      	add	r3, r1
 800aec0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800aec4:	e00a      	b.n	800aedc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	b2da      	uxtb	r2, r3
 800aeca:	4908      	ldr	r1, [pc, #32]	; (800aeec <__NVIC_SetPriority+0x50>)
 800aecc:	79fb      	ldrb	r3, [r7, #7]
 800aece:	f003 030f 	and.w	r3, r3, #15
 800aed2:	3b04      	subs	r3, #4
 800aed4:	0112      	lsls	r2, r2, #4
 800aed6:	b2d2      	uxtb	r2, r2
 800aed8:	440b      	add	r3, r1
 800aeda:	761a      	strb	r2, [r3, #24]
}
 800aedc:	bf00      	nop
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr
 800aee8:	e000e100 	.word	0xe000e100
 800aeec:	e000ed00 	.word	0xe000ed00

0800aef0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800aef0:	b580      	push	{r7, lr}
 800aef2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800aef4:	4b05      	ldr	r3, [pc, #20]	; (800af0c <SysTick_Handler+0x1c>)
 800aef6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800aef8:	f002 fc54 	bl	800d7a4 <xTaskGetSchedulerState>
 800aefc:	4603      	mov	r3, r0
 800aefe:	2b01      	cmp	r3, #1
 800af00:	d001      	beq.n	800af06 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800af02:	f003 fd91 	bl	800ea28 <xPortSysTickHandler>
  }
}
 800af06:	bf00      	nop
 800af08:	bd80      	pop	{r7, pc}
 800af0a:	bf00      	nop
 800af0c:	e000e010 	.word	0xe000e010

0800af10 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800af10:	b580      	push	{r7, lr}
 800af12:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800af14:	2100      	movs	r1, #0
 800af16:	f06f 0004 	mvn.w	r0, #4
 800af1a:	f7ff ffbf 	bl	800ae9c <__NVIC_SetPriority>
#endif
}
 800af1e:	bf00      	nop
 800af20:	bd80      	pop	{r7, pc}
	...

0800af24 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800af24:	b480      	push	{r7}
 800af26:	b083      	sub	sp, #12
 800af28:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af2a:	f3ef 8305 	mrs	r3, IPSR
 800af2e:	603b      	str	r3, [r7, #0]
  return(result);
 800af30:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af32:	2b00      	cmp	r3, #0
 800af34:	d003      	beq.n	800af3e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800af36:	f06f 0305 	mvn.w	r3, #5
 800af3a:	607b      	str	r3, [r7, #4]
 800af3c:	e00c      	b.n	800af58 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800af3e:	4b0a      	ldr	r3, [pc, #40]	; (800af68 <osKernelInitialize+0x44>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d105      	bne.n	800af52 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800af46:	4b08      	ldr	r3, [pc, #32]	; (800af68 <osKernelInitialize+0x44>)
 800af48:	2201      	movs	r2, #1
 800af4a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800af4c:	2300      	movs	r3, #0
 800af4e:	607b      	str	r3, [r7, #4]
 800af50:	e002      	b.n	800af58 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800af52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af56:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800af58:	687b      	ldr	r3, [r7, #4]
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	370c      	adds	r7, #12
 800af5e:	46bd      	mov	sp, r7
 800af60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af64:	4770      	bx	lr
 800af66:	bf00      	nop
 800af68:	2000c304 	.word	0x2000c304

0800af6c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b082      	sub	sp, #8
 800af70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af72:	f3ef 8305 	mrs	r3, IPSR
 800af76:	603b      	str	r3, [r7, #0]
  return(result);
 800af78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d003      	beq.n	800af86 <osKernelStart+0x1a>
    stat = osErrorISR;
 800af7e:	f06f 0305 	mvn.w	r3, #5
 800af82:	607b      	str	r3, [r7, #4]
 800af84:	e010      	b.n	800afa8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800af86:	4b0b      	ldr	r3, [pc, #44]	; (800afb4 <osKernelStart+0x48>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	2b01      	cmp	r3, #1
 800af8c:	d109      	bne.n	800afa2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800af8e:	f7ff ffbf 	bl	800af10 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800af92:	4b08      	ldr	r3, [pc, #32]	; (800afb4 <osKernelStart+0x48>)
 800af94:	2202      	movs	r2, #2
 800af96:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800af98:	f001 ff28 	bl	800cdec <vTaskStartScheduler>
      stat = osOK;
 800af9c:	2300      	movs	r3, #0
 800af9e:	607b      	str	r3, [r7, #4]
 800afa0:	e002      	b.n	800afa8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800afa2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800afa6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800afa8:	687b      	ldr	r3, [r7, #4]
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3708      	adds	r7, #8
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
 800afb2:	bf00      	nop
 800afb4:	2000c304 	.word	0x2000c304

0800afb8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800afb8:	b580      	push	{r7, lr}
 800afba:	b08e      	sub	sp, #56	; 0x38
 800afbc:	af04      	add	r7, sp, #16
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	60b9      	str	r1, [r7, #8]
 800afc2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800afc4:	2300      	movs	r3, #0
 800afc6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800afc8:	f3ef 8305 	mrs	r3, IPSR
 800afcc:	617b      	str	r3, [r7, #20]
  return(result);
 800afce:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d17e      	bne.n	800b0d2 <osThreadNew+0x11a>
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d07b      	beq.n	800b0d2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800afda:	2380      	movs	r3, #128	; 0x80
 800afdc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800afde:	2318      	movs	r3, #24
 800afe0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800afe2:	2300      	movs	r3, #0
 800afe4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800afe6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800afea:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d045      	beq.n	800b07e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d002      	beq.n	800b000 <osThreadNew+0x48>
        name = attr->name;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	699b      	ldr	r3, [r3, #24]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d002      	beq.n	800b00e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	699b      	ldr	r3, [r3, #24]
 800b00c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b00e:	69fb      	ldr	r3, [r7, #28]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d008      	beq.n	800b026 <osThreadNew+0x6e>
 800b014:	69fb      	ldr	r3, [r7, #28]
 800b016:	2b38      	cmp	r3, #56	; 0x38
 800b018:	d805      	bhi.n	800b026 <osThreadNew+0x6e>
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	685b      	ldr	r3, [r3, #4]
 800b01e:	f003 0301 	and.w	r3, r3, #1
 800b022:	2b00      	cmp	r3, #0
 800b024:	d001      	beq.n	800b02a <osThreadNew+0x72>
        return (NULL);
 800b026:	2300      	movs	r3, #0
 800b028:	e054      	b.n	800b0d4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	695b      	ldr	r3, [r3, #20]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d003      	beq.n	800b03a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	695b      	ldr	r3, [r3, #20]
 800b036:	089b      	lsrs	r3, r3, #2
 800b038:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	689b      	ldr	r3, [r3, #8]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d00e      	beq.n	800b060 <osThreadNew+0xa8>
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	68db      	ldr	r3, [r3, #12]
 800b046:	2bbb      	cmp	r3, #187	; 0xbb
 800b048:	d90a      	bls.n	800b060 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d006      	beq.n	800b060 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	695b      	ldr	r3, [r3, #20]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d002      	beq.n	800b060 <osThreadNew+0xa8>
        mem = 1;
 800b05a:	2301      	movs	r3, #1
 800b05c:	61bb      	str	r3, [r7, #24]
 800b05e:	e010      	b.n	800b082 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	689b      	ldr	r3, [r3, #8]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d10c      	bne.n	800b082 <osThreadNew+0xca>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	68db      	ldr	r3, [r3, #12]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d108      	bne.n	800b082 <osThreadNew+0xca>
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	691b      	ldr	r3, [r3, #16]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d104      	bne.n	800b082 <osThreadNew+0xca>
          mem = 0;
 800b078:	2300      	movs	r3, #0
 800b07a:	61bb      	str	r3, [r7, #24]
 800b07c:	e001      	b.n	800b082 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b07e:	2300      	movs	r3, #0
 800b080:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b082:	69bb      	ldr	r3, [r7, #24]
 800b084:	2b01      	cmp	r3, #1
 800b086:	d110      	bne.n	800b0aa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b090:	9202      	str	r2, [sp, #8]
 800b092:	9301      	str	r3, [sp, #4]
 800b094:	69fb      	ldr	r3, [r7, #28]
 800b096:	9300      	str	r3, [sp, #0]
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	6a3a      	ldr	r2, [r7, #32]
 800b09c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b09e:	68f8      	ldr	r0, [r7, #12]
 800b0a0:	f001 fc96 	bl	800c9d0 <xTaskCreateStatic>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	613b      	str	r3, [r7, #16]
 800b0a8:	e013      	b.n	800b0d2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b0aa:	69bb      	ldr	r3, [r7, #24]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d110      	bne.n	800b0d2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b0b0:	6a3b      	ldr	r3, [r7, #32]
 800b0b2:	b29a      	uxth	r2, r3
 800b0b4:	f107 0310 	add.w	r3, r7, #16
 800b0b8:	9301      	str	r3, [sp, #4]
 800b0ba:	69fb      	ldr	r3, [r7, #28]
 800b0bc:	9300      	str	r3, [sp, #0]
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b0c2:	68f8      	ldr	r0, [r7, #12]
 800b0c4:	f001 fce1 	bl	800ca8a <xTaskCreate>
 800b0c8:	4603      	mov	r3, r0
 800b0ca:	2b01      	cmp	r3, #1
 800b0cc:	d001      	beq.n	800b0d2 <osThreadNew+0x11a>
            hTask = NULL;
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b0d2:	693b      	ldr	r3, [r7, #16]
}
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	3728      	adds	r7, #40	; 0x28
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	bd80      	pop	{r7, pc}

0800b0dc <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b088      	sub	sp, #32
 800b0e0:	af02      	add	r7, sp, #8
 800b0e2:	6078      	str	r0, [r7, #4]
 800b0e4:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d002      	beq.n	800b0f6 <osThreadFlagsSet+0x1a>
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	da03      	bge.n	800b0fe <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800b0f6:	f06f 0303 	mvn.w	r3, #3
 800b0fa:	60fb      	str	r3, [r7, #12]
 800b0fc:	e03a      	b.n	800b174 <osThreadFlagsSet+0x98>
  }
  else {
    rflags = (uint32_t)osError;
 800b0fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b102:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b104:	f3ef 8305 	mrs	r3, IPSR
 800b108:	613b      	str	r3, [r7, #16]
  return(result);
 800b10a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d024      	beq.n	800b15a <osThreadFlagsSet+0x7e>
      yield = pdFALSE;
 800b110:	2300      	movs	r3, #0
 800b112:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800b114:	f107 0308 	add.w	r3, r7, #8
 800b118:	9300      	str	r3, [sp, #0]
 800b11a:	2300      	movs	r3, #0
 800b11c:	2201      	movs	r2, #1
 800b11e:	6839      	ldr	r1, [r7, #0]
 800b120:	6978      	ldr	r0, [r7, #20]
 800b122:	f002 fe13 	bl	800dd4c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800b126:	f107 030c 	add.w	r3, r7, #12
 800b12a:	2200      	movs	r2, #0
 800b12c:	9200      	str	r2, [sp, #0]
 800b12e:	2200      	movs	r2, #0
 800b130:	2100      	movs	r1, #0
 800b132:	6978      	ldr	r0, [r7, #20]
 800b134:	f002 fe0a 	bl	800dd4c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800b138:	68bb      	ldr	r3, [r7, #8]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d00a      	beq.n	800b154 <osThreadFlagsSet+0x78>
 800b13e:	f005 fb4d 	bl	80107dc <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 800b142:	4b0f      	ldr	r3, [pc, #60]	; (800b180 <osThreadFlagsSet+0xa4>)
 800b144:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b148:	601a      	str	r2, [r3, #0]
 800b14a:	f3bf 8f4f 	dsb	sy
 800b14e:	f3bf 8f6f 	isb	sy
 800b152:	e00f      	b.n	800b174 <osThreadFlagsSet+0x98>
 800b154:	f005 fb26 	bl	80107a4 <SEGGER_SYSVIEW_RecordExitISR>
 800b158:	e00c      	b.n	800b174 <osThreadFlagsSet+0x98>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800b15a:	2300      	movs	r3, #0
 800b15c:	2201      	movs	r2, #1
 800b15e:	6839      	ldr	r1, [r7, #0]
 800b160:	6978      	ldr	r0, [r7, #20]
 800b162:	f002 fd23 	bl	800dbac <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800b166:	f107 030c 	add.w	r3, r7, #12
 800b16a:	2200      	movs	r2, #0
 800b16c:	2100      	movs	r1, #0
 800b16e:	6978      	ldr	r0, [r7, #20]
 800b170:	f002 fd1c 	bl	800dbac <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800b174:	68fb      	ldr	r3, [r7, #12]
}
 800b176:	4618      	mov	r0, r3
 800b178:	3718      	adds	r7, #24
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
 800b17e:	bf00      	nop
 800b180:	e000ed04 	.word	0xe000ed04

0800b184 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800b184:	b580      	push	{r7, lr}
 800b186:	b08c      	sub	sp, #48	; 0x30
 800b188:	af00      	add	r7, sp, #0
 800b18a:	60f8      	str	r0, [r7, #12]
 800b18c:	60b9      	str	r1, [r7, #8]
 800b18e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b190:	f3ef 8305 	mrs	r3, IPSR
 800b194:	617b      	str	r3, [r7, #20]
  return(result);
 800b196:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d003      	beq.n	800b1a4 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800b19c:	f06f 0305 	mvn.w	r3, #5
 800b1a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b1a2:	e06b      	b.n	800b27c <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	da03      	bge.n	800b1b2 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800b1aa:	f06f 0303 	mvn.w	r3, #3
 800b1ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b1b0:	e064      	b.n	800b27c <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	f003 0302 	and.w	r3, r3, #2
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d002      	beq.n	800b1c2 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	62bb      	str	r3, [r7, #40]	; 0x28
 800b1c0:	e001      	b.n	800b1c6 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800b1ce:	f001 ff3f 	bl	800d050 <xTaskGetTickCount>
 800b1d2:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800b1d4:	f107 0210 	add.w	r2, r7, #16
 800b1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b1dc:	2000      	movs	r0, #0
 800b1de:	f002 fc7d 	bl	800dadc <xTaskNotifyWait>
 800b1e2:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800b1e4:	69fb      	ldr	r3, [r7, #28]
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	d137      	bne.n	800b25a <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800b1ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	4013      	ands	r3, r2
 800b1f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800b1f2:	693b      	ldr	r3, [r7, #16]
 800b1f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b1f6:	4313      	orrs	r3, r2
 800b1f8:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	f003 0301 	and.w	r3, r3, #1
 800b200:	2b00      	cmp	r3, #0
 800b202:	d00c      	beq.n	800b21e <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800b204:	68fa      	ldr	r2, [r7, #12]
 800b206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b208:	4013      	ands	r3, r2
 800b20a:	68fa      	ldr	r2, [r7, #12]
 800b20c:	429a      	cmp	r2, r3
 800b20e:	d032      	beq.n	800b276 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d10f      	bne.n	800b236 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800b216:	f06f 0302 	mvn.w	r3, #2
 800b21a:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800b21c:	e02e      	b.n	800b27c <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800b21e:	68fa      	ldr	r2, [r7, #12]
 800b220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b222:	4013      	ands	r3, r2
 800b224:	2b00      	cmp	r3, #0
 800b226:	d128      	bne.n	800b27a <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d103      	bne.n	800b236 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800b22e:	f06f 0302 	mvn.w	r3, #2
 800b232:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800b234:	e022      	b.n	800b27c <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800b236:	f001 ff0b 	bl	800d050 <xTaskGetTickCount>
 800b23a:	4602      	mov	r2, r0
 800b23c:	6a3b      	ldr	r3, [r7, #32]
 800b23e:	1ad3      	subs	r3, r2, r3
 800b240:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800b242:	69ba      	ldr	r2, [r7, #24]
 800b244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b246:	429a      	cmp	r2, r3
 800b248:	d902      	bls.n	800b250 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800b24a:	2300      	movs	r3, #0
 800b24c:	627b      	str	r3, [r7, #36]	; 0x24
 800b24e:	e00e      	b.n	800b26e <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800b250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b252:	69bb      	ldr	r3, [r7, #24]
 800b254:	1ad3      	subs	r3, r2, r3
 800b256:	627b      	str	r3, [r7, #36]	; 0x24
 800b258:	e009      	b.n	800b26e <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d103      	bne.n	800b268 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800b260:	f06f 0302 	mvn.w	r3, #2
 800b264:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b266:	e002      	b.n	800b26e <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800b268:	f06f 0301 	mvn.w	r3, #1
 800b26c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800b26e:	69fb      	ldr	r3, [r7, #28]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d1af      	bne.n	800b1d4 <osThreadFlagsWait+0x50>
 800b274:	e002      	b.n	800b27c <osThreadFlagsWait+0xf8>
            break;
 800b276:	bf00      	nop
 800b278:	e000      	b.n	800b27c <osThreadFlagsWait+0xf8>
            break;
 800b27a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800b27c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800b27e:	4618      	mov	r0, r3
 800b280:	3730      	adds	r7, #48	; 0x30
 800b282:	46bd      	mov	sp, r7
 800b284:	bd80      	pop	{r7, pc}

0800b286 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b286:	b580      	push	{r7, lr}
 800b288:	b084      	sub	sp, #16
 800b28a:	af00      	add	r7, sp, #0
 800b28c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b28e:	f3ef 8305 	mrs	r3, IPSR
 800b292:	60bb      	str	r3, [r7, #8]
  return(result);
 800b294:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b296:	2b00      	cmp	r3, #0
 800b298:	d003      	beq.n	800b2a2 <osDelay+0x1c>
    stat = osErrorISR;
 800b29a:	f06f 0305 	mvn.w	r3, #5
 800b29e:	60fb      	str	r3, [r7, #12]
 800b2a0:	e007      	b.n	800b2b2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d002      	beq.n	800b2b2 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f001 fd65 	bl	800cd7c <vTaskDelay>
    }
  }

  return (stat);
 800b2b2:	68fb      	ldr	r3, [r7, #12]
}
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	3710      	adds	r7, #16
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}

0800b2bc <osMemoryPoolNew>:
/* Static memory pool functions */
static void  FreeBlock   (MemPool_t *mp, void *block);
static void *AllocBlock  (MemPool_t *mp);
static void *CreateBlock (MemPool_t *mp);

osMemoryPoolId_t osMemoryPoolNew (uint32_t block_count, uint32_t block_size, const osMemoryPoolAttr_t *attr) {
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b08a      	sub	sp, #40	; 0x28
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	60b9      	str	r1, [r7, #8]
 800b2c6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b2c8:	f3ef 8305 	mrs	r3, IPSR
 800b2cc:	613b      	str	r3, [r7, #16]
  return(result);
 800b2ce:	693b      	ldr	r3, [r7, #16]
  MemPool_t *mp;
  const char *name;
  int32_t mem_cb, mem_mp;
  uint32_t sz;

  if (IS_IRQ()) {
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d002      	beq.n	800b2da <osMemoryPoolNew+0x1e>
    mp = NULL;
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	627b      	str	r3, [r7, #36]	; 0x24
 800b2d8:	e0be      	b.n	800b458 <osMemoryPoolNew+0x19c>
  }
  else if ((block_count == 0U) || (block_size == 0U)) {
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d002      	beq.n	800b2e6 <osMemoryPoolNew+0x2a>
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d102      	bne.n	800b2ec <osMemoryPoolNew+0x30>
    mp = NULL;
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	627b      	str	r3, [r7, #36]	; 0x24
 800b2ea:	e0b5      	b.n	800b458 <osMemoryPoolNew+0x19c>
  }
  else {
    mp = NULL;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	627b      	str	r3, [r7, #36]	; 0x24
    sz = MEMPOOL_ARR_SIZE (block_count, block_size);
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	3303      	adds	r3, #3
 800b2f4:	f023 0203 	bic.w	r2, r3, #3
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	fb02 f303 	mul.w	r3, r2, r3
 800b2fe:	617b      	str	r3, [r7, #20]

    name = NULL;
 800b300:	2300      	movs	r3, #0
 800b302:	623b      	str	r3, [r7, #32]
    mem_cb = -1;
 800b304:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b308:	61fb      	str	r3, [r7, #28]
    mem_mp = -1;
 800b30a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b30e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d038      	beq.n	800b388 <osMemoryPoolNew+0xcc>
      if (attr->name != NULL) {
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d002      	beq.n	800b324 <osMemoryPoolNew+0x68>
        name = attr->name;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(MemPool_t))) {
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	689b      	ldr	r3, [r3, #8]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d006      	beq.n	800b33a <osMemoryPoolNew+0x7e>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	68db      	ldr	r3, [r3, #12]
 800b330:	2b73      	cmp	r3, #115	; 0x73
 800b332:	d902      	bls.n	800b33a <osMemoryPoolNew+0x7e>
        /* Static control block is provided */
        mem_cb = 1;
 800b334:	2301      	movs	r3, #1
 800b336:	61fb      	str	r3, [r7, #28]
 800b338:	e009      	b.n	800b34e <osMemoryPoolNew+0x92>
      }
      else if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	689b      	ldr	r3, [r3, #8]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d105      	bne.n	800b34e <osMemoryPoolNew+0x92>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	68db      	ldr	r3, [r3, #12]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d101      	bne.n	800b34e <osMemoryPoolNew+0x92>
        /* Allocate control block memory on heap */
        mem_cb = 0;
 800b34a:	2300      	movs	r3, #0
 800b34c:	61fb      	str	r3, [r7, #28]
      }

      if ((attr->mp_mem == NULL) && (attr->mp_size == 0U)) {
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	691b      	ldr	r3, [r3, #16]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d106      	bne.n	800b364 <osMemoryPoolNew+0xa8>
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	695b      	ldr	r3, [r3, #20]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d102      	bne.n	800b364 <osMemoryPoolNew+0xa8>
        /* Allocate memory array on heap */
          mem_mp = 0;
 800b35e:	2300      	movs	r3, #0
 800b360:	61bb      	str	r3, [r7, #24]
 800b362:	e015      	b.n	800b390 <osMemoryPoolNew+0xd4>
      }
      else {
        if (attr->mp_mem != NULL) {
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	691b      	ldr	r3, [r3, #16]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d011      	beq.n	800b390 <osMemoryPoolNew+0xd4>
          /* Check if array is 4-byte aligned */
          if (((uint32_t)attr->mp_mem & 3U) == 0U) {
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	691b      	ldr	r3, [r3, #16]
 800b370:	f003 0303 	and.w	r3, r3, #3
 800b374:	2b00      	cmp	r3, #0
 800b376:	d10b      	bne.n	800b390 <osMemoryPoolNew+0xd4>
            /* Check if array big enough */
            if (attr->mp_size >= sz) {
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	695b      	ldr	r3, [r3, #20]
 800b37c:	697a      	ldr	r2, [r7, #20]
 800b37e:	429a      	cmp	r2, r3
 800b380:	d806      	bhi.n	800b390 <osMemoryPoolNew+0xd4>
              /* Static memory pool array is provided */
              mem_mp = 1;
 800b382:	2301      	movs	r3, #1
 800b384:	61bb      	str	r3, [r7, #24]
 800b386:	e003      	b.n	800b390 <osMemoryPoolNew+0xd4>
        }
      }
    }
    else {
      /* Attributes not provided, allocate memory on heap */
      mem_cb = 0;
 800b388:	2300      	movs	r3, #0
 800b38a:	61fb      	str	r3, [r7, #28]
      mem_mp = 0;
 800b38c:	2300      	movs	r3, #0
 800b38e:	61bb      	str	r3, [r7, #24]
    }

    if (mem_cb == 0) {
 800b390:	69fb      	ldr	r3, [r7, #28]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d104      	bne.n	800b3a0 <osMemoryPoolNew+0xe4>
      mp = pvPortMalloc (sizeof(MemPool_t));
 800b396:	2074      	movs	r0, #116	; 0x74
 800b398:	f003 fc24 	bl	800ebe4 <pvPortMalloc>
 800b39c:	6278      	str	r0, [r7, #36]	; 0x24
 800b39e:	e002      	b.n	800b3a6 <osMemoryPoolNew+0xea>
    } else {
      mp = attr->cb_mem;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	689b      	ldr	r3, [r3, #8]
 800b3a4:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (mp != NULL) {
 800b3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d01b      	beq.n	800b3e4 <osMemoryPoolNew+0x128>
      /* Create a semaphore (max count == initial count == block_count) */
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        mp->sem = xSemaphoreCreateCountingStatic (block_count, block_count, &mp->mem_sem);
 800b3ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3ae:	3324      	adds	r3, #36	; 0x24
 800b3b0:	461a      	mov	r2, r3
 800b3b2:	68f9      	ldr	r1, [r7, #12]
 800b3b4:	68f8      	ldr	r0, [r7, #12]
 800b3b6:	f000 fbaa 	bl	800bb0e <xQueueCreateCountingSemaphoreStatic>
 800b3ba:	4602      	mov	r2, r0
 800b3bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3be:	605a      	str	r2, [r3, #4]
        mp->sem = xSemaphoreCreateCounting (block_count, block_count);
      #else
        mp->sem == NULL;
      #endif

      if (mp->sem != NULL) {
 800b3c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d00d      	beq.n	800b3e4 <osMemoryPoolNew+0x128>
        /* Setup memory array */
        if (mem_mp == 0) {
 800b3c8:	69bb      	ldr	r3, [r7, #24]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d106      	bne.n	800b3dc <osMemoryPoolNew+0x120>
          mp->mem_arr = pvPortMalloc (sz);
 800b3ce:	6978      	ldr	r0, [r7, #20]
 800b3d0:	f003 fc08 	bl	800ebe4 <pvPortMalloc>
 800b3d4:	4602      	mov	r2, r0
 800b3d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3d8:	609a      	str	r2, [r3, #8]
 800b3da:	e003      	b.n	800b3e4 <osMemoryPoolNew+0x128>
        } else {
          mp->mem_arr = attr->mp_mem;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	691a      	ldr	r2, [r3, #16]
 800b3e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3e2:	609a      	str	r2, [r3, #8]
        }
      }
    }

    if ((mp != NULL) && (mp->mem_arr != NULL)) {
 800b3e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d02b      	beq.n	800b442 <osMemoryPoolNew+0x186>
 800b3ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3ec:	689b      	ldr	r3, [r3, #8]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d027      	beq.n	800b442 <osMemoryPoolNew+0x186>
      /* Memory pool can be created */
      mp->head    = NULL;
 800b3f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	601a      	str	r2, [r3, #0]
      mp->mem_sz  = sz;
 800b3f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3fa:	697a      	ldr	r2, [r7, #20]
 800b3fc:	60da      	str	r2, [r3, #12]
      mp->name    = name;
 800b3fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b400:	6a3a      	ldr	r2, [r7, #32]
 800b402:	611a      	str	r2, [r3, #16]
      mp->bl_sz   = block_size;
 800b404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b406:	68ba      	ldr	r2, [r7, #8]
 800b408:	615a      	str	r2, [r3, #20]
      mp->bl_cnt  = block_count;
 800b40a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b40c:	68fa      	ldr	r2, [r7, #12]
 800b40e:	619a      	str	r2, [r3, #24]
      mp->n       = 0U;
 800b410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b412:	2200      	movs	r2, #0
 800b414:	61da      	str	r2, [r3, #28]

      /* Set heap allocated memory flags */
      mp->status = MPOOL_STATUS;
 800b416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b418:	4a12      	ldr	r2, [pc, #72]	; (800b464 <osMemoryPoolNew+0x1a8>)
 800b41a:	621a      	str	r2, [r3, #32]

      if (mem_cb == 0) {
 800b41c:	69fb      	ldr	r3, [r7, #28]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d105      	bne.n	800b42e <osMemoryPoolNew+0x172>
        /* Control block on heap */
        mp->status |= 1U;
 800b422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b424:	6a1b      	ldr	r3, [r3, #32]
 800b426:	f043 0201 	orr.w	r2, r3, #1
 800b42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b42c:	621a      	str	r2, [r3, #32]
      }
      if (mem_mp == 0) {
 800b42e:	69bb      	ldr	r3, [r7, #24]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d111      	bne.n	800b458 <osMemoryPoolNew+0x19c>
        /* Memory array on heap */
        mp->status |= 2U;
 800b434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b436:	6a1b      	ldr	r3, [r3, #32]
 800b438:	f043 0202 	orr.w	r2, r3, #2
 800b43c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b43e:	621a      	str	r2, [r3, #32]
      if (mem_mp == 0) {
 800b440:	e00a      	b.n	800b458 <osMemoryPoolNew+0x19c>
      }
    }
    else {
      /* Memory pool cannot be created, release allocated resources */
      if ((mem_cb == 0) && (mp != NULL)) {
 800b442:	69fb      	ldr	r3, [r7, #28]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d105      	bne.n	800b454 <osMemoryPoolNew+0x198>
 800b448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d002      	beq.n	800b454 <osMemoryPoolNew+0x198>
        /* Free control block memory */
        vPortFree (mp);
 800b44e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b450:	f003 fc94 	bl	800ed7c <vPortFree>
      }
      mp = NULL;
 800b454:	2300      	movs	r3, #0
 800b456:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }

  return (mp);
 800b458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b45a:	4618      	mov	r0, r3
 800b45c:	3728      	adds	r7, #40	; 0x28
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd80      	pop	{r7, pc}
 800b462:	bf00      	nop
 800b464:	5eed0000 	.word	0x5eed0000

0800b468 <osMemoryPoolAlloc>:
  }

  return (p);
}

void *osMemoryPoolAlloc (osMemoryPoolId_t mp_id, uint32_t timeout) {
 800b468:	b580      	push	{r7, lr}
 800b46a:	b08a      	sub	sp, #40	; 0x28
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
 800b470:	6039      	str	r1, [r7, #0]
  MemPool_t *mp;
  void *block;
  uint32_t isrm;

  if (mp_id == NULL) {
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d102      	bne.n	800b47e <osMemoryPoolAlloc+0x16>
    /* Invalid input parameters */
    block = NULL;
 800b478:	2300      	movs	r3, #0
 800b47a:	627b      	str	r3, [r7, #36]	; 0x24
 800b47c:	e062      	b.n	800b544 <osMemoryPoolAlloc+0xdc>
  }
  else {
    block = NULL;
 800b47e:	2300      	movs	r3, #0
 800b480:	627b      	str	r3, [r7, #36]	; 0x24

    mp = (MemPool_t *)mp_id;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	623b      	str	r3, [r7, #32]

    if ((mp->status & MPOOL_STATUS) == MPOOL_STATUS) {
 800b486:	6a3b      	ldr	r3, [r7, #32]
 800b488:	6a1a      	ldr	r2, [r3, #32]
 800b48a:	4b31      	ldr	r3, [pc, #196]	; (800b550 <osMemoryPoolAlloc+0xe8>)
 800b48c:	4013      	ands	r3, r2
 800b48e:	4a30      	ldr	r2, [pc, #192]	; (800b550 <osMemoryPoolAlloc+0xe8>)
 800b490:	4293      	cmp	r3, r2
 800b492:	d157      	bne.n	800b544 <osMemoryPoolAlloc+0xdc>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b494:	f3ef 8305 	mrs	r3, IPSR
 800b498:	61bb      	str	r3, [r7, #24]
  return(result);
 800b49a:	69bb      	ldr	r3, [r7, #24]
      if (IS_IRQ()) {
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d032      	beq.n	800b506 <osMemoryPoolAlloc+0x9e>
        if (timeout == 0U) {
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d14e      	bne.n	800b544 <osMemoryPoolAlloc+0xdc>
          if (xSemaphoreTakeFromISR (mp->sem, NULL) == pdTRUE) {
 800b4a6:	6a3b      	ldr	r3, [r7, #32]
 800b4a8:	685b      	ldr	r3, [r3, #4]
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	2100      	movs	r1, #0
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f001 f826 	bl	800c500 <xQueueReceiveFromISR>
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	2b01      	cmp	r3, #1
 800b4b8:	d144      	bne.n	800b544 <osMemoryPoolAlloc+0xdc>
            if ((mp->status & MPOOL_STATUS) == MPOOL_STATUS) {
 800b4ba:	6a3b      	ldr	r3, [r7, #32]
 800b4bc:	6a1a      	ldr	r2, [r3, #32]
 800b4be:	4b24      	ldr	r3, [pc, #144]	; (800b550 <osMemoryPoolAlloc+0xe8>)
 800b4c0:	4013      	ands	r3, r2
 800b4c2:	4a23      	ldr	r2, [pc, #140]	; (800b550 <osMemoryPoolAlloc+0xe8>)
 800b4c4:	4293      	cmp	r3, r2
 800b4c6:	d13d      	bne.n	800b544 <osMemoryPoolAlloc+0xdc>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b4c8:	f3ef 8211 	mrs	r2, BASEPRI
 800b4cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4d0:	f383 8811 	msr	BASEPRI, r3
 800b4d4:	f3bf 8f6f 	isb	sy
 800b4d8:	f3bf 8f4f 	dsb	sy
 800b4dc:	617a      	str	r2, [r7, #20]
 800b4de:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b4e0:	697b      	ldr	r3, [r7, #20]
              isrm  = taskENTER_CRITICAL_FROM_ISR();
 800b4e2:	61fb      	str	r3, [r7, #28]

              /* Get a block from the free-list */
              block = AllocBlock(mp);
 800b4e4:	6a38      	ldr	r0, [r7, #32]
 800b4e6:	f000 f8f5 	bl	800b6d4 <AllocBlock>
 800b4ea:	6278      	str	r0, [r7, #36]	; 0x24

              if (block == NULL) {
 800b4ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d103      	bne.n	800b4fa <osMemoryPoolAlloc+0x92>
                /* List of free blocks is empty, 'create' new block */
                block = CreateBlock(mp);
 800b4f2:	6a38      	ldr	r0, [r7, #32]
 800b4f4:	f000 f8cc 	bl	800b690 <CreateBlock>
 800b4f8:	6278      	str	r0, [r7, #36]	; 0x24
 800b4fa:	69fb      	ldr	r3, [r7, #28]
 800b4fc:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b504:	e01e      	b.n	800b544 <osMemoryPoolAlloc+0xdc>
            }
          }
        }
      }
      else {
        if (xSemaphoreTake (mp->sem, (TickType_t)timeout) == pdTRUE) {
 800b506:	6a3b      	ldr	r3, [r7, #32]
 800b508:	685b      	ldr	r3, [r3, #4]
 800b50a:	6839      	ldr	r1, [r7, #0]
 800b50c:	4618      	mov	r0, r3
 800b50e:	f000 febb 	bl	800c288 <xQueueSemaphoreTake>
 800b512:	4603      	mov	r3, r0
 800b514:	2b01      	cmp	r3, #1
 800b516:	d115      	bne.n	800b544 <osMemoryPoolAlloc+0xdc>
          if ((mp->status & MPOOL_STATUS) == MPOOL_STATUS) {
 800b518:	6a3b      	ldr	r3, [r7, #32]
 800b51a:	6a1a      	ldr	r2, [r3, #32]
 800b51c:	4b0c      	ldr	r3, [pc, #48]	; (800b550 <osMemoryPoolAlloc+0xe8>)
 800b51e:	4013      	ands	r3, r2
 800b520:	4a0b      	ldr	r2, [pc, #44]	; (800b550 <osMemoryPoolAlloc+0xe8>)
 800b522:	4293      	cmp	r3, r2
 800b524:	d10e      	bne.n	800b544 <osMemoryPoolAlloc+0xdc>
            taskENTER_CRITICAL();
 800b526:	f003 f9ed 	bl	800e904 <vPortEnterCritical>

            /* Get a block from the free-list */
            block = AllocBlock(mp);
 800b52a:	6a38      	ldr	r0, [r7, #32]
 800b52c:	f000 f8d2 	bl	800b6d4 <AllocBlock>
 800b530:	6278      	str	r0, [r7, #36]	; 0x24

            if (block == NULL) {
 800b532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b534:	2b00      	cmp	r3, #0
 800b536:	d103      	bne.n	800b540 <osMemoryPoolAlloc+0xd8>
              /* List of free blocks is empty, 'create' new block */
              block = CreateBlock(mp);
 800b538:	6a38      	ldr	r0, [r7, #32]
 800b53a:	f000 f8a9 	bl	800b690 <CreateBlock>
 800b53e:	6278      	str	r0, [r7, #36]	; 0x24
            }

            taskEXIT_CRITICAL();
 800b540:	f003 fa10 	bl	800e964 <vPortExitCritical>
        }
      }
    }
  }

  return (block);
 800b544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b546:	4618      	mov	r0, r3
 800b548:	3728      	adds	r7, #40	; 0x28
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}
 800b54e:	bf00      	nop
 800b550:	5eed0000 	.word	0x5eed0000

0800b554 <osMemoryPoolFree>:

osStatus_t osMemoryPoolFree (osMemoryPoolId_t mp_id, void *block) {
 800b554:	b580      	push	{r7, lr}
 800b556:	b08a      	sub	sp, #40	; 0x28
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
 800b55c:	6039      	str	r1, [r7, #0]
  MemPool_t *mp;
  osStatus_t stat;
  uint32_t isrm;
  BaseType_t yield;

  if ((mp_id == NULL) || (block == NULL)) {
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d002      	beq.n	800b56a <osMemoryPoolFree+0x16>
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d103      	bne.n	800b572 <osMemoryPoolFree+0x1e>
    /* Invalid input parameters */
    stat = osErrorParameter;
 800b56a:	f06f 0303 	mvn.w	r3, #3
 800b56e:	627b      	str	r3, [r7, #36]	; 0x24
 800b570:	e084      	b.n	800b67c <osMemoryPoolFree+0x128>
  }
  else {
    mp = (MemPool_t *)mp_id;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	623b      	str	r3, [r7, #32]

    if ((mp->status & MPOOL_STATUS) != MPOOL_STATUS) {
 800b576:	6a3b      	ldr	r3, [r7, #32]
 800b578:	6a1a      	ldr	r2, [r3, #32]
 800b57a:	4b43      	ldr	r3, [pc, #268]	; (800b688 <osMemoryPoolFree+0x134>)
 800b57c:	4013      	ands	r3, r2
 800b57e:	4a42      	ldr	r2, [pc, #264]	; (800b688 <osMemoryPoolFree+0x134>)
 800b580:	4293      	cmp	r3, r2
 800b582:	d003      	beq.n	800b58c <osMemoryPoolFree+0x38>
      /* Invalid object status */
      stat = osErrorResource;
 800b584:	f06f 0302 	mvn.w	r3, #2
 800b588:	627b      	str	r3, [r7, #36]	; 0x24
 800b58a:	e077      	b.n	800b67c <osMemoryPoolFree+0x128>
    }
    else if ((block < (void *)&mp->mem_arr[0]) || (block > (void*)&mp->mem_arr[mp->mem_sz-1])) {
 800b58c:	6a3b      	ldr	r3, [r7, #32]
 800b58e:	689b      	ldr	r3, [r3, #8]
 800b590:	683a      	ldr	r2, [r7, #0]
 800b592:	429a      	cmp	r2, r3
 800b594:	d308      	bcc.n	800b5a8 <osMemoryPoolFree+0x54>
 800b596:	6a3b      	ldr	r3, [r7, #32]
 800b598:	689a      	ldr	r2, [r3, #8]
 800b59a:	6a3b      	ldr	r3, [r7, #32]
 800b59c:	68db      	ldr	r3, [r3, #12]
 800b59e:	3b01      	subs	r3, #1
 800b5a0:	4413      	add	r3, r2
 800b5a2:	683a      	ldr	r2, [r7, #0]
 800b5a4:	429a      	cmp	r2, r3
 800b5a6:	d903      	bls.n	800b5b0 <osMemoryPoolFree+0x5c>
      /* Block pointer outside of memory array area */
      stat = osErrorParameter;
 800b5a8:	f06f 0303 	mvn.w	r3, #3
 800b5ac:	627b      	str	r3, [r7, #36]	; 0x24
 800b5ae:	e065      	b.n	800b67c <osMemoryPoolFree+0x128>
    }
    else {
      stat = osOK;
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b5b4:	f3ef 8305 	mrs	r3, IPSR
 800b5b8:	61bb      	str	r3, [r7, #24]
  return(result);
 800b5ba:	69bb      	ldr	r3, [r7, #24]

      if (IS_IRQ()) {
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d040      	beq.n	800b642 <osMemoryPoolFree+0xee>
        if (uxSemaphoreGetCountFromISR (mp->sem) == mp->bl_cnt) {
 800b5c0:	6a3b      	ldr	r3, [r7, #32]
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	f001 f857 	bl	800c678 <uxQueueMessagesWaitingFromISR>
 800b5ca:	4602      	mov	r2, r0
 800b5cc:	6a3b      	ldr	r3, [r7, #32]
 800b5ce:	699b      	ldr	r3, [r3, #24]
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d103      	bne.n	800b5dc <osMemoryPoolFree+0x88>
          stat = osErrorResource;
 800b5d4:	f06f 0302 	mvn.w	r3, #2
 800b5d8:	627b      	str	r3, [r7, #36]	; 0x24
 800b5da:	e04f      	b.n	800b67c <osMemoryPoolFree+0x128>
	__asm volatile
 800b5dc:	f3ef 8211 	mrs	r2, BASEPRI
 800b5e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5e4:	f383 8811 	msr	BASEPRI, r3
 800b5e8:	f3bf 8f6f 	isb	sy
 800b5ec:	f3bf 8f4f 	dsb	sy
 800b5f0:	613a      	str	r2, [r7, #16]
 800b5f2:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
 800b5f4:	693b      	ldr	r3, [r7, #16]
        }
        else {
          isrm = taskENTER_CRITICAL_FROM_ISR();
 800b5f6:	61fb      	str	r3, [r7, #28]

          /* Add block to the list of free blocks */
          FreeBlock(mp, block);
 800b5f8:	6839      	ldr	r1, [r7, #0]
 800b5fa:	6a38      	ldr	r0, [r7, #32]
 800b5fc:	f000 f882 	bl	800b704 <FreeBlock>
 800b600:	69fb      	ldr	r3, [r7, #28]
 800b602:	617b      	str	r3, [r7, #20]
	__asm volatile
 800b604:	697b      	ldr	r3, [r7, #20]
 800b606:	f383 8811 	msr	BASEPRI, r3
}
 800b60a:	bf00      	nop

          taskEXIT_CRITICAL_FROM_ISR(isrm);

          yield = pdFALSE;
 800b60c:	2300      	movs	r3, #0
 800b60e:	60bb      	str	r3, [r7, #8]
          xSemaphoreGiveFromISR (mp->sem, &yield);
 800b610:	6a3b      	ldr	r3, [r7, #32]
 800b612:	685b      	ldr	r3, [r3, #4]
 800b614:	f107 0208 	add.w	r2, r7, #8
 800b618:	4611      	mov	r1, r2
 800b61a:	4618      	mov	r0, r3
 800b61c:	f000 fc83 	bl	800bf26 <xQueueGiveFromISR>
          portYIELD_FROM_ISR (yield);
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d00a      	beq.n	800b63c <osMemoryPoolFree+0xe8>
 800b626:	f005 f8d9 	bl	80107dc <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 800b62a:	4b18      	ldr	r3, [pc, #96]	; (800b68c <osMemoryPoolFree+0x138>)
 800b62c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b630:	601a      	str	r2, [r3, #0]
 800b632:	f3bf 8f4f 	dsb	sy
 800b636:	f3bf 8f6f 	isb	sy
 800b63a:	e01f      	b.n	800b67c <osMemoryPoolFree+0x128>
 800b63c:	f005 f8b2 	bl	80107a4 <SEGGER_SYSVIEW_RecordExitISR>
 800b640:	e01c      	b.n	800b67c <osMemoryPoolFree+0x128>
        }
      }
      else {
        if (uxSemaphoreGetCount (mp->sem) == mp->bl_cnt) {
 800b642:	6a3b      	ldr	r3, [r7, #32]
 800b644:	685b      	ldr	r3, [r3, #4]
 800b646:	4618      	mov	r0, r3
 800b648:	f000 fff8 	bl	800c63c <uxQueueMessagesWaiting>
 800b64c:	4602      	mov	r2, r0
 800b64e:	6a3b      	ldr	r3, [r7, #32]
 800b650:	699b      	ldr	r3, [r3, #24]
 800b652:	429a      	cmp	r2, r3
 800b654:	d103      	bne.n	800b65e <osMemoryPoolFree+0x10a>
          stat = osErrorResource;
 800b656:	f06f 0302 	mvn.w	r3, #2
 800b65a:	627b      	str	r3, [r7, #36]	; 0x24
 800b65c:	e00e      	b.n	800b67c <osMemoryPoolFree+0x128>
        }
        else {
          taskENTER_CRITICAL();
 800b65e:	f003 f951 	bl	800e904 <vPortEnterCritical>

          /* Add block to the list of free blocks */
          FreeBlock(mp, block);
 800b662:	6839      	ldr	r1, [r7, #0]
 800b664:	6a38      	ldr	r0, [r7, #32]
 800b666:	f000 f84d 	bl	800b704 <FreeBlock>

          taskEXIT_CRITICAL();
 800b66a:	f003 f97b 	bl	800e964 <vPortExitCritical>

          xSemaphoreGive (mp->sem);
 800b66e:	6a3b      	ldr	r3, [r7, #32]
 800b670:	6858      	ldr	r0, [r3, #4]
 800b672:	2300      	movs	r3, #0
 800b674:	2200      	movs	r2, #0
 800b676:	2100      	movs	r1, #0
 800b678:	f000 fa80 	bl	800bb7c <xQueueGenericSend>
        }
      }
    }
  }

  return (stat);
 800b67c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b67e:	4618      	mov	r0, r3
 800b680:	3728      	adds	r7, #40	; 0x28
 800b682:	46bd      	mov	sp, r7
 800b684:	bd80      	pop	{r7, pc}
 800b686:	bf00      	nop
 800b688:	5eed0000 	.word	0x5eed0000
 800b68c:	e000ed04 	.word	0xe000ed04

0800b690 <CreateBlock>:
}

/*
  Create new block given according to the current block index.
*/
static void *CreateBlock (MemPool_t *mp) {
 800b690:	b480      	push	{r7}
 800b692:	b085      	sub	sp, #20
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
  MemPoolBlock_t *p = NULL;
 800b698:	2300      	movs	r3, #0
 800b69a:	60fb      	str	r3, [r7, #12]

  if (mp->n < mp->bl_cnt) {
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	69da      	ldr	r2, [r3, #28]
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	699b      	ldr	r3, [r3, #24]
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d20e      	bcs.n	800b6c6 <CreateBlock+0x36>
    /* Unallocated blocks exist, set pointer to new block */
    p = (void *)(mp->mem_arr + (mp->bl_sz * mp->n));
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	689a      	ldr	r2, [r3, #8]
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	695b      	ldr	r3, [r3, #20]
 800b6b0:	6879      	ldr	r1, [r7, #4]
 800b6b2:	69c9      	ldr	r1, [r1, #28]
 800b6b4:	fb01 f303 	mul.w	r3, r1, r3
 800b6b8:	4413      	add	r3, r2
 800b6ba:	60fb      	str	r3, [r7, #12]

    /* Increment block index */
    mp->n += 1U;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	69db      	ldr	r3, [r3, #28]
 800b6c0:	1c5a      	adds	r2, r3, #1
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	61da      	str	r2, [r3, #28]
  }

  return (p);
 800b6c6:	68fb      	ldr	r3, [r7, #12]
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3714      	adds	r7, #20
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr

0800b6d4 <AllocBlock>:

/*
  Allocate a block by reading the list of free blocks.
*/
static void *AllocBlock (MemPool_t *mp) {
 800b6d4:	b480      	push	{r7}
 800b6d6:	b085      	sub	sp, #20
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  MemPoolBlock_t *p = NULL;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	60fb      	str	r3, [r7, #12]

  if (mp->head != NULL) {
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d006      	beq.n	800b6f6 <AllocBlock+0x22>
    /* List of free block exists, get head block */
    p = mp->head;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	60fb      	str	r3, [r7, #12]

    /* Head block is now next on the list */
    mp->head = p->next;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	681a      	ldr	r2, [r3, #0]
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	601a      	str	r2, [r3, #0]
  }

  return (p);
 800b6f6:	68fb      	ldr	r3, [r7, #12]
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3714      	adds	r7, #20
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b702:	4770      	bx	lr

0800b704 <FreeBlock>:

/*
  Free block by putting it to the list of free blocks.
*/
static void FreeBlock (MemPool_t *mp, void *block) {
 800b704:	b480      	push	{r7}
 800b706:	b085      	sub	sp, #20
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
 800b70c:	6039      	str	r1, [r7, #0]
  MemPoolBlock_t *p = block;
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	60fb      	str	r3, [r7, #12]

  /* Store current head into block memory space */
  p->next = mp->head;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681a      	ldr	r2, [r3, #0]
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	601a      	str	r2, [r3, #0]

  /* Store current block as new head */
  mp->head = p;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	68fa      	ldr	r2, [r7, #12]
 800b71e:	601a      	str	r2, [r3, #0]
}
 800b720:	bf00      	nop
 800b722:	3714      	adds	r7, #20
 800b724:	46bd      	mov	sp, r7
 800b726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72a:	4770      	bx	lr

0800b72c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b72c:	b480      	push	{r7}
 800b72e:	b085      	sub	sp, #20
 800b730:	af00      	add	r7, sp, #0
 800b732:	60f8      	str	r0, [r7, #12]
 800b734:	60b9      	str	r1, [r7, #8]
 800b736:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	4a07      	ldr	r2, [pc, #28]	; (800b758 <vApplicationGetIdleTaskMemory+0x2c>)
 800b73c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b73e:	68bb      	ldr	r3, [r7, #8]
 800b740:	4a06      	ldr	r2, [pc, #24]	; (800b75c <vApplicationGetIdleTaskMemory+0x30>)
 800b742:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2280      	movs	r2, #128	; 0x80
 800b748:	601a      	str	r2, [r3, #0]
}
 800b74a:	bf00      	nop
 800b74c:	3714      	adds	r7, #20
 800b74e:	46bd      	mov	sp, r7
 800b750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b754:	4770      	bx	lr
 800b756:	bf00      	nop
 800b758:	2000c308 	.word	0x2000c308
 800b75c:	2000c3c4 	.word	0x2000c3c4

0800b760 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b760:	b480      	push	{r7}
 800b762:	b085      	sub	sp, #20
 800b764:	af00      	add	r7, sp, #0
 800b766:	60f8      	str	r0, [r7, #12]
 800b768:	60b9      	str	r1, [r7, #8]
 800b76a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	4a07      	ldr	r2, [pc, #28]	; (800b78c <vApplicationGetTimerTaskMemory+0x2c>)
 800b770:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	4a06      	ldr	r2, [pc, #24]	; (800b790 <vApplicationGetTimerTaskMemory+0x30>)
 800b776:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b77e:	601a      	str	r2, [r3, #0]
}
 800b780:	bf00      	nop
 800b782:	3714      	adds	r7, #20
 800b784:	46bd      	mov	sp, r7
 800b786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78a:	4770      	bx	lr
 800b78c:	2000c5c4 	.word	0x2000c5c4
 800b790:	2000c680 	.word	0x2000c680

0800b794 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b794:	b480      	push	{r7}
 800b796:	b083      	sub	sp, #12
 800b798:	af00      	add	r7, sp, #0
 800b79a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	f103 0208 	add.w	r2, r3, #8
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b7ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	f103 0208 	add.w	r2, r3, #8
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	f103 0208 	add.w	r2, r3, #8
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b7c8:	bf00      	nop
 800b7ca:	370c      	adds	r7, #12
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d2:	4770      	bx	lr

0800b7d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b083      	sub	sp, #12
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2200      	movs	r2, #0
 800b7e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b7e2:	bf00      	nop
 800b7e4:	370c      	adds	r7, #12
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ec:	4770      	bx	lr

0800b7ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b7ee:	b480      	push	{r7}
 800b7f0:	b085      	sub	sp, #20
 800b7f2:	af00      	add	r7, sp, #0
 800b7f4:	6078      	str	r0, [r7, #4]
 800b7f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	685b      	ldr	r3, [r3, #4]
 800b7fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	68fa      	ldr	r2, [r7, #12]
 800b802:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	689a      	ldr	r2, [r3, #8]
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	689b      	ldr	r3, [r3, #8]
 800b810:	683a      	ldr	r2, [r7, #0]
 800b812:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	683a      	ldr	r2, [r7, #0]
 800b818:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	687a      	ldr	r2, [r7, #4]
 800b81e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	1c5a      	adds	r2, r3, #1
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	601a      	str	r2, [r3, #0]
}
 800b82a:	bf00      	nop
 800b82c:	3714      	adds	r7, #20
 800b82e:	46bd      	mov	sp, r7
 800b830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b834:	4770      	bx	lr

0800b836 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b836:	b480      	push	{r7}
 800b838:	b085      	sub	sp, #20
 800b83a:	af00      	add	r7, sp, #0
 800b83c:	6078      	str	r0, [r7, #4]
 800b83e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b84c:	d103      	bne.n	800b856 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	691b      	ldr	r3, [r3, #16]
 800b852:	60fb      	str	r3, [r7, #12]
 800b854:	e00c      	b.n	800b870 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	3308      	adds	r3, #8
 800b85a:	60fb      	str	r3, [r7, #12]
 800b85c:	e002      	b.n	800b864 <vListInsert+0x2e>
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	685b      	ldr	r3, [r3, #4]
 800b862:	60fb      	str	r3, [r7, #12]
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	685b      	ldr	r3, [r3, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	68ba      	ldr	r2, [r7, #8]
 800b86c:	429a      	cmp	r2, r3
 800b86e:	d2f6      	bcs.n	800b85e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	685a      	ldr	r2, [r3, #4]
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	685b      	ldr	r3, [r3, #4]
 800b87c:	683a      	ldr	r2, [r7, #0]
 800b87e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b880:	683b      	ldr	r3, [r7, #0]
 800b882:	68fa      	ldr	r2, [r7, #12]
 800b884:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	683a      	ldr	r2, [r7, #0]
 800b88a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	687a      	ldr	r2, [r7, #4]
 800b890:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	1c5a      	adds	r2, r3, #1
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	601a      	str	r2, [r3, #0]
}
 800b89c:	bf00      	nop
 800b89e:	3714      	adds	r7, #20
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b085      	sub	sp, #20
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	691b      	ldr	r3, [r3, #16]
 800b8b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	687a      	ldr	r2, [r7, #4]
 800b8bc:	6892      	ldr	r2, [r2, #8]
 800b8be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	689b      	ldr	r3, [r3, #8]
 800b8c4:	687a      	ldr	r2, [r7, #4]
 800b8c6:	6852      	ldr	r2, [r2, #4]
 800b8c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	685b      	ldr	r3, [r3, #4]
 800b8ce:	687a      	ldr	r2, [r7, #4]
 800b8d0:	429a      	cmp	r2, r3
 800b8d2:	d103      	bne.n	800b8dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	689a      	ldr	r2, [r3, #8]
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2200      	movs	r2, #0
 800b8e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	1e5a      	subs	r2, r3, #1
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	681b      	ldr	r3, [r3, #0]
}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3714      	adds	r7, #20
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fa:	4770      	bx	lr

0800b8fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b084      	sub	sp, #16
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d10a      	bne.n	800b926 <xQueueGenericReset+0x2a>
	__asm volatile
 800b910:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b914:	f383 8811 	msr	BASEPRI, r3
 800b918:	f3bf 8f6f 	isb	sy
 800b91c:	f3bf 8f4f 	dsb	sy
 800b920:	60bb      	str	r3, [r7, #8]
}
 800b922:	bf00      	nop
 800b924:	e7fe      	b.n	800b924 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b926:	f002 ffed 	bl	800e904 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	681a      	ldr	r2, [r3, #0]
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b932:	68f9      	ldr	r1, [r7, #12]
 800b934:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b936:	fb01 f303 	mul.w	r3, r1, r3
 800b93a:	441a      	add	r2, r3
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	2200      	movs	r2, #0
 800b944:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681a      	ldr	r2, [r3, #0]
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	681a      	ldr	r2, [r3, #0]
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b956:	3b01      	subs	r3, #1
 800b958:	68f9      	ldr	r1, [r7, #12]
 800b95a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b95c:	fb01 f303 	mul.w	r3, r1, r3
 800b960:	441a      	add	r2, r3
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	22ff      	movs	r2, #255	; 0xff
 800b96a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	22ff      	movs	r2, #255	; 0xff
 800b972:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d114      	bne.n	800b9a6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	691b      	ldr	r3, [r3, #16]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d01a      	beq.n	800b9ba <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	3310      	adds	r3, #16
 800b988:	4618      	mov	r0, r3
 800b98a:	f001 fd0b 	bl	800d3a4 <xTaskRemoveFromEventList>
 800b98e:	4603      	mov	r3, r0
 800b990:	2b00      	cmp	r3, #0
 800b992:	d012      	beq.n	800b9ba <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b994:	4b0c      	ldr	r3, [pc, #48]	; (800b9c8 <xQueueGenericReset+0xcc>)
 800b996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b99a:	601a      	str	r2, [r3, #0]
 800b99c:	f3bf 8f4f 	dsb	sy
 800b9a0:	f3bf 8f6f 	isb	sy
 800b9a4:	e009      	b.n	800b9ba <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	3310      	adds	r3, #16
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	f7ff fef2 	bl	800b794 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	3324      	adds	r3, #36	; 0x24
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f7ff feed 	bl	800b794 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b9ba:	f002 ffd3 	bl	800e964 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b9be:	2301      	movs	r3, #1
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3710      	adds	r7, #16
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}
 800b9c8:	e000ed04 	.word	0xe000ed04

0800b9cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b08e      	sub	sp, #56	; 0x38
 800b9d0:	af02      	add	r7, sp, #8
 800b9d2:	60f8      	str	r0, [r7, #12]
 800b9d4:	60b9      	str	r1, [r7, #8]
 800b9d6:	607a      	str	r2, [r7, #4]
 800b9d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d10a      	bne.n	800b9f6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b9e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9e4:	f383 8811 	msr	BASEPRI, r3
 800b9e8:	f3bf 8f6f 	isb	sy
 800b9ec:	f3bf 8f4f 	dsb	sy
 800b9f0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b9f2:	bf00      	nop
 800b9f4:	e7fe      	b.n	800b9f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d10a      	bne.n	800ba12 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b9fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba00:	f383 8811 	msr	BASEPRI, r3
 800ba04:	f3bf 8f6f 	isb	sy
 800ba08:	f3bf 8f4f 	dsb	sy
 800ba0c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ba0e:	bf00      	nop
 800ba10:	e7fe      	b.n	800ba10 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d002      	beq.n	800ba1e <xQueueGenericCreateStatic+0x52>
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d001      	beq.n	800ba22 <xQueueGenericCreateStatic+0x56>
 800ba1e:	2301      	movs	r3, #1
 800ba20:	e000      	b.n	800ba24 <xQueueGenericCreateStatic+0x58>
 800ba22:	2300      	movs	r3, #0
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d10a      	bne.n	800ba3e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ba28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba2c:	f383 8811 	msr	BASEPRI, r3
 800ba30:	f3bf 8f6f 	isb	sy
 800ba34:	f3bf 8f4f 	dsb	sy
 800ba38:	623b      	str	r3, [r7, #32]
}
 800ba3a:	bf00      	nop
 800ba3c:	e7fe      	b.n	800ba3c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d102      	bne.n	800ba4a <xQueueGenericCreateStatic+0x7e>
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d101      	bne.n	800ba4e <xQueueGenericCreateStatic+0x82>
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	e000      	b.n	800ba50 <xQueueGenericCreateStatic+0x84>
 800ba4e:	2300      	movs	r3, #0
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d10a      	bne.n	800ba6a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ba54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba58:	f383 8811 	msr	BASEPRI, r3
 800ba5c:	f3bf 8f6f 	isb	sy
 800ba60:	f3bf 8f4f 	dsb	sy
 800ba64:	61fb      	str	r3, [r7, #28]
}
 800ba66:	bf00      	nop
 800ba68:	e7fe      	b.n	800ba68 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ba6a:	2350      	movs	r3, #80	; 0x50
 800ba6c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ba6e:	697b      	ldr	r3, [r7, #20]
 800ba70:	2b50      	cmp	r3, #80	; 0x50
 800ba72:	d00a      	beq.n	800ba8a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ba74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba78:	f383 8811 	msr	BASEPRI, r3
 800ba7c:	f3bf 8f6f 	isb	sy
 800ba80:	f3bf 8f4f 	dsb	sy
 800ba84:	61bb      	str	r3, [r7, #24]
}
 800ba86:	bf00      	nop
 800ba88:	e7fe      	b.n	800ba88 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ba8a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ba90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d00d      	beq.n	800bab2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ba96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba98:	2201      	movs	r2, #1
 800ba9a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ba9e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800baa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baa4:	9300      	str	r3, [sp, #0]
 800baa6:	4613      	mov	r3, r2
 800baa8:	687a      	ldr	r2, [r7, #4]
 800baaa:	68b9      	ldr	r1, [r7, #8]
 800baac:	68f8      	ldr	r0, [r7, #12]
 800baae:	f000 f805 	bl	800babc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800bab4:	4618      	mov	r0, r3
 800bab6:	3730      	adds	r7, #48	; 0x30
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}

0800babc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b084      	sub	sp, #16
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	60f8      	str	r0, [r7, #12]
 800bac4:	60b9      	str	r1, [r7, #8]
 800bac6:	607a      	str	r2, [r7, #4]
 800bac8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800baca:	68bb      	ldr	r3, [r7, #8]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d103      	bne.n	800bad8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bad0:	69bb      	ldr	r3, [r7, #24]
 800bad2:	69ba      	ldr	r2, [r7, #24]
 800bad4:	601a      	str	r2, [r3, #0]
 800bad6:	e002      	b.n	800bade <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bad8:	69bb      	ldr	r3, [r7, #24]
 800bada:	687a      	ldr	r2, [r7, #4]
 800badc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bade:	69bb      	ldr	r3, [r7, #24]
 800bae0:	68fa      	ldr	r2, [r7, #12]
 800bae2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bae4:	69bb      	ldr	r3, [r7, #24]
 800bae6:	68ba      	ldr	r2, [r7, #8]
 800bae8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800baea:	2101      	movs	r1, #1
 800baec:	69b8      	ldr	r0, [r7, #24]
 800baee:	f7ff ff05 	bl	800b8fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800baf2:	69bb      	ldr	r3, [r7, #24]
 800baf4:	78fa      	ldrb	r2, [r7, #3]
 800baf6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 800bafa:	78fb      	ldrb	r3, [r7, #3]
 800bafc:	68ba      	ldr	r2, [r7, #8]
 800bafe:	68f9      	ldr	r1, [r7, #12]
 800bb00:	2073      	movs	r0, #115	; 0x73
 800bb02:	f004 f98f 	bl	800fe24 <SEGGER_SYSVIEW_RecordU32x3>
}
 800bb06:	bf00      	nop
 800bb08:	3710      	adds	r7, #16
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bd80      	pop	{r7, pc}

0800bb0e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800bb0e:	b580      	push	{r7, lr}
 800bb10:	b08a      	sub	sp, #40	; 0x28
 800bb12:	af02      	add	r7, sp, #8
 800bb14:	60f8      	str	r0, [r7, #12]
 800bb16:	60b9      	str	r1, [r7, #8]
 800bb18:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d10a      	bne.n	800bb36 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800bb20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb24:	f383 8811 	msr	BASEPRI, r3
 800bb28:	f3bf 8f6f 	isb	sy
 800bb2c:	f3bf 8f4f 	dsb	sy
 800bb30:	61bb      	str	r3, [r7, #24]
}
 800bb32:	bf00      	nop
 800bb34:	e7fe      	b.n	800bb34 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800bb36:	68ba      	ldr	r2, [r7, #8]
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	429a      	cmp	r2, r3
 800bb3c:	d90a      	bls.n	800bb54 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800bb3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb42:	f383 8811 	msr	BASEPRI, r3
 800bb46:	f3bf 8f6f 	isb	sy
 800bb4a:	f3bf 8f4f 	dsb	sy
 800bb4e:	617b      	str	r3, [r7, #20]
}
 800bb50:	bf00      	nop
 800bb52:	e7fe      	b.n	800bb52 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800bb54:	2302      	movs	r3, #2
 800bb56:	9300      	str	r3, [sp, #0]
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	2100      	movs	r1, #0
 800bb5e:	68f8      	ldr	r0, [r7, #12]
 800bb60:	f7ff ff34 	bl	800b9cc <xQueueGenericCreateStatic>
 800bb64:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800bb66:	69fb      	ldr	r3, [r7, #28]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d002      	beq.n	800bb72 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800bb6c:	69fb      	ldr	r3, [r7, #28]
 800bb6e:	68ba      	ldr	r2, [r7, #8]
 800bb70:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800bb72:	69fb      	ldr	r3, [r7, #28]
	}
 800bb74:	4618      	mov	r0, r3
 800bb76:	3720      	adds	r7, #32
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd80      	pop	{r7, pc}

0800bb7c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b090      	sub	sp, #64	; 0x40
 800bb80:	af02      	add	r7, sp, #8
 800bb82:	60f8      	str	r0, [r7, #12]
 800bb84:	60b9      	str	r1, [r7, #8]
 800bb86:	607a      	str	r2, [r7, #4]
 800bb88:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bb92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d10a      	bne.n	800bbae <xQueueGenericSend+0x32>
	__asm volatile
 800bb98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb9c:	f383 8811 	msr	BASEPRI, r3
 800bba0:	f3bf 8f6f 	isb	sy
 800bba4:	f3bf 8f4f 	dsb	sy
 800bba8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bbaa:	bf00      	nop
 800bbac:	e7fe      	b.n	800bbac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bbae:	68bb      	ldr	r3, [r7, #8]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d103      	bne.n	800bbbc <xQueueGenericSend+0x40>
 800bbb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d101      	bne.n	800bbc0 <xQueueGenericSend+0x44>
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	e000      	b.n	800bbc2 <xQueueGenericSend+0x46>
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d10a      	bne.n	800bbdc <xQueueGenericSend+0x60>
	__asm volatile
 800bbc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbca:	f383 8811 	msr	BASEPRI, r3
 800bbce:	f3bf 8f6f 	isb	sy
 800bbd2:	f3bf 8f4f 	dsb	sy
 800bbd6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bbd8:	bf00      	nop
 800bbda:	e7fe      	b.n	800bbda <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bbdc:	683b      	ldr	r3, [r7, #0]
 800bbde:	2b02      	cmp	r3, #2
 800bbe0:	d103      	bne.n	800bbea <xQueueGenericSend+0x6e>
 800bbe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbe6:	2b01      	cmp	r3, #1
 800bbe8:	d101      	bne.n	800bbee <xQueueGenericSend+0x72>
 800bbea:	2301      	movs	r3, #1
 800bbec:	e000      	b.n	800bbf0 <xQueueGenericSend+0x74>
 800bbee:	2300      	movs	r3, #0
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d10a      	bne.n	800bc0a <xQueueGenericSend+0x8e>
	__asm volatile
 800bbf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf8:	f383 8811 	msr	BASEPRI, r3
 800bbfc:	f3bf 8f6f 	isb	sy
 800bc00:	f3bf 8f4f 	dsb	sy
 800bc04:	623b      	str	r3, [r7, #32]
}
 800bc06:	bf00      	nop
 800bc08:	e7fe      	b.n	800bc08 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bc0a:	f001 fdcb 	bl	800d7a4 <xTaskGetSchedulerState>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d102      	bne.n	800bc1a <xQueueGenericSend+0x9e>
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d101      	bne.n	800bc1e <xQueueGenericSend+0xa2>
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	e000      	b.n	800bc20 <xQueueGenericSend+0xa4>
 800bc1e:	2300      	movs	r3, #0
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d10a      	bne.n	800bc3a <xQueueGenericSend+0xbe>
	__asm volatile
 800bc24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc28:	f383 8811 	msr	BASEPRI, r3
 800bc2c:	f3bf 8f6f 	isb	sy
 800bc30:	f3bf 8f4f 	dsb	sy
 800bc34:	61fb      	str	r3, [r7, #28]
}
 800bc36:	bf00      	nop
 800bc38:	e7fe      	b.n	800bc38 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bc3a:	f002 fe63 	bl	800e904 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bc3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc46:	429a      	cmp	r2, r3
 800bc48:	d302      	bcc.n	800bc50 <xQueueGenericSend+0xd4>
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	2b02      	cmp	r3, #2
 800bc4e:	d136      	bne.n	800bcbe <xQueueGenericSend+0x142>
			{
				traceQUEUE_SEND( pxQueue );
 800bc50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc52:	4618      	mov	r0, r3
 800bc54:	f004 ff20 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800bc58:	68ba      	ldr	r2, [r7, #8]
 800bc5a:	6879      	ldr	r1, [r7, #4]
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	9300      	str	r3, [sp, #0]
 800bc60:	460b      	mov	r3, r1
 800bc62:	4601      	mov	r1, r0
 800bc64:	205a      	movs	r0, #90	; 0x5a
 800bc66:	f004 f953 	bl	800ff10 <SEGGER_SYSVIEW_RecordU32x4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bc6a:	683a      	ldr	r2, [r7, #0]
 800bc6c:	68b9      	ldr	r1, [r7, #8]
 800bc6e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc70:	f000 fd38 	bl	800c6e4 <prvCopyDataToQueue>
 800bc74:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d010      	beq.n	800bca0 <xQueueGenericSend+0x124>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc80:	3324      	adds	r3, #36	; 0x24
 800bc82:	4618      	mov	r0, r3
 800bc84:	f001 fb8e 	bl	800d3a4 <xTaskRemoveFromEventList>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d013      	beq.n	800bcb6 <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bc8e:	4b4d      	ldr	r3, [pc, #308]	; (800bdc4 <xQueueGenericSend+0x248>)
 800bc90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc94:	601a      	str	r2, [r3, #0]
 800bc96:	f3bf 8f4f 	dsb	sy
 800bc9a:	f3bf 8f6f 	isb	sy
 800bc9e:	e00a      	b.n	800bcb6 <xQueueGenericSend+0x13a>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d007      	beq.n	800bcb6 <xQueueGenericSend+0x13a>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bca6:	4b47      	ldr	r3, [pc, #284]	; (800bdc4 <xQueueGenericSend+0x248>)
 800bca8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcac:	601a      	str	r2, [r3, #0]
 800bcae:	f3bf 8f4f 	dsb	sy
 800bcb2:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bcb6:	f002 fe55 	bl	800e964 <vPortExitCritical>
				return pdPASS;
 800bcba:	2301      	movs	r3, #1
 800bcbc:	e07d      	b.n	800bdba <xQueueGenericSend+0x23e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d110      	bne.n	800bce6 <xQueueGenericSend+0x16a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bcc4:	f002 fe4e 	bl	800e964 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 800bcc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcca:	4618      	mov	r0, r3
 800bccc:	f004 fee4 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800bcd0:	68ba      	ldr	r2, [r7, #8]
 800bcd2:	6879      	ldr	r1, [r7, #4]
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	9300      	str	r3, [sp, #0]
 800bcd8:	460b      	mov	r3, r1
 800bcda:	4601      	mov	r1, r0
 800bcdc:	205a      	movs	r0, #90	; 0x5a
 800bcde:	f004 f917 	bl	800ff10 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 800bce2:	2300      	movs	r3, #0
 800bce4:	e069      	b.n	800bdba <xQueueGenericSend+0x23e>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d106      	bne.n	800bcfa <xQueueGenericSend+0x17e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bcec:	f107 0314 	add.w	r3, r7, #20
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f001 fbbf 	bl	800d474 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bcfa:	f002 fe33 	bl	800e964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bcfe:	f001 f8f7 	bl	800cef0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bd02:	f002 fdff 	bl	800e904 <vPortEnterCritical>
 800bd06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd0c:	b25b      	sxtb	r3, r3
 800bd0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd12:	d103      	bne.n	800bd1c <xQueueGenericSend+0x1a0>
 800bd14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd16:	2200      	movs	r2, #0
 800bd18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bd1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd22:	b25b      	sxtb	r3, r3
 800bd24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd28:	d103      	bne.n	800bd32 <xQueueGenericSend+0x1b6>
 800bd2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd32:	f002 fe17 	bl	800e964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bd36:	1d3a      	adds	r2, r7, #4
 800bd38:	f107 0314 	add.w	r3, r7, #20
 800bd3c:	4611      	mov	r1, r2
 800bd3e:	4618      	mov	r0, r3
 800bd40:	f001 fbae 	bl	800d4a0 <xTaskCheckForTimeOut>
 800bd44:	4603      	mov	r3, r0
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d124      	bne.n	800bd94 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bd4a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd4c:	f000 fdc2 	bl	800c8d4 <prvIsQueueFull>
 800bd50:	4603      	mov	r3, r0
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d018      	beq.n	800bd88 <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bd56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd58:	3310      	adds	r3, #16
 800bd5a:	687a      	ldr	r2, [r7, #4]
 800bd5c:	4611      	mov	r1, r2
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f001 face 	bl	800d300 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bd64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd66:	f000 fd4d 	bl	800c804 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bd6a:	f001 f8cf 	bl	800cf0c <xTaskResumeAll>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	f47f af62 	bne.w	800bc3a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bd76:	4b13      	ldr	r3, [pc, #76]	; (800bdc4 <xQueueGenericSend+0x248>)
 800bd78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd7c:	601a      	str	r2, [r3, #0]
 800bd7e:	f3bf 8f4f 	dsb	sy
 800bd82:	f3bf 8f6f 	isb	sy
 800bd86:	e758      	b.n	800bc3a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bd88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd8a:	f000 fd3b 	bl	800c804 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bd8e:	f001 f8bd 	bl	800cf0c <xTaskResumeAll>
 800bd92:	e752      	b.n	800bc3a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bd94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd96:	f000 fd35 	bl	800c804 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bd9a:	f001 f8b7 	bl	800cf0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 800bd9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda0:	4618      	mov	r0, r3
 800bda2:	f004 fe79 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800bda6:	68ba      	ldr	r2, [r7, #8]
 800bda8:	6879      	ldr	r1, [r7, #4]
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	9300      	str	r3, [sp, #0]
 800bdae:	460b      	mov	r3, r1
 800bdb0:	4601      	mov	r1, r0
 800bdb2:	205a      	movs	r0, #90	; 0x5a
 800bdb4:	f004 f8ac 	bl	800ff10 <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 800bdb8:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	3738      	adds	r7, #56	; 0x38
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}
 800bdc2:	bf00      	nop
 800bdc4:	e000ed04 	.word	0xe000ed04

0800bdc8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b090      	sub	sp, #64	; 0x40
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	60f8      	str	r0, [r7, #12]
 800bdd0:	60b9      	str	r1, [r7, #8]
 800bdd2:	607a      	str	r2, [r7, #4]
 800bdd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bdda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d10a      	bne.n	800bdf6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bde0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bde4:	f383 8811 	msr	BASEPRI, r3
 800bde8:	f3bf 8f6f 	isb	sy
 800bdec:	f3bf 8f4f 	dsb	sy
 800bdf0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bdf2:	bf00      	nop
 800bdf4:	e7fe      	b.n	800bdf4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bdf6:	68bb      	ldr	r3, [r7, #8]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d103      	bne.n	800be04 <xQueueGenericSendFromISR+0x3c>
 800bdfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be00:	2b00      	cmp	r3, #0
 800be02:	d101      	bne.n	800be08 <xQueueGenericSendFromISR+0x40>
 800be04:	2301      	movs	r3, #1
 800be06:	e000      	b.n	800be0a <xQueueGenericSendFromISR+0x42>
 800be08:	2300      	movs	r3, #0
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d10a      	bne.n	800be24 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800be0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be12:	f383 8811 	msr	BASEPRI, r3
 800be16:	f3bf 8f6f 	isb	sy
 800be1a:	f3bf 8f4f 	dsb	sy
 800be1e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800be20:	bf00      	nop
 800be22:	e7fe      	b.n	800be22 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	2b02      	cmp	r3, #2
 800be28:	d103      	bne.n	800be32 <xQueueGenericSendFromISR+0x6a>
 800be2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be2e:	2b01      	cmp	r3, #1
 800be30:	d101      	bne.n	800be36 <xQueueGenericSendFromISR+0x6e>
 800be32:	2301      	movs	r3, #1
 800be34:	e000      	b.n	800be38 <xQueueGenericSendFromISR+0x70>
 800be36:	2300      	movs	r3, #0
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d10a      	bne.n	800be52 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800be3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be40:	f383 8811 	msr	BASEPRI, r3
 800be44:	f3bf 8f6f 	isb	sy
 800be48:	f3bf 8f4f 	dsb	sy
 800be4c:	623b      	str	r3, [r7, #32]
}
 800be4e:	bf00      	nop
 800be50:	e7fe      	b.n	800be50 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800be52:	f002 fe41 	bl	800ead8 <vPortValidateInterruptPriority>
	__asm volatile
 800be56:	f3ef 8211 	mrs	r2, BASEPRI
 800be5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be5e:	f383 8811 	msr	BASEPRI, r3
 800be62:	f3bf 8f6f 	isb	sy
 800be66:	f3bf 8f4f 	dsb	sy
 800be6a:	61fa      	str	r2, [r7, #28]
 800be6c:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800be6e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800be70:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800be72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be7a:	429a      	cmp	r2, r3
 800be7c:	d302      	bcc.n	800be84 <xQueueGenericSendFromISR+0xbc>
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	2b02      	cmp	r3, #2
 800be82:	d139      	bne.n	800bef8 <xQueueGenericSendFromISR+0x130>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800be84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be92:	62fb      	str	r3, [r7, #44]	; 0x2c

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 800be94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be96:	4618      	mov	r0, r3
 800be98:	f004 fdfe 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800be9c:	4601      	mov	r1, r0
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	461a      	mov	r2, r3
 800bea2:	2060      	movs	r0, #96	; 0x60
 800bea4:	f003 ff64 	bl	800fd70 <SEGGER_SYSVIEW_RecordU32x2>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bea8:	683a      	ldr	r2, [r7, #0]
 800beaa:	68b9      	ldr	r1, [r7, #8]
 800beac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800beae:	f000 fc19 	bl	800c6e4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800beb2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800beb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800beba:	d112      	bne.n	800bee2 <xQueueGenericSendFromISR+0x11a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d016      	beq.n	800bef2 <xQueueGenericSendFromISR+0x12a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bec6:	3324      	adds	r3, #36	; 0x24
 800bec8:	4618      	mov	r0, r3
 800beca:	f001 fa6b 	bl	800d3a4 <xTaskRemoveFromEventList>
 800bece:	4603      	mov	r3, r0
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d00e      	beq.n	800bef2 <xQueueGenericSendFromISR+0x12a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d00b      	beq.n	800bef2 <xQueueGenericSendFromISR+0x12a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2201      	movs	r2, #1
 800bede:	601a      	str	r2, [r3, #0]
 800bee0:	e007      	b.n	800bef2 <xQueueGenericSendFromISR+0x12a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bee2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bee6:	3301      	adds	r3, #1
 800bee8:	b2db      	uxtb	r3, r3
 800beea:	b25a      	sxtb	r2, r3
 800beec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bef2:	2301      	movs	r3, #1
 800bef4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800bef6:	e00b      	b.n	800bf10 <xQueueGenericSendFromISR+0x148>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800bef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800befa:	4618      	mov	r0, r3
 800befc:	f004 fdcc 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800bf00:	4601      	mov	r1, r0
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	461a      	mov	r2, r3
 800bf06:	2060      	movs	r0, #96	; 0x60
 800bf08:	f003 ff32 	bl	800fd70 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf12:	617b      	str	r3, [r7, #20]
	__asm volatile
 800bf14:	697b      	ldr	r3, [r7, #20]
 800bf16:	f383 8811 	msr	BASEPRI, r3
}
 800bf1a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bf1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800bf1e:	4618      	mov	r0, r3
 800bf20:	3740      	adds	r7, #64	; 0x40
 800bf22:	46bd      	mov	sp, r7
 800bf24:	bd80      	pop	{r7, pc}

0800bf26 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bf26:	b580      	push	{r7, lr}
 800bf28:	b08e      	sub	sp, #56	; 0x38
 800bf2a:	af00      	add	r7, sp, #0
 800bf2c:	6078      	str	r0, [r7, #4]
 800bf2e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800bf34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d10a      	bne.n	800bf50 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800bf3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf3e:	f383 8811 	msr	BASEPRI, r3
 800bf42:	f3bf 8f6f 	isb	sy
 800bf46:	f3bf 8f4f 	dsb	sy
 800bf4a:	623b      	str	r3, [r7, #32]
}
 800bf4c:	bf00      	nop
 800bf4e:	e7fe      	b.n	800bf4e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bf50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d00a      	beq.n	800bf6e <xQueueGiveFromISR+0x48>
	__asm volatile
 800bf58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf5c:	f383 8811 	msr	BASEPRI, r3
 800bf60:	f3bf 8f6f 	isb	sy
 800bf64:	f3bf 8f4f 	dsb	sy
 800bf68:	61fb      	str	r3, [r7, #28]
}
 800bf6a:	bf00      	nop
 800bf6c:	e7fe      	b.n	800bf6c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800bf6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d103      	bne.n	800bf7e <xQueueGiveFromISR+0x58>
 800bf76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf78:	689b      	ldr	r3, [r3, #8]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d101      	bne.n	800bf82 <xQueueGiveFromISR+0x5c>
 800bf7e:	2301      	movs	r3, #1
 800bf80:	e000      	b.n	800bf84 <xQueueGiveFromISR+0x5e>
 800bf82:	2300      	movs	r3, #0
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d10a      	bne.n	800bf9e <xQueueGiveFromISR+0x78>
	__asm volatile
 800bf88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf8c:	f383 8811 	msr	BASEPRI, r3
 800bf90:	f3bf 8f6f 	isb	sy
 800bf94:	f3bf 8f4f 	dsb	sy
 800bf98:	61bb      	str	r3, [r7, #24]
}
 800bf9a:	bf00      	nop
 800bf9c:	e7fe      	b.n	800bf9c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bf9e:	f002 fd9b 	bl	800ead8 <vPortValidateInterruptPriority>
	__asm volatile
 800bfa2:	f3ef 8211 	mrs	r2, BASEPRI
 800bfa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfaa:	f383 8811 	msr	BASEPRI, r3
 800bfae:	f3bf 8f6f 	isb	sy
 800bfb2:	f3bf 8f4f 	dsb	sy
 800bfb6:	617a      	str	r2, [r7, #20]
 800bfb8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800bfba:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bfbc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bfbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfc2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800bfc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bfc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bfca:	429a      	cmp	r2, r3
 800bfcc:	d235      	bcs.n	800c03a <xQueueGiveFromISR+0x114>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bfce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bfd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 800bfd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfda:	4618      	mov	r0, r3
 800bfdc:	f004 fd5c 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800bfe0:	4601      	mov	r1, r0
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	461a      	mov	r2, r3
 800bfe6:	2060      	movs	r0, #96	; 0x60
 800bfe8:	f003 fec2 	bl	800fd70 <SEGGER_SYSVIEW_RecordU32x2>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bfec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfee:	1c5a      	adds	r2, r3, #1
 800bff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bff2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bff4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bff8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bffc:	d112      	bne.n	800c024 <xQueueGiveFromISR+0xfe>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c002:	2b00      	cmp	r3, #0
 800c004:	d016      	beq.n	800c034 <xQueueGiveFromISR+0x10e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c008:	3324      	adds	r3, #36	; 0x24
 800c00a:	4618      	mov	r0, r3
 800c00c:	f001 f9ca 	bl	800d3a4 <xTaskRemoveFromEventList>
 800c010:	4603      	mov	r3, r0
 800c012:	2b00      	cmp	r3, #0
 800c014:	d00e      	beq.n	800c034 <xQueueGiveFromISR+0x10e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d00b      	beq.n	800c034 <xQueueGiveFromISR+0x10e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	2201      	movs	r2, #1
 800c020:	601a      	str	r2, [r3, #0]
 800c022:	e007      	b.n	800c034 <xQueueGiveFromISR+0x10e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c024:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c028:	3301      	adds	r3, #1
 800c02a:	b2db      	uxtb	r3, r3
 800c02c:	b25a      	sxtb	r2, r3
 800c02e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c030:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c034:	2301      	movs	r3, #1
 800c036:	637b      	str	r3, [r7, #52]	; 0x34
 800c038:	e00b      	b.n	800c052 <xQueueGiveFromISR+0x12c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800c03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c03c:	4618      	mov	r0, r3
 800c03e:	f004 fd2b 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c042:	4601      	mov	r1, r0
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	461a      	mov	r2, r3
 800c048:	2060      	movs	r0, #96	; 0x60
 800c04a:	f003 fe91 	bl	800fd70 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 800c04e:	2300      	movs	r3, #0
 800c050:	637b      	str	r3, [r7, #52]	; 0x34
 800c052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c054:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	f383 8811 	msr	BASEPRI, r3
}
 800c05c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c05e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c060:	4618      	mov	r0, r3
 800c062:	3738      	adds	r7, #56	; 0x38
 800c064:	46bd      	mov	sp, r7
 800c066:	bd80      	pop	{r7, pc}

0800c068 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c068:	b590      	push	{r4, r7, lr}
 800c06a:	b08f      	sub	sp, #60	; 0x3c
 800c06c:	af02      	add	r7, sp, #8
 800c06e:	60f8      	str	r0, [r7, #12]
 800c070:	60b9      	str	r1, [r7, #8]
 800c072:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c074:	2300      	movs	r3, #0
 800c076:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c07c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d10a      	bne.n	800c098 <xQueueReceive+0x30>
	__asm volatile
 800c082:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c086:	f383 8811 	msr	BASEPRI, r3
 800c08a:	f3bf 8f6f 	isb	sy
 800c08e:	f3bf 8f4f 	dsb	sy
 800c092:	623b      	str	r3, [r7, #32]
}
 800c094:	bf00      	nop
 800c096:	e7fe      	b.n	800c096 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d103      	bne.n	800c0a6 <xQueueReceive+0x3e>
 800c09e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d101      	bne.n	800c0aa <xQueueReceive+0x42>
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	e000      	b.n	800c0ac <xQueueReceive+0x44>
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d10a      	bne.n	800c0c6 <xQueueReceive+0x5e>
	__asm volatile
 800c0b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0b4:	f383 8811 	msr	BASEPRI, r3
 800c0b8:	f3bf 8f6f 	isb	sy
 800c0bc:	f3bf 8f4f 	dsb	sy
 800c0c0:	61fb      	str	r3, [r7, #28]
}
 800c0c2:	bf00      	nop
 800c0c4:	e7fe      	b.n	800c0c4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c0c6:	f001 fb6d 	bl	800d7a4 <xTaskGetSchedulerState>
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d102      	bne.n	800c0d6 <xQueueReceive+0x6e>
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d101      	bne.n	800c0da <xQueueReceive+0x72>
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	e000      	b.n	800c0dc <xQueueReceive+0x74>
 800c0da:	2300      	movs	r3, #0
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d10a      	bne.n	800c0f6 <xQueueReceive+0x8e>
	__asm volatile
 800c0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0e4:	f383 8811 	msr	BASEPRI, r3
 800c0e8:	f3bf 8f6f 	isb	sy
 800c0ec:	f3bf 8f4f 	dsb	sy
 800c0f0:	61bb      	str	r3, [r7, #24]
}
 800c0f2:	bf00      	nop
 800c0f4:	e7fe      	b.n	800c0f4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c0f6:	f002 fc05 	bl	800e904 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c0fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0fe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c102:	2b00      	cmp	r3, #0
 800c104:	d02f      	beq.n	800c166 <xQueueReceive+0xfe>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c106:	68b9      	ldr	r1, [r7, #8]
 800c108:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c10a:	f000 fb55 	bl	800c7b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 800c10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c110:	4618      	mov	r0, r3
 800c112:	f004 fcc1 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c116:	4604      	mov	r4, r0
 800c118:	2000      	movs	r0, #0
 800c11a:	f004 fcbd 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c11e:	4602      	mov	r2, r0
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2101      	movs	r1, #1
 800c124:	9100      	str	r1, [sp, #0]
 800c126:	4621      	mov	r1, r4
 800c128:	205c      	movs	r0, #92	; 0x5c
 800c12a:	f003 fef1 	bl	800ff10 <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c12e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c130:	1e5a      	subs	r2, r3, #1
 800c132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c134:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c138:	691b      	ldr	r3, [r3, #16]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d00f      	beq.n	800c15e <xQueueReceive+0xf6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c13e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c140:	3310      	adds	r3, #16
 800c142:	4618      	mov	r0, r3
 800c144:	f001 f92e 	bl	800d3a4 <xTaskRemoveFromEventList>
 800c148:	4603      	mov	r3, r0
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d007      	beq.n	800c15e <xQueueReceive+0xf6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c14e:	4b4d      	ldr	r3, [pc, #308]	; (800c284 <xQueueReceive+0x21c>)
 800c150:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c154:	601a      	str	r2, [r3, #0]
 800c156:	f3bf 8f4f 	dsb	sy
 800c15a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c15e:	f002 fc01 	bl	800e964 <vPortExitCritical>
				return pdPASS;
 800c162:	2301      	movs	r3, #1
 800c164:	e08a      	b.n	800c27c <xQueueReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d113      	bne.n	800c194 <xQueueReceive+0x12c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c16c:	f002 fbfa 	bl	800e964 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 800c170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c172:	4618      	mov	r0, r3
 800c174:	f004 fc90 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c178:	4604      	mov	r4, r0
 800c17a:	2000      	movs	r0, #0
 800c17c:	f004 fc8c 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c180:	4602      	mov	r2, r0
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	2101      	movs	r1, #1
 800c186:	9100      	str	r1, [sp, #0]
 800c188:	4621      	mov	r1, r4
 800c18a:	205c      	movs	r0, #92	; 0x5c
 800c18c:	f003 fec0 	bl	800ff10 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 800c190:	2300      	movs	r3, #0
 800c192:	e073      	b.n	800c27c <xQueueReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c196:	2b00      	cmp	r3, #0
 800c198:	d106      	bne.n	800c1a8 <xQueueReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c19a:	f107 0310 	add.w	r3, r7, #16
 800c19e:	4618      	mov	r0, r3
 800c1a0:	f001 f968 	bl	800d474 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c1a8:	f002 fbdc 	bl	800e964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c1ac:	f000 fea0 	bl	800cef0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c1b0:	f002 fba8 	bl	800e904 <vPortEnterCritical>
 800c1b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c1ba:	b25b      	sxtb	r3, r3
 800c1bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1c0:	d103      	bne.n	800c1ca <xQueueReceive+0x162>
 800c1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c1d0:	b25b      	sxtb	r3, r3
 800c1d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1d6:	d103      	bne.n	800c1e0 <xQueueReceive+0x178>
 800c1d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1da:	2200      	movs	r2, #0
 800c1dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c1e0:	f002 fbc0 	bl	800e964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c1e4:	1d3a      	adds	r2, r7, #4
 800c1e6:	f107 0310 	add.w	r3, r7, #16
 800c1ea:	4611      	mov	r1, r2
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	f001 f957 	bl	800d4a0 <xTaskCheckForTimeOut>
 800c1f2:	4603      	mov	r3, r0
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d124      	bne.n	800c242 <xQueueReceive+0x1da>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c1f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1fa:	f000 fb55 	bl	800c8a8 <prvIsQueueEmpty>
 800c1fe:	4603      	mov	r3, r0
 800c200:	2b00      	cmp	r3, #0
 800c202:	d018      	beq.n	800c236 <xQueueReceive+0x1ce>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c206:	3324      	adds	r3, #36	; 0x24
 800c208:	687a      	ldr	r2, [r7, #4]
 800c20a:	4611      	mov	r1, r2
 800c20c:	4618      	mov	r0, r3
 800c20e:	f001 f877 	bl	800d300 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c212:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c214:	f000 faf6 	bl	800c804 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c218:	f000 fe78 	bl	800cf0c <xTaskResumeAll>
 800c21c:	4603      	mov	r3, r0
 800c21e:	2b00      	cmp	r3, #0
 800c220:	f47f af69 	bne.w	800c0f6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800c224:	4b17      	ldr	r3, [pc, #92]	; (800c284 <xQueueReceive+0x21c>)
 800c226:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c22a:	601a      	str	r2, [r3, #0]
 800c22c:	f3bf 8f4f 	dsb	sy
 800c230:	f3bf 8f6f 	isb	sy
 800c234:	e75f      	b.n	800c0f6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c236:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c238:	f000 fae4 	bl	800c804 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c23c:	f000 fe66 	bl	800cf0c <xTaskResumeAll>
 800c240:	e759      	b.n	800c0f6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c242:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c244:	f000 fade 	bl	800c804 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c248:	f000 fe60 	bl	800cf0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c24c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c24e:	f000 fb2b 	bl	800c8a8 <prvIsQueueEmpty>
 800c252:	4603      	mov	r3, r0
 800c254:	2b00      	cmp	r3, #0
 800c256:	f43f af4e 	beq.w	800c0f6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 800c25a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c25c:	4618      	mov	r0, r3
 800c25e:	f004 fc1b 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c262:	4604      	mov	r4, r0
 800c264:	2000      	movs	r0, #0
 800c266:	f004 fc17 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c26a:	4602      	mov	r2, r0
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	2101      	movs	r1, #1
 800c270:	9100      	str	r1, [sp, #0]
 800c272:	4621      	mov	r1, r4
 800c274:	205c      	movs	r0, #92	; 0x5c
 800c276:	f003 fe4b 	bl	800ff10 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 800c27a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3734      	adds	r7, #52	; 0x34
 800c280:	46bd      	mov	sp, r7
 800c282:	bd90      	pop	{r4, r7, pc}
 800c284:	e000ed04 	.word	0xe000ed04

0800c288 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c288:	b590      	push	{r4, r7, lr}
 800c28a:	b091      	sub	sp, #68	; 0x44
 800c28c:	af02      	add	r7, sp, #8
 800c28e:	6078      	str	r0, [r7, #4]
 800c290:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c292:	2300      	movs	r3, #0
 800c294:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c29a:	2300      	movs	r3, #0
 800c29c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c29e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d10a      	bne.n	800c2ba <xQueueSemaphoreTake+0x32>
	__asm volatile
 800c2a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2a8:	f383 8811 	msr	BASEPRI, r3
 800c2ac:	f3bf 8f6f 	isb	sy
 800c2b0:	f3bf 8f4f 	dsb	sy
 800c2b4:	623b      	str	r3, [r7, #32]
}
 800c2b6:	bf00      	nop
 800c2b8:	e7fe      	b.n	800c2b8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c2ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d00a      	beq.n	800c2d8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800c2c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2c6:	f383 8811 	msr	BASEPRI, r3
 800c2ca:	f3bf 8f6f 	isb	sy
 800c2ce:	f3bf 8f4f 	dsb	sy
 800c2d2:	61fb      	str	r3, [r7, #28]
}
 800c2d4:	bf00      	nop
 800c2d6:	e7fe      	b.n	800c2d6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c2d8:	f001 fa64 	bl	800d7a4 <xTaskGetSchedulerState>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d102      	bne.n	800c2e8 <xQueueSemaphoreTake+0x60>
 800c2e2:	683b      	ldr	r3, [r7, #0]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d101      	bne.n	800c2ec <xQueueSemaphoreTake+0x64>
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	e000      	b.n	800c2ee <xQueueSemaphoreTake+0x66>
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d10a      	bne.n	800c308 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800c2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2f6:	f383 8811 	msr	BASEPRI, r3
 800c2fa:	f3bf 8f6f 	isb	sy
 800c2fe:	f3bf 8f4f 	dsb	sy
 800c302:	61bb      	str	r3, [r7, #24]
}
 800c304:	bf00      	nop
 800c306:	e7fe      	b.n	800c306 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c308:	f002 fafc 	bl	800e904 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c30c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c30e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c310:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c314:	2b00      	cmp	r3, #0
 800c316:	d034      	beq.n	800c382 <xQueueSemaphoreTake+0xfa>
			{
				traceQUEUE_RECEIVE( pxQueue );
 800c318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c31a:	4618      	mov	r0, r3
 800c31c:	f004 fbbc 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c320:	4604      	mov	r4, r0
 800c322:	2000      	movs	r0, #0
 800c324:	f004 fbb8 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c328:	4602      	mov	r2, r0
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	2101      	movs	r1, #1
 800c32e:	9100      	str	r1, [sp, #0]
 800c330:	4621      	mov	r1, r4
 800c332:	205c      	movs	r0, #92	; 0x5c
 800c334:	f003 fdec 	bl	800ff10 <SEGGER_SYSVIEW_RecordU32x4>

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c33a:	1e5a      	subs	r2, r3, #1
 800c33c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c33e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d104      	bne.n	800c352 <xQueueSemaphoreTake+0xca>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c348:	f001 fbb4 	bl	800dab4 <pvTaskIncrementMutexHeldCount>
 800c34c:	4602      	mov	r2, r0
 800c34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c350:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c354:	691b      	ldr	r3, [r3, #16]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d00f      	beq.n	800c37a <xQueueSemaphoreTake+0xf2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c35a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c35c:	3310      	adds	r3, #16
 800c35e:	4618      	mov	r0, r3
 800c360:	f001 f820 	bl	800d3a4 <xTaskRemoveFromEventList>
 800c364:	4603      	mov	r3, r0
 800c366:	2b00      	cmp	r3, #0
 800c368:	d007      	beq.n	800c37a <xQueueSemaphoreTake+0xf2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c36a:	4b64      	ldr	r3, [pc, #400]	; (800c4fc <xQueueSemaphoreTake+0x274>)
 800c36c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c370:	601a      	str	r2, [r3, #0]
 800c372:	f3bf 8f4f 	dsb	sy
 800c376:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c37a:	f002 faf3 	bl	800e964 <vPortExitCritical>
				return pdPASS;
 800c37e:	2301      	movs	r3, #1
 800c380:	e0b7      	b.n	800c4f2 <xQueueSemaphoreTake+0x26a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d121      	bne.n	800c3cc <xQueueSemaphoreTake+0x144>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d00a      	beq.n	800c3a4 <xQueueSemaphoreTake+0x11c>
	__asm volatile
 800c38e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c392:	f383 8811 	msr	BASEPRI, r3
 800c396:	f3bf 8f6f 	isb	sy
 800c39a:	f3bf 8f4f 	dsb	sy
 800c39e:	617b      	str	r3, [r7, #20]
}
 800c3a0:	bf00      	nop
 800c3a2:	e7fe      	b.n	800c3a2 <xQueueSemaphoreTake+0x11a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c3a4:	f002 fade 	bl	800e964 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 800c3a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	f004 fb74 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c3b0:	4604      	mov	r4, r0
 800c3b2:	2000      	movs	r0, #0
 800c3b4:	f004 fb70 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c3b8:	4602      	mov	r2, r0
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	2101      	movs	r1, #1
 800c3be:	9100      	str	r1, [sp, #0]
 800c3c0:	4621      	mov	r1, r4
 800c3c2:	205c      	movs	r0, #92	; 0x5c
 800c3c4:	f003 fda4 	bl	800ff10 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	e092      	b.n	800c4f2 <xQueueSemaphoreTake+0x26a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c3cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d106      	bne.n	800c3e0 <xQueueSemaphoreTake+0x158>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c3d2:	f107 030c 	add.w	r3, r7, #12
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	f001 f84c 	bl	800d474 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c3dc:	2301      	movs	r3, #1
 800c3de:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c3e0:	f002 fac0 	bl	800e964 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c3e4:	f000 fd84 	bl	800cef0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c3e8:	f002 fa8c 	bl	800e904 <vPortEnterCritical>
 800c3ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c3f2:	b25b      	sxtb	r3, r3
 800c3f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c3f8:	d103      	bne.n	800c402 <xQueueSemaphoreTake+0x17a>
 800c3fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c404:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c408:	b25b      	sxtb	r3, r3
 800c40a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c40e:	d103      	bne.n	800c418 <xQueueSemaphoreTake+0x190>
 800c410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c412:	2200      	movs	r2, #0
 800c414:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c418:	f002 faa4 	bl	800e964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c41c:	463a      	mov	r2, r7
 800c41e:	f107 030c 	add.w	r3, r7, #12
 800c422:	4611      	mov	r1, r2
 800c424:	4618      	mov	r0, r3
 800c426:	f001 f83b 	bl	800d4a0 <xTaskCheckForTimeOut>
 800c42a:	4603      	mov	r3, r0
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d132      	bne.n	800c496 <xQueueSemaphoreTake+0x20e>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c430:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c432:	f000 fa39 	bl	800c8a8 <prvIsQueueEmpty>
 800c436:	4603      	mov	r3, r0
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d026      	beq.n	800c48a <xQueueSemaphoreTake+0x202>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d109      	bne.n	800c458 <xQueueSemaphoreTake+0x1d0>
					{
						taskENTER_CRITICAL();
 800c444:	f002 fa5e 	bl	800e904 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c44a:	689b      	ldr	r3, [r3, #8]
 800c44c:	4618      	mov	r0, r3
 800c44e:	f001 f9c7 	bl	800d7e0 <xTaskPriorityInherit>
 800c452:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c454:	f002 fa86 	bl	800e964 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c45a:	3324      	adds	r3, #36	; 0x24
 800c45c:	683a      	ldr	r2, [r7, #0]
 800c45e:	4611      	mov	r1, r2
 800c460:	4618      	mov	r0, r3
 800c462:	f000 ff4d 	bl	800d300 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c466:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c468:	f000 f9cc 	bl	800c804 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c46c:	f000 fd4e 	bl	800cf0c <xTaskResumeAll>
 800c470:	4603      	mov	r3, r0
 800c472:	2b00      	cmp	r3, #0
 800c474:	f47f af48 	bne.w	800c308 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800c478:	4b20      	ldr	r3, [pc, #128]	; (800c4fc <xQueueSemaphoreTake+0x274>)
 800c47a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c47e:	601a      	str	r2, [r3, #0]
 800c480:	f3bf 8f4f 	dsb	sy
 800c484:	f3bf 8f6f 	isb	sy
 800c488:	e73e      	b.n	800c308 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c48a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c48c:	f000 f9ba 	bl	800c804 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c490:	f000 fd3c 	bl	800cf0c <xTaskResumeAll>
 800c494:	e738      	b.n	800c308 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c496:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c498:	f000 f9b4 	bl	800c804 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c49c:	f000 fd36 	bl	800cf0c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c4a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c4a2:	f000 fa01 	bl	800c8a8 <prvIsQueueEmpty>
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	f43f af2d 	beq.w	800c308 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c4ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d00d      	beq.n	800c4d0 <xQueueSemaphoreTake+0x248>
					{
						taskENTER_CRITICAL();
 800c4b4:	f002 fa26 	bl	800e904 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c4b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c4ba:	f000 f8fb 	bl	800c6b4 <prvGetDisinheritPriorityAfterTimeout>
 800c4be:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c4c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4c2:	689b      	ldr	r3, [r3, #8]
 800c4c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f001 fa6a 	bl	800d9a0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c4cc:	f002 fa4a 	bl	800e964 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 800c4d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	f004 fae0 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c4d8:	4604      	mov	r4, r0
 800c4da:	2000      	movs	r0, #0
 800c4dc:	f004 fadc 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c4e0:	4602      	mov	r2, r0
 800c4e2:	683b      	ldr	r3, [r7, #0]
 800c4e4:	2101      	movs	r1, #1
 800c4e6:	9100      	str	r1, [sp, #0]
 800c4e8:	4621      	mov	r1, r4
 800c4ea:	205c      	movs	r0, #92	; 0x5c
 800c4ec:	f003 fd10 	bl	800ff10 <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 800c4f0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	373c      	adds	r7, #60	; 0x3c
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	bd90      	pop	{r4, r7, pc}
 800c4fa:	bf00      	nop
 800c4fc:	e000ed04 	.word	0xe000ed04

0800c500 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c500:	b590      	push	{r4, r7, lr}
 800c502:	b08f      	sub	sp, #60	; 0x3c
 800c504:	af00      	add	r7, sp, #0
 800c506:	60f8      	str	r0, [r7, #12]
 800c508:	60b9      	str	r1, [r7, #8]
 800c50a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c512:	2b00      	cmp	r3, #0
 800c514:	d10a      	bne.n	800c52c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800c516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c51a:	f383 8811 	msr	BASEPRI, r3
 800c51e:	f3bf 8f6f 	isb	sy
 800c522:	f3bf 8f4f 	dsb	sy
 800c526:	623b      	str	r3, [r7, #32]
}
 800c528:	bf00      	nop
 800c52a:	e7fe      	b.n	800c52a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c52c:	68bb      	ldr	r3, [r7, #8]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d103      	bne.n	800c53a <xQueueReceiveFromISR+0x3a>
 800c532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c536:	2b00      	cmp	r3, #0
 800c538:	d101      	bne.n	800c53e <xQueueReceiveFromISR+0x3e>
 800c53a:	2301      	movs	r3, #1
 800c53c:	e000      	b.n	800c540 <xQueueReceiveFromISR+0x40>
 800c53e:	2300      	movs	r3, #0
 800c540:	2b00      	cmp	r3, #0
 800c542:	d10a      	bne.n	800c55a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800c544:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c548:	f383 8811 	msr	BASEPRI, r3
 800c54c:	f3bf 8f6f 	isb	sy
 800c550:	f3bf 8f4f 	dsb	sy
 800c554:	61fb      	str	r3, [r7, #28]
}
 800c556:	bf00      	nop
 800c558:	e7fe      	b.n	800c558 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c55a:	f002 fabd 	bl	800ead8 <vPortValidateInterruptPriority>
	__asm volatile
 800c55e:	f3ef 8211 	mrs	r2, BASEPRI
 800c562:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c566:	f383 8811 	msr	BASEPRI, r3
 800c56a:	f3bf 8f6f 	isb	sy
 800c56e:	f3bf 8f4f 	dsb	sy
 800c572:	61ba      	str	r2, [r7, #24]
 800c574:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c576:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c578:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c57a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c57c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c57e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c582:	2b00      	cmp	r3, #0
 800c584:	d03e      	beq.n	800c604 <xQueueReceiveFromISR+0x104>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c588:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c58c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 800c590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c592:	4618      	mov	r0, r3
 800c594:	f004 fa80 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c598:	4604      	mov	r4, r0
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	4618      	mov	r0, r3
 800c59e:	f004 fa7b 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c5a2:	4602      	mov	r2, r0
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	4621      	mov	r1, r4
 800c5a8:	2062      	movs	r0, #98	; 0x62
 800c5aa:	f003 fc3b 	bl	800fe24 <SEGGER_SYSVIEW_RecordU32x3>

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c5ae:	68b9      	ldr	r1, [r7, #8]
 800c5b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c5b2:	f000 f901 	bl	800c7b8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c5b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5b8:	1e5a      	subs	r2, r3, #1
 800c5ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5bc:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c5be:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c5c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c5c6:	d112      	bne.n	800c5ee <xQueueReceiveFromISR+0xee>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c5c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5ca:	691b      	ldr	r3, [r3, #16]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d016      	beq.n	800c5fe <xQueueReceiveFromISR+0xfe>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c5d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5d2:	3310      	adds	r3, #16
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	f000 fee5 	bl	800d3a4 <xTaskRemoveFromEventList>
 800c5da:	4603      	mov	r3, r0
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d00e      	beq.n	800c5fe <xQueueReceiveFromISR+0xfe>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d00b      	beq.n	800c5fe <xQueueReceiveFromISR+0xfe>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2201      	movs	r2, #1
 800c5ea:	601a      	str	r2, [r3, #0]
 800c5ec:	e007      	b.n	800c5fe <xQueueReceiveFromISR+0xfe>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c5ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c5f2:	3301      	adds	r3, #1
 800c5f4:	b2db      	uxtb	r3, r3
 800c5f6:	b25a      	sxtb	r2, r3
 800c5f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800c5fe:	2301      	movs	r3, #1
 800c600:	637b      	str	r3, [r7, #52]	; 0x34
 800c602:	e010      	b.n	800c626 <xQueueReceiveFromISR+0x126>
		}
		else
		{
			xReturn = pdFAIL;
 800c604:	2300      	movs	r3, #0
 800c606:	637b      	str	r3, [r7, #52]	; 0x34
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 800c608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c60a:	4618      	mov	r0, r3
 800c60c:	f004 fa44 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c610:	4604      	mov	r4, r0
 800c612:	68bb      	ldr	r3, [r7, #8]
 800c614:	4618      	mov	r0, r3
 800c616:	f004 fa3f 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c61a:	4602      	mov	r2, r0
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	4621      	mov	r1, r4
 800c620:	2062      	movs	r0, #98	; 0x62
 800c622:	f003 fbff 	bl	800fe24 <SEGGER_SYSVIEW_RecordU32x3>
 800c626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c628:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c62a:	693b      	ldr	r3, [r7, #16]
 800c62c:	f383 8811 	msr	BASEPRI, r3
}
 800c630:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c632:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c634:	4618      	mov	r0, r3
 800c636:	373c      	adds	r7, #60	; 0x3c
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd90      	pop	{r4, r7, pc}

0800c63c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b084      	sub	sp, #16
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d10a      	bne.n	800c660 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 800c64a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c64e:	f383 8811 	msr	BASEPRI, r3
 800c652:	f3bf 8f6f 	isb	sy
 800c656:	f3bf 8f4f 	dsb	sy
 800c65a:	60bb      	str	r3, [r7, #8]
}
 800c65c:	bf00      	nop
 800c65e:	e7fe      	b.n	800c65e <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800c660:	f002 f950 	bl	800e904 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c668:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800c66a:	f002 f97b 	bl	800e964 <vPortExitCritical>

	return uxReturn;
 800c66e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c670:	4618      	mov	r0, r3
 800c672:	3710      	adds	r7, #16
 800c674:	46bd      	mov	sp, r7
 800c676:	bd80      	pop	{r7, pc}

0800c678 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800c678:	b480      	push	{r7}
 800c67a:	b087      	sub	sp, #28
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800c684:	697b      	ldr	r3, [r7, #20]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d10a      	bne.n	800c6a0 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 800c68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c68e:	f383 8811 	msr	BASEPRI, r3
 800c692:	f3bf 8f6f 	isb	sy
 800c696:	f3bf 8f4f 	dsb	sy
 800c69a:	60fb      	str	r3, [r7, #12]
}
 800c69c:	bf00      	nop
 800c69e:	e7fe      	b.n	800c69e <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800c6a0:	697b      	ldr	r3, [r7, #20]
 800c6a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6a4:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800c6a6:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	371c      	adds	r7, #28
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b2:	4770      	bx	lr

0800c6b4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c6b4:	b480      	push	{r7}
 800c6b6:	b085      	sub	sp, #20
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d006      	beq.n	800c6d2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800c6ce:	60fb      	str	r3, [r7, #12]
 800c6d0:	e001      	b.n	800c6d6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c6d6:	68fb      	ldr	r3, [r7, #12]
	}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3714      	adds	r7, #20
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e2:	4770      	bx	lr

0800c6e4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b086      	sub	sp, #24
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	60f8      	str	r0, [r7, #12]
 800c6ec:	60b9      	str	r1, [r7, #8]
 800c6ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d10d      	bne.n	800c71e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d14d      	bne.n	800c7a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	689b      	ldr	r3, [r3, #8]
 800c70e:	4618      	mov	r0, r3
 800c710:	f001 f8d4 	bl	800d8bc <xTaskPriorityDisinherit>
 800c714:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	2200      	movs	r2, #0
 800c71a:	609a      	str	r2, [r3, #8]
 800c71c:	e043      	b.n	800c7a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d119      	bne.n	800c758 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	6858      	ldr	r0, [r3, #4]
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c72c:	461a      	mov	r2, r3
 800c72e:	68b9      	ldr	r1, [r7, #8]
 800c730:	f005 f8d6 	bl	80118e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	685a      	ldr	r2, [r3, #4]
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c73c:	441a      	add	r2, r3
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	685a      	ldr	r2, [r3, #4]
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	689b      	ldr	r3, [r3, #8]
 800c74a:	429a      	cmp	r2, r3
 800c74c:	d32b      	bcc.n	800c7a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	681a      	ldr	r2, [r3, #0]
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	605a      	str	r2, [r3, #4]
 800c756:	e026      	b.n	800c7a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	68d8      	ldr	r0, [r3, #12]
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c760:	461a      	mov	r2, r3
 800c762:	68b9      	ldr	r1, [r7, #8]
 800c764:	f005 f8bc 	bl	80118e0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	68da      	ldr	r2, [r3, #12]
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c770:	425b      	negs	r3, r3
 800c772:	441a      	add	r2, r3
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	68da      	ldr	r2, [r3, #12]
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	429a      	cmp	r2, r3
 800c782:	d207      	bcs.n	800c794 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	689a      	ldr	r2, [r3, #8]
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c78c:	425b      	negs	r3, r3
 800c78e:	441a      	add	r2, r3
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2b02      	cmp	r3, #2
 800c798:	d105      	bne.n	800c7a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c79a:	693b      	ldr	r3, [r7, #16]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d002      	beq.n	800c7a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c7a0:	693b      	ldr	r3, [r7, #16]
 800c7a2:	3b01      	subs	r3, #1
 800c7a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c7a6:	693b      	ldr	r3, [r7, #16]
 800c7a8:	1c5a      	adds	r2, r3, #1
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c7ae:	697b      	ldr	r3, [r7, #20]
}
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	3718      	adds	r7, #24
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	bd80      	pop	{r7, pc}

0800c7b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b082      	sub	sp, #8
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
 800c7c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d018      	beq.n	800c7fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	68da      	ldr	r2, [r3, #12]
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7d2:	441a      	add	r2, r3
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	68da      	ldr	r2, [r3, #12]
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	689b      	ldr	r3, [r3, #8]
 800c7e0:	429a      	cmp	r2, r3
 800c7e2:	d303      	bcc.n	800c7ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681a      	ldr	r2, [r3, #0]
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	68d9      	ldr	r1, [r3, #12]
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7f4:	461a      	mov	r2, r3
 800c7f6:	6838      	ldr	r0, [r7, #0]
 800c7f8:	f005 f872 	bl	80118e0 <memcpy>
	}
}
 800c7fc:	bf00      	nop
 800c7fe:	3708      	adds	r7, #8
 800c800:	46bd      	mov	sp, r7
 800c802:	bd80      	pop	{r7, pc}

0800c804 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b084      	sub	sp, #16
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c80c:	f002 f87a 	bl	800e904 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c816:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c818:	e011      	b.n	800c83e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d012      	beq.n	800c848 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	3324      	adds	r3, #36	; 0x24
 800c826:	4618      	mov	r0, r3
 800c828:	f000 fdbc 	bl	800d3a4 <xTaskRemoveFromEventList>
 800c82c:	4603      	mov	r3, r0
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d001      	beq.n	800c836 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c832:	f000 fe97 	bl	800d564 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c836:	7bfb      	ldrb	r3, [r7, #15]
 800c838:	3b01      	subs	r3, #1
 800c83a:	b2db      	uxtb	r3, r3
 800c83c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c83e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c842:	2b00      	cmp	r3, #0
 800c844:	dce9      	bgt.n	800c81a <prvUnlockQueue+0x16>
 800c846:	e000      	b.n	800c84a <prvUnlockQueue+0x46>
					break;
 800c848:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	22ff      	movs	r2, #255	; 0xff
 800c84e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c852:	f002 f887 	bl	800e964 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c856:	f002 f855 	bl	800e904 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c860:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c862:	e011      	b.n	800c888 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	691b      	ldr	r3, [r3, #16]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d012      	beq.n	800c892 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	3310      	adds	r3, #16
 800c870:	4618      	mov	r0, r3
 800c872:	f000 fd97 	bl	800d3a4 <xTaskRemoveFromEventList>
 800c876:	4603      	mov	r3, r0
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d001      	beq.n	800c880 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c87c:	f000 fe72 	bl	800d564 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c880:	7bbb      	ldrb	r3, [r7, #14]
 800c882:	3b01      	subs	r3, #1
 800c884:	b2db      	uxtb	r3, r3
 800c886:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c888:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	dce9      	bgt.n	800c864 <prvUnlockQueue+0x60>
 800c890:	e000      	b.n	800c894 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c892:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	22ff      	movs	r2, #255	; 0xff
 800c898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c89c:	f002 f862 	bl	800e964 <vPortExitCritical>
}
 800c8a0:	bf00      	nop
 800c8a2:	3710      	adds	r7, #16
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b084      	sub	sp, #16
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c8b0:	f002 f828 	bl	800e904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d102      	bne.n	800c8c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c8bc:	2301      	movs	r3, #1
 800c8be:	60fb      	str	r3, [r7, #12]
 800c8c0:	e001      	b.n	800c8c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c8c6:	f002 f84d 	bl	800e964 <vPortExitCritical>

	return xReturn;
 800c8ca:	68fb      	ldr	r3, [r7, #12]
}
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	3710      	adds	r7, #16
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	bd80      	pop	{r7, pc}

0800c8d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b084      	sub	sp, #16
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c8dc:	f002 f812 	bl	800e904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c8e8:	429a      	cmp	r2, r3
 800c8ea:	d102      	bne.n	800c8f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	60fb      	str	r3, [r7, #12]
 800c8f0:	e001      	b.n	800c8f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c8f6:	f002 f835 	bl	800e964 <vPortExitCritical>

	return xReturn;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
}
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	3710      	adds	r7, #16
 800c900:	46bd      	mov	sp, r7
 800c902:	bd80      	pop	{r7, pc}

0800c904 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c904:	b580      	push	{r7, lr}
 800c906:	b084      	sub	sp, #16
 800c908:	af00      	add	r7, sp, #0
 800c90a:	6078      	str	r0, [r7, #4]
 800c90c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c90e:	2300      	movs	r3, #0
 800c910:	60fb      	str	r3, [r7, #12]
 800c912:	e01e      	b.n	800c952 <vQueueAddToRegistry+0x4e>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c914:	4a13      	ldr	r2, [pc, #76]	; (800c964 <vQueueAddToRegistry+0x60>)
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d115      	bne.n	800c94c <vQueueAddToRegistry+0x48>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c920:	4910      	ldr	r1, [pc, #64]	; (800c964 <vQueueAddToRegistry+0x60>)
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	683a      	ldr	r2, [r7, #0]
 800c926:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c92a:	4a0e      	ldr	r2, [pc, #56]	; (800c964 <vQueueAddToRegistry+0x60>)
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	00db      	lsls	r3, r3, #3
 800c930:	4413      	add	r3, r2
 800c932:	687a      	ldr	r2, [r7, #4]
 800c934:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	4618      	mov	r0, r3
 800c93a:	f004 f8ad 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800c93e:	4601      	mov	r1, r0
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	461a      	mov	r2, r3
 800c944:	2071      	movs	r0, #113	; 0x71
 800c946:	f003 fa13 	bl	800fd70 <SEGGER_SYSVIEW_RecordU32x2>
				break;
 800c94a:	e006      	b.n	800c95a <vQueueAddToRegistry+0x56>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	3301      	adds	r3, #1
 800c950:	60fb      	str	r3, [r7, #12]
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	2b07      	cmp	r3, #7
 800c956:	d9dd      	bls.n	800c914 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c958:	bf00      	nop
 800c95a:	bf00      	nop
 800c95c:	3710      	adds	r7, #16
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	2000ca80 	.word	0x2000ca80

0800c968 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b086      	sub	sp, #24
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	60f8      	str	r0, [r7, #12]
 800c970:	60b9      	str	r1, [r7, #8]
 800c972:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c978:	f001 ffc4 	bl	800e904 <vPortEnterCritical>
 800c97c:	697b      	ldr	r3, [r7, #20]
 800c97e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c982:	b25b      	sxtb	r3, r3
 800c984:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c988:	d103      	bne.n	800c992 <vQueueWaitForMessageRestricted+0x2a>
 800c98a:	697b      	ldr	r3, [r7, #20]
 800c98c:	2200      	movs	r2, #0
 800c98e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c992:	697b      	ldr	r3, [r7, #20]
 800c994:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c998:	b25b      	sxtb	r3, r3
 800c99a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c99e:	d103      	bne.n	800c9a8 <vQueueWaitForMessageRestricted+0x40>
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	2200      	movs	r2, #0
 800c9a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c9a8:	f001 ffdc 	bl	800e964 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d106      	bne.n	800c9c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c9b4:	697b      	ldr	r3, [r7, #20]
 800c9b6:	3324      	adds	r3, #36	; 0x24
 800c9b8:	687a      	ldr	r2, [r7, #4]
 800c9ba:	68b9      	ldr	r1, [r7, #8]
 800c9bc:	4618      	mov	r0, r3
 800c9be:	f000 fcc3 	bl	800d348 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c9c2:	6978      	ldr	r0, [r7, #20]
 800c9c4:	f7ff ff1e 	bl	800c804 <prvUnlockQueue>
	}
 800c9c8:	bf00      	nop
 800c9ca:	3718      	adds	r7, #24
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	bd80      	pop	{r7, pc}

0800c9d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b08e      	sub	sp, #56	; 0x38
 800c9d4:	af04      	add	r7, sp, #16
 800c9d6:	60f8      	str	r0, [r7, #12]
 800c9d8:	60b9      	str	r1, [r7, #8]
 800c9da:	607a      	str	r2, [r7, #4]
 800c9dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c9de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d10a      	bne.n	800c9fa <xTaskCreateStatic+0x2a>
	__asm volatile
 800c9e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9e8:	f383 8811 	msr	BASEPRI, r3
 800c9ec:	f3bf 8f6f 	isb	sy
 800c9f0:	f3bf 8f4f 	dsb	sy
 800c9f4:	623b      	str	r3, [r7, #32]
}
 800c9f6:	bf00      	nop
 800c9f8:	e7fe      	b.n	800c9f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c9fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d10a      	bne.n	800ca16 <xTaskCreateStatic+0x46>
	__asm volatile
 800ca00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca04:	f383 8811 	msr	BASEPRI, r3
 800ca08:	f3bf 8f6f 	isb	sy
 800ca0c:	f3bf 8f4f 	dsb	sy
 800ca10:	61fb      	str	r3, [r7, #28]
}
 800ca12:	bf00      	nop
 800ca14:	e7fe      	b.n	800ca14 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ca16:	23bc      	movs	r3, #188	; 0xbc
 800ca18:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ca1a:	693b      	ldr	r3, [r7, #16]
 800ca1c:	2bbc      	cmp	r3, #188	; 0xbc
 800ca1e:	d00a      	beq.n	800ca36 <xTaskCreateStatic+0x66>
	__asm volatile
 800ca20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca24:	f383 8811 	msr	BASEPRI, r3
 800ca28:	f3bf 8f6f 	isb	sy
 800ca2c:	f3bf 8f4f 	dsb	sy
 800ca30:	61bb      	str	r3, [r7, #24]
}
 800ca32:	bf00      	nop
 800ca34:	e7fe      	b.n	800ca34 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ca36:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ca38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d01e      	beq.n	800ca7c <xTaskCreateStatic+0xac>
 800ca3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d01b      	beq.n	800ca7c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ca44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca46:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ca48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ca4c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ca4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca50:	2202      	movs	r2, #2
 800ca52:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ca56:	2300      	movs	r3, #0
 800ca58:	9303      	str	r3, [sp, #12]
 800ca5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca5c:	9302      	str	r3, [sp, #8]
 800ca5e:	f107 0314 	add.w	r3, r7, #20
 800ca62:	9301      	str	r3, [sp, #4]
 800ca64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca66:	9300      	str	r3, [sp, #0]
 800ca68:	683b      	ldr	r3, [r7, #0]
 800ca6a:	687a      	ldr	r2, [r7, #4]
 800ca6c:	68b9      	ldr	r1, [r7, #8]
 800ca6e:	68f8      	ldr	r0, [r7, #12]
 800ca70:	f000 f850 	bl	800cb14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ca74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ca76:	f000 f8f3 	bl	800cc60 <prvAddNewTaskToReadyList>
 800ca7a:	e001      	b.n	800ca80 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ca80:	697b      	ldr	r3, [r7, #20]
	}
 800ca82:	4618      	mov	r0, r3
 800ca84:	3728      	adds	r7, #40	; 0x28
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}

0800ca8a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ca8a:	b580      	push	{r7, lr}
 800ca8c:	b08c      	sub	sp, #48	; 0x30
 800ca8e:	af04      	add	r7, sp, #16
 800ca90:	60f8      	str	r0, [r7, #12]
 800ca92:	60b9      	str	r1, [r7, #8]
 800ca94:	603b      	str	r3, [r7, #0]
 800ca96:	4613      	mov	r3, r2
 800ca98:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ca9a:	88fb      	ldrh	r3, [r7, #6]
 800ca9c:	009b      	lsls	r3, r3, #2
 800ca9e:	4618      	mov	r0, r3
 800caa0:	f002 f8a0 	bl	800ebe4 <pvPortMalloc>
 800caa4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800caa6:	697b      	ldr	r3, [r7, #20]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d00e      	beq.n	800caca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800caac:	20bc      	movs	r0, #188	; 0xbc
 800caae:	f002 f899 	bl	800ebe4 <pvPortMalloc>
 800cab2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cab4:	69fb      	ldr	r3, [r7, #28]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d003      	beq.n	800cac2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800caba:	69fb      	ldr	r3, [r7, #28]
 800cabc:	697a      	ldr	r2, [r7, #20]
 800cabe:	631a      	str	r2, [r3, #48]	; 0x30
 800cac0:	e005      	b.n	800cace <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cac2:	6978      	ldr	r0, [r7, #20]
 800cac4:	f002 f95a 	bl	800ed7c <vPortFree>
 800cac8:	e001      	b.n	800cace <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800caca:	2300      	movs	r3, #0
 800cacc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cace:	69fb      	ldr	r3, [r7, #28]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d017      	beq.n	800cb04 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cad4:	69fb      	ldr	r3, [r7, #28]
 800cad6:	2200      	movs	r2, #0
 800cad8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cadc:	88fa      	ldrh	r2, [r7, #6]
 800cade:	2300      	movs	r3, #0
 800cae0:	9303      	str	r3, [sp, #12]
 800cae2:	69fb      	ldr	r3, [r7, #28]
 800cae4:	9302      	str	r3, [sp, #8]
 800cae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cae8:	9301      	str	r3, [sp, #4]
 800caea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caec:	9300      	str	r3, [sp, #0]
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	68b9      	ldr	r1, [r7, #8]
 800caf2:	68f8      	ldr	r0, [r7, #12]
 800caf4:	f000 f80e 	bl	800cb14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800caf8:	69f8      	ldr	r0, [r7, #28]
 800cafa:	f000 f8b1 	bl	800cc60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cafe:	2301      	movs	r3, #1
 800cb00:	61bb      	str	r3, [r7, #24]
 800cb02:	e002      	b.n	800cb0a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cb04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cb08:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cb0a:	69bb      	ldr	r3, [r7, #24]
	}
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	3720      	adds	r7, #32
 800cb10:	46bd      	mov	sp, r7
 800cb12:	bd80      	pop	{r7, pc}

0800cb14 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b088      	sub	sp, #32
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	60f8      	str	r0, [r7, #12]
 800cb1c:	60b9      	str	r1, [r7, #8]
 800cb1e:	607a      	str	r2, [r7, #4]
 800cb20:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800cb22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb24:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	009b      	lsls	r3, r3, #2
 800cb2a:	461a      	mov	r2, r3
 800cb2c:	21a5      	movs	r1, #165	; 0xa5
 800cb2e:	f004 fee5 	bl	80118fc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cb32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800cb3c:	3b01      	subs	r3, #1
 800cb3e:	009b      	lsls	r3, r3, #2
 800cb40:	4413      	add	r3, r2
 800cb42:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cb44:	69bb      	ldr	r3, [r7, #24]
 800cb46:	f023 0307 	bic.w	r3, r3, #7
 800cb4a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cb4c:	69bb      	ldr	r3, [r7, #24]
 800cb4e:	f003 0307 	and.w	r3, r3, #7
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d00a      	beq.n	800cb6c <prvInitialiseNewTask+0x58>
	__asm volatile
 800cb56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb5a:	f383 8811 	msr	BASEPRI, r3
 800cb5e:	f3bf 8f6f 	isb	sy
 800cb62:	f3bf 8f4f 	dsb	sy
 800cb66:	617b      	str	r3, [r7, #20]
}
 800cb68:	bf00      	nop
 800cb6a:	e7fe      	b.n	800cb6a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d01f      	beq.n	800cbb2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cb72:	2300      	movs	r3, #0
 800cb74:	61fb      	str	r3, [r7, #28]
 800cb76:	e012      	b.n	800cb9e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cb78:	68ba      	ldr	r2, [r7, #8]
 800cb7a:	69fb      	ldr	r3, [r7, #28]
 800cb7c:	4413      	add	r3, r2
 800cb7e:	7819      	ldrb	r1, [r3, #0]
 800cb80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb82:	69fb      	ldr	r3, [r7, #28]
 800cb84:	4413      	add	r3, r2
 800cb86:	3334      	adds	r3, #52	; 0x34
 800cb88:	460a      	mov	r2, r1
 800cb8a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cb8c:	68ba      	ldr	r2, [r7, #8]
 800cb8e:	69fb      	ldr	r3, [r7, #28]
 800cb90:	4413      	add	r3, r2
 800cb92:	781b      	ldrb	r3, [r3, #0]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d006      	beq.n	800cba6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cb98:	69fb      	ldr	r3, [r7, #28]
 800cb9a:	3301      	adds	r3, #1
 800cb9c:	61fb      	str	r3, [r7, #28]
 800cb9e:	69fb      	ldr	r3, [r7, #28]
 800cba0:	2b0f      	cmp	r3, #15
 800cba2:	d9e9      	bls.n	800cb78 <prvInitialiseNewTask+0x64>
 800cba4:	e000      	b.n	800cba8 <prvInitialiseNewTask+0x94>
			{
				break;
 800cba6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbaa:	2200      	movs	r2, #0
 800cbac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800cbb0:	e003      	b.n	800cbba <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cbb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cbba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbbc:	2b37      	cmp	r3, #55	; 0x37
 800cbbe:	d901      	bls.n	800cbc4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cbc0:	2337      	movs	r3, #55	; 0x37
 800cbc2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cbc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cbc8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cbca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cbce:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800cbd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cbd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbd8:	3304      	adds	r3, #4
 800cbda:	4618      	mov	r0, r3
 800cbdc:	f7fe fdfa 	bl	800b7d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cbe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbe2:	3318      	adds	r3, #24
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f7fe fdf5 	bl	800b7d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cbea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cbee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cbf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbf2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800cbf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbf8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cbfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cbfe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800cc00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc02:	2200      	movs	r2, #0
 800cc04:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cc08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cc10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc12:	3354      	adds	r3, #84	; 0x54
 800cc14:	2260      	movs	r2, #96	; 0x60
 800cc16:	2100      	movs	r1, #0
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f004 fe6f 	bl	80118fc <memset>
 800cc1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc20:	4a0c      	ldr	r2, [pc, #48]	; (800cc54 <prvInitialiseNewTask+0x140>)
 800cc22:	659a      	str	r2, [r3, #88]	; 0x58
 800cc24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc26:	4a0c      	ldr	r2, [pc, #48]	; (800cc58 <prvInitialiseNewTask+0x144>)
 800cc28:	65da      	str	r2, [r3, #92]	; 0x5c
 800cc2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc2c:	4a0b      	ldr	r2, [pc, #44]	; (800cc5c <prvInitialiseNewTask+0x148>)
 800cc2e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cc30:	683a      	ldr	r2, [r7, #0]
 800cc32:	68f9      	ldr	r1, [r7, #12]
 800cc34:	69b8      	ldr	r0, [r7, #24]
 800cc36:	f001 fd35 	bl	800e6a4 <pxPortInitialiseStack>
 800cc3a:	4602      	mov	r2, r0
 800cc3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc3e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cc40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d002      	beq.n	800cc4c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cc46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cc4a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cc4c:	bf00      	nop
 800cc4e:	3720      	adds	r7, #32
 800cc50:	46bd      	mov	sp, r7
 800cc52:	bd80      	pop	{r7, pc}
 800cc54:	08011e04 	.word	0x08011e04
 800cc58:	08011e24 	.word	0x08011e24
 800cc5c:	08011de4 	.word	0x08011de4

0800cc60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cc60:	b5b0      	push	{r4, r5, r7, lr}
 800cc62:	b084      	sub	sp, #16
 800cc64:	af02      	add	r7, sp, #8
 800cc66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cc68:	f001 fe4c 	bl	800e904 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cc6c:	4b3c      	ldr	r3, [pc, #240]	; (800cd60 <prvAddNewTaskToReadyList+0x100>)
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	3301      	adds	r3, #1
 800cc72:	4a3b      	ldr	r2, [pc, #236]	; (800cd60 <prvAddNewTaskToReadyList+0x100>)
 800cc74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cc76:	4b3b      	ldr	r3, [pc, #236]	; (800cd64 <prvAddNewTaskToReadyList+0x104>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d109      	bne.n	800cc92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cc7e:	4a39      	ldr	r2, [pc, #228]	; (800cd64 <prvAddNewTaskToReadyList+0x104>)
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cc84:	4b36      	ldr	r3, [pc, #216]	; (800cd60 <prvAddNewTaskToReadyList+0x100>)
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	2b01      	cmp	r3, #1
 800cc8a:	d110      	bne.n	800ccae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cc8c:	f000 fc90 	bl	800d5b0 <prvInitialiseTaskLists>
 800cc90:	e00d      	b.n	800ccae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cc92:	4b35      	ldr	r3, [pc, #212]	; (800cd68 <prvAddNewTaskToReadyList+0x108>)
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d109      	bne.n	800ccae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cc9a:	4b32      	ldr	r3, [pc, #200]	; (800cd64 <prvAddNewTaskToReadyList+0x104>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cca4:	429a      	cmp	r2, r3
 800cca6:	d802      	bhi.n	800ccae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800cca8:	4a2e      	ldr	r2, [pc, #184]	; (800cd64 <prvAddNewTaskToReadyList+0x104>)
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ccae:	4b2f      	ldr	r3, [pc, #188]	; (800cd6c <prvAddNewTaskToReadyList+0x10c>)
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	3301      	adds	r3, #1
 800ccb4:	4a2d      	ldr	r2, [pc, #180]	; (800cd6c <prvAddNewTaskToReadyList+0x10c>)
 800ccb6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ccb8:	4b2c      	ldr	r3, [pc, #176]	; (800cd6c <prvAddNewTaskToReadyList+0x10c>)
 800ccba:	681a      	ldr	r2, [r3, #0]
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d016      	beq.n	800ccf4 <prvAddNewTaskToReadyList+0x94>
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	4618      	mov	r0, r3
 800ccca:	f003 fdbf 	bl	801084c <SEGGER_SYSVIEW_OnTaskCreate>
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccde:	461d      	mov	r5, r3
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	461c      	mov	r4, r3
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccea:	1ae3      	subs	r3, r4, r3
 800ccec:	9300      	str	r3, [sp, #0]
 800ccee:	462b      	mov	r3, r5
 800ccf0:	f002 fa28 	bl	800f144 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f003 fe2c 	bl	8010954 <SEGGER_SYSVIEW_OnTaskStartReady>
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd00:	4b1b      	ldr	r3, [pc, #108]	; (800cd70 <prvAddNewTaskToReadyList+0x110>)
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	429a      	cmp	r2, r3
 800cd06:	d903      	bls.n	800cd10 <prvAddNewTaskToReadyList+0xb0>
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd0c:	4a18      	ldr	r2, [pc, #96]	; (800cd70 <prvAddNewTaskToReadyList+0x110>)
 800cd0e:	6013      	str	r3, [r2, #0]
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd14:	4613      	mov	r3, r2
 800cd16:	009b      	lsls	r3, r3, #2
 800cd18:	4413      	add	r3, r2
 800cd1a:	009b      	lsls	r3, r3, #2
 800cd1c:	4a15      	ldr	r2, [pc, #84]	; (800cd74 <prvAddNewTaskToReadyList+0x114>)
 800cd1e:	441a      	add	r2, r3
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	3304      	adds	r3, #4
 800cd24:	4619      	mov	r1, r3
 800cd26:	4610      	mov	r0, r2
 800cd28:	f7fe fd61 	bl	800b7ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800cd2c:	f001 fe1a 	bl	800e964 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cd30:	4b0d      	ldr	r3, [pc, #52]	; (800cd68 <prvAddNewTaskToReadyList+0x108>)
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d00e      	beq.n	800cd56 <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cd38:	4b0a      	ldr	r3, [pc, #40]	; (800cd64 <prvAddNewTaskToReadyList+0x104>)
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd42:	429a      	cmp	r2, r3
 800cd44:	d207      	bcs.n	800cd56 <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cd46:	4b0c      	ldr	r3, [pc, #48]	; (800cd78 <prvAddNewTaskToReadyList+0x118>)
 800cd48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd4c:	601a      	str	r2, [r3, #0]
 800cd4e:	f3bf 8f4f 	dsb	sy
 800cd52:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cd56:	bf00      	nop
 800cd58:	3708      	adds	r7, #8
 800cd5a:	46bd      	mov	sp, r7
 800cd5c:	bdb0      	pop	{r4, r5, r7, pc}
 800cd5e:	bf00      	nop
 800cd60:	2000cf94 	.word	0x2000cf94
 800cd64:	2000cac0 	.word	0x2000cac0
 800cd68:	2000cfa0 	.word	0x2000cfa0
 800cd6c:	2000cfb0 	.word	0x2000cfb0
 800cd70:	2000cf9c 	.word	0x2000cf9c
 800cd74:	2000cac4 	.word	0x2000cac4
 800cd78:	e000ed04 	.word	0xe000ed04

0800cd7c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b084      	sub	sp, #16
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cd84:	2300      	movs	r3, #0
 800cd86:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d01b      	beq.n	800cdc6 <vTaskDelay+0x4a>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cd8e:	4b15      	ldr	r3, [pc, #84]	; (800cde4 <vTaskDelay+0x68>)
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d00a      	beq.n	800cdac <vTaskDelay+0x30>
	__asm volatile
 800cd96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd9a:	f383 8811 	msr	BASEPRI, r3
 800cd9e:	f3bf 8f6f 	isb	sy
 800cda2:	f3bf 8f4f 	dsb	sy
 800cda6:	60bb      	str	r3, [r7, #8]
}
 800cda8:	bf00      	nop
 800cdaa:	e7fe      	b.n	800cdaa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800cdac:	f000 f8a0 	bl	800cef0 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 800cdb0:	6879      	ldr	r1, [r7, #4]
 800cdb2:	2023      	movs	r0, #35	; 0x23
 800cdb4:	f002 ffa0 	bl	800fcf8 <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cdb8:	2100      	movs	r1, #0
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f001 f8be 	bl	800df3c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cdc0:	f000 f8a4 	bl	800cf0c <xTaskResumeAll>
 800cdc4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d107      	bne.n	800cddc <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
 800cdcc:	4b06      	ldr	r3, [pc, #24]	; (800cde8 <vTaskDelay+0x6c>)
 800cdce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cdd2:	601a      	str	r2, [r3, #0]
 800cdd4:	f3bf 8f4f 	dsb	sy
 800cdd8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cddc:	bf00      	nop
 800cdde:	3710      	adds	r7, #16
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}
 800cde4:	2000cfbc 	.word	0x2000cfbc
 800cde8:	e000ed04 	.word	0xe000ed04

0800cdec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b08a      	sub	sp, #40	; 0x28
 800cdf0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cdfa:	463a      	mov	r2, r7
 800cdfc:	1d39      	adds	r1, r7, #4
 800cdfe:	f107 0308 	add.w	r3, r7, #8
 800ce02:	4618      	mov	r0, r3
 800ce04:	f7fe fc92 	bl	800b72c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ce08:	6839      	ldr	r1, [r7, #0]
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	68ba      	ldr	r2, [r7, #8]
 800ce0e:	9202      	str	r2, [sp, #8]
 800ce10:	9301      	str	r3, [sp, #4]
 800ce12:	2300      	movs	r3, #0
 800ce14:	9300      	str	r3, [sp, #0]
 800ce16:	2300      	movs	r3, #0
 800ce18:	460a      	mov	r2, r1
 800ce1a:	492d      	ldr	r1, [pc, #180]	; (800ced0 <vTaskStartScheduler+0xe4>)
 800ce1c:	482d      	ldr	r0, [pc, #180]	; (800ced4 <vTaskStartScheduler+0xe8>)
 800ce1e:	f7ff fdd7 	bl	800c9d0 <xTaskCreateStatic>
 800ce22:	4603      	mov	r3, r0
 800ce24:	4a2c      	ldr	r2, [pc, #176]	; (800ced8 <vTaskStartScheduler+0xec>)
 800ce26:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ce28:	4b2b      	ldr	r3, [pc, #172]	; (800ced8 <vTaskStartScheduler+0xec>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d002      	beq.n	800ce36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ce30:	2301      	movs	r3, #1
 800ce32:	617b      	str	r3, [r7, #20]
 800ce34:	e001      	b.n	800ce3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ce36:	2300      	movs	r3, #0
 800ce38:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ce3a:	697b      	ldr	r3, [r7, #20]
 800ce3c:	2b01      	cmp	r3, #1
 800ce3e:	d102      	bne.n	800ce46 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ce40:	f001 f8e2 	bl	800e008 <xTimerCreateTimerTask>
 800ce44:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ce46:	697b      	ldr	r3, [r7, #20]
 800ce48:	2b01      	cmp	r3, #1
 800ce4a:	d12e      	bne.n	800ceaa <vTaskStartScheduler+0xbe>
	__asm volatile
 800ce4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce50:	f383 8811 	msr	BASEPRI, r3
 800ce54:	f3bf 8f6f 	isb	sy
 800ce58:	f3bf 8f4f 	dsb	sy
 800ce5c:	613b      	str	r3, [r7, #16]
}
 800ce5e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ce60:	4b1e      	ldr	r3, [pc, #120]	; (800cedc <vTaskStartScheduler+0xf0>)
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	3354      	adds	r3, #84	; 0x54
 800ce66:	4a1e      	ldr	r2, [pc, #120]	; (800cee0 <vTaskStartScheduler+0xf4>)
 800ce68:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ce6a:	4b1e      	ldr	r3, [pc, #120]	; (800cee4 <vTaskStartScheduler+0xf8>)
 800ce6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ce70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ce72:	4b1d      	ldr	r3, [pc, #116]	; (800cee8 <vTaskStartScheduler+0xfc>)
 800ce74:	2201      	movs	r2, #1
 800ce76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ce78:	4b1c      	ldr	r3, [pc, #112]	; (800ceec <vTaskStartScheduler+0x100>)
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 800ce7e:	4b17      	ldr	r3, [pc, #92]	; (800cedc <vTaskStartScheduler+0xf0>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	3334      	adds	r3, #52	; 0x34
 800ce84:	2205      	movs	r2, #5
 800ce86:	4912      	ldr	r1, [pc, #72]	; (800ced0 <vTaskStartScheduler+0xe4>)
 800ce88:	4618      	mov	r0, r3
 800ce8a:	f004 fd19 	bl	80118c0 <memcmp>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d005      	beq.n	800cea0 <vTaskStartScheduler+0xb4>
 800ce94:	4b11      	ldr	r3, [pc, #68]	; (800cedc <vTaskStartScheduler+0xf0>)
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4618      	mov	r0, r3
 800ce9a:	f003 fd19 	bl	80108d0 <SEGGER_SYSVIEW_OnTaskStartExec>
 800ce9e:	e001      	b.n	800cea4 <vTaskStartScheduler+0xb8>
 800cea0:	f003 fcb8 	bl	8010814 <SEGGER_SYSVIEW_OnIdle>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cea4:	f001 fc8c 	bl	800e7c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cea8:	e00e      	b.n	800cec8 <vTaskStartScheduler+0xdc>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ceaa:	697b      	ldr	r3, [r7, #20]
 800ceac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ceb0:	d10a      	bne.n	800cec8 <vTaskStartScheduler+0xdc>
	__asm volatile
 800ceb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceb6:	f383 8811 	msr	BASEPRI, r3
 800ceba:	f3bf 8f6f 	isb	sy
 800cebe:	f3bf 8f4f 	dsb	sy
 800cec2:	60fb      	str	r3, [r7, #12]
}
 800cec4:	bf00      	nop
 800cec6:	e7fe      	b.n	800cec6 <vTaskStartScheduler+0xda>
}
 800cec8:	bf00      	nop
 800ceca:	3718      	adds	r7, #24
 800cecc:	46bd      	mov	sp, r7
 800cece:	bd80      	pop	{r7, pc}
 800ced0:	08011c0c 	.word	0x08011c0c
 800ced4:	0800d57d 	.word	0x0800d57d
 800ced8:	2000cfb8 	.word	0x2000cfb8
 800cedc:	2000cac0 	.word	0x2000cac0
 800cee0:	20002694 	.word	0x20002694
 800cee4:	2000cfb4 	.word	0x2000cfb4
 800cee8:	2000cfa0 	.word	0x2000cfa0
 800ceec:	2000cf98 	.word	0x2000cf98

0800cef0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cef0:	b480      	push	{r7}
 800cef2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800cef4:	4b04      	ldr	r3, [pc, #16]	; (800cf08 <vTaskSuspendAll+0x18>)
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	3301      	adds	r3, #1
 800cefa:	4a03      	ldr	r2, [pc, #12]	; (800cf08 <vTaskSuspendAll+0x18>)
 800cefc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800cefe:	bf00      	nop
 800cf00:	46bd      	mov	sp, r7
 800cf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf06:	4770      	bx	lr
 800cf08:	2000cfbc 	.word	0x2000cfbc

0800cf0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b084      	sub	sp, #16
 800cf10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cf12:	2300      	movs	r3, #0
 800cf14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cf16:	2300      	movs	r3, #0
 800cf18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cf1a:	4b44      	ldr	r3, [pc, #272]	; (800d02c <xTaskResumeAll+0x120>)
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d10a      	bne.n	800cf38 <xTaskResumeAll+0x2c>
	__asm volatile
 800cf22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf26:	f383 8811 	msr	BASEPRI, r3
 800cf2a:	f3bf 8f6f 	isb	sy
 800cf2e:	f3bf 8f4f 	dsb	sy
 800cf32:	603b      	str	r3, [r7, #0]
}
 800cf34:	bf00      	nop
 800cf36:	e7fe      	b.n	800cf36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cf38:	f001 fce4 	bl	800e904 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cf3c:	4b3b      	ldr	r3, [pc, #236]	; (800d02c <xTaskResumeAll+0x120>)
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	3b01      	subs	r3, #1
 800cf42:	4a3a      	ldr	r2, [pc, #232]	; (800d02c <xTaskResumeAll+0x120>)
 800cf44:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cf46:	4b39      	ldr	r3, [pc, #228]	; (800d02c <xTaskResumeAll+0x120>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d166      	bne.n	800d01c <xTaskResumeAll+0x110>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cf4e:	4b38      	ldr	r3, [pc, #224]	; (800d030 <xTaskResumeAll+0x124>)
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d062      	beq.n	800d01c <xTaskResumeAll+0x110>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cf56:	e033      	b.n	800cfc0 <xTaskResumeAll+0xb4>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf58:	4b36      	ldr	r3, [pc, #216]	; (800d034 <xTaskResumeAll+0x128>)
 800cf5a:	68db      	ldr	r3, [r3, #12]
 800cf5c:	68db      	ldr	r3, [r3, #12]
 800cf5e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	3318      	adds	r3, #24
 800cf64:	4618      	mov	r0, r3
 800cf66:	f7fe fc9f 	bl	800b8a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	3304      	adds	r3, #4
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f7fe fc9a 	bl	800b8a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	4618      	mov	r0, r3
 800cf78:	f003 fcec 	bl	8010954 <SEGGER_SYSVIEW_OnTaskStartReady>
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf80:	4b2d      	ldr	r3, [pc, #180]	; (800d038 <xTaskResumeAll+0x12c>)
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	429a      	cmp	r2, r3
 800cf86:	d903      	bls.n	800cf90 <xTaskResumeAll+0x84>
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf8c:	4a2a      	ldr	r2, [pc, #168]	; (800d038 <xTaskResumeAll+0x12c>)
 800cf8e:	6013      	str	r3, [r2, #0]
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf94:	4613      	mov	r3, r2
 800cf96:	009b      	lsls	r3, r3, #2
 800cf98:	4413      	add	r3, r2
 800cf9a:	009b      	lsls	r3, r3, #2
 800cf9c:	4a27      	ldr	r2, [pc, #156]	; (800d03c <xTaskResumeAll+0x130>)
 800cf9e:	441a      	add	r2, r3
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	3304      	adds	r3, #4
 800cfa4:	4619      	mov	r1, r3
 800cfa6:	4610      	mov	r0, r2
 800cfa8:	f7fe fc21 	bl	800b7ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cfb0:	4b23      	ldr	r3, [pc, #140]	; (800d040 <xTaskResumeAll+0x134>)
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfb6:	429a      	cmp	r2, r3
 800cfb8:	d302      	bcc.n	800cfc0 <xTaskResumeAll+0xb4>
					{
						xYieldPending = pdTRUE;
 800cfba:	4b22      	ldr	r3, [pc, #136]	; (800d044 <xTaskResumeAll+0x138>)
 800cfbc:	2201      	movs	r2, #1
 800cfbe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cfc0:	4b1c      	ldr	r3, [pc, #112]	; (800d034 <xTaskResumeAll+0x128>)
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d1c7      	bne.n	800cf58 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d001      	beq.n	800cfd2 <xTaskResumeAll+0xc6>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cfce:	f000 fbc9 	bl	800d764 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cfd2:	4b1d      	ldr	r3, [pc, #116]	; (800d048 <xTaskResumeAll+0x13c>)
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d010      	beq.n	800d000 <xTaskResumeAll+0xf4>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cfde:	f000 f859 	bl	800d094 <xTaskIncrementTick>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d002      	beq.n	800cfee <xTaskResumeAll+0xe2>
							{
								xYieldPending = pdTRUE;
 800cfe8:	4b16      	ldr	r3, [pc, #88]	; (800d044 <xTaskResumeAll+0x138>)
 800cfea:	2201      	movs	r2, #1
 800cfec:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	3b01      	subs	r3, #1
 800cff2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d1f1      	bne.n	800cfde <xTaskResumeAll+0xd2>

						xPendedTicks = 0;
 800cffa:	4b13      	ldr	r3, [pc, #76]	; (800d048 <xTaskResumeAll+0x13c>)
 800cffc:	2200      	movs	r2, #0
 800cffe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d000:	4b10      	ldr	r3, [pc, #64]	; (800d044 <xTaskResumeAll+0x138>)
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d009      	beq.n	800d01c <xTaskResumeAll+0x110>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d008:	2301      	movs	r3, #1
 800d00a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d00c:	4b0f      	ldr	r3, [pc, #60]	; (800d04c <xTaskResumeAll+0x140>)
 800d00e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d012:	601a      	str	r2, [r3, #0]
 800d014:	f3bf 8f4f 	dsb	sy
 800d018:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d01c:	f001 fca2 	bl	800e964 <vPortExitCritical>

	return xAlreadyYielded;
 800d020:	68bb      	ldr	r3, [r7, #8]
}
 800d022:	4618      	mov	r0, r3
 800d024:	3710      	adds	r7, #16
 800d026:	46bd      	mov	sp, r7
 800d028:	bd80      	pop	{r7, pc}
 800d02a:	bf00      	nop
 800d02c:	2000cfbc 	.word	0x2000cfbc
 800d030:	2000cf94 	.word	0x2000cf94
 800d034:	2000cf54 	.word	0x2000cf54
 800d038:	2000cf9c 	.word	0x2000cf9c
 800d03c:	2000cac4 	.word	0x2000cac4
 800d040:	2000cac0 	.word	0x2000cac0
 800d044:	2000cfa8 	.word	0x2000cfa8
 800d048:	2000cfa4 	.word	0x2000cfa4
 800d04c:	e000ed04 	.word	0xe000ed04

0800d050 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d050:	b480      	push	{r7}
 800d052:	b083      	sub	sp, #12
 800d054:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d056:	4b05      	ldr	r3, [pc, #20]	; (800d06c <xTaskGetTickCount+0x1c>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d05c:	687b      	ldr	r3, [r7, #4]
}
 800d05e:	4618      	mov	r0, r3
 800d060:	370c      	adds	r7, #12
 800d062:	46bd      	mov	sp, r7
 800d064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d068:	4770      	bx	lr
 800d06a:	bf00      	nop
 800d06c:	2000cf98 	.word	0x2000cf98

0800d070 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b082      	sub	sp, #8
 800d074:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d076:	f001 fd2f 	bl	800ead8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800d07a:	2300      	movs	r3, #0
 800d07c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800d07e:	4b04      	ldr	r3, [pc, #16]	; (800d090 <xTaskGetTickCountFromISR+0x20>)
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d084:	683b      	ldr	r3, [r7, #0]
}
 800d086:	4618      	mov	r0, r3
 800d088:	3708      	adds	r7, #8
 800d08a:	46bd      	mov	sp, r7
 800d08c:	bd80      	pop	{r7, pc}
 800d08e:	bf00      	nop
 800d090:	2000cf98 	.word	0x2000cf98

0800d094 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b086      	sub	sp, #24
 800d098:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d09a:	2300      	movs	r3, #0
 800d09c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d09e:	4b51      	ldr	r3, [pc, #324]	; (800d1e4 <xTaskIncrementTick+0x150>)
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	f040 8093 	bne.w	800d1ce <xTaskIncrementTick+0x13a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d0a8:	4b4f      	ldr	r3, [pc, #316]	; (800d1e8 <xTaskIncrementTick+0x154>)
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	3301      	adds	r3, #1
 800d0ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d0b0:	4a4d      	ldr	r2, [pc, #308]	; (800d1e8 <xTaskIncrementTick+0x154>)
 800d0b2:	693b      	ldr	r3, [r7, #16]
 800d0b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d0b6:	693b      	ldr	r3, [r7, #16]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d120      	bne.n	800d0fe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800d0bc:	4b4b      	ldr	r3, [pc, #300]	; (800d1ec <xTaskIncrementTick+0x158>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d00a      	beq.n	800d0dc <xTaskIncrementTick+0x48>
	__asm volatile
 800d0c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0ca:	f383 8811 	msr	BASEPRI, r3
 800d0ce:	f3bf 8f6f 	isb	sy
 800d0d2:	f3bf 8f4f 	dsb	sy
 800d0d6:	603b      	str	r3, [r7, #0]
}
 800d0d8:	bf00      	nop
 800d0da:	e7fe      	b.n	800d0da <xTaskIncrementTick+0x46>
 800d0dc:	4b43      	ldr	r3, [pc, #268]	; (800d1ec <xTaskIncrementTick+0x158>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	60fb      	str	r3, [r7, #12]
 800d0e2:	4b43      	ldr	r3, [pc, #268]	; (800d1f0 <xTaskIncrementTick+0x15c>)
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	4a41      	ldr	r2, [pc, #260]	; (800d1ec <xTaskIncrementTick+0x158>)
 800d0e8:	6013      	str	r3, [r2, #0]
 800d0ea:	4a41      	ldr	r2, [pc, #260]	; (800d1f0 <xTaskIncrementTick+0x15c>)
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	6013      	str	r3, [r2, #0]
 800d0f0:	4b40      	ldr	r3, [pc, #256]	; (800d1f4 <xTaskIncrementTick+0x160>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	3301      	adds	r3, #1
 800d0f6:	4a3f      	ldr	r2, [pc, #252]	; (800d1f4 <xTaskIncrementTick+0x160>)
 800d0f8:	6013      	str	r3, [r2, #0]
 800d0fa:	f000 fb33 	bl	800d764 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d0fe:	4b3e      	ldr	r3, [pc, #248]	; (800d1f8 <xTaskIncrementTick+0x164>)
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	693a      	ldr	r2, [r7, #16]
 800d104:	429a      	cmp	r2, r3
 800d106:	d34d      	bcc.n	800d1a4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d108:	4b38      	ldr	r3, [pc, #224]	; (800d1ec <xTaskIncrementTick+0x158>)
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d104      	bne.n	800d11c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d112:	4b39      	ldr	r3, [pc, #228]	; (800d1f8 <xTaskIncrementTick+0x164>)
 800d114:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d118:	601a      	str	r2, [r3, #0]
					break;
 800d11a:	e043      	b.n	800d1a4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d11c:	4b33      	ldr	r3, [pc, #204]	; (800d1ec <xTaskIncrementTick+0x158>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	68db      	ldr	r3, [r3, #12]
 800d122:	68db      	ldr	r3, [r3, #12]
 800d124:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d126:	68bb      	ldr	r3, [r7, #8]
 800d128:	685b      	ldr	r3, [r3, #4]
 800d12a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d12c:	693a      	ldr	r2, [r7, #16]
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	429a      	cmp	r2, r3
 800d132:	d203      	bcs.n	800d13c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d134:	4a30      	ldr	r2, [pc, #192]	; (800d1f8 <xTaskIncrementTick+0x164>)
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d13a:	e033      	b.n	800d1a4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d13c:	68bb      	ldr	r3, [r7, #8]
 800d13e:	3304      	adds	r3, #4
 800d140:	4618      	mov	r0, r3
 800d142:	f7fe fbb1 	bl	800b8a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d004      	beq.n	800d158 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d14e:	68bb      	ldr	r3, [r7, #8]
 800d150:	3318      	adds	r3, #24
 800d152:	4618      	mov	r0, r3
 800d154:	f7fe fba8 	bl	800b8a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d158:	68bb      	ldr	r3, [r7, #8]
 800d15a:	4618      	mov	r0, r3
 800d15c:	f003 fbfa 	bl	8010954 <SEGGER_SYSVIEW_OnTaskStartReady>
 800d160:	68bb      	ldr	r3, [r7, #8]
 800d162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d164:	4b25      	ldr	r3, [pc, #148]	; (800d1fc <xTaskIncrementTick+0x168>)
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	429a      	cmp	r2, r3
 800d16a:	d903      	bls.n	800d174 <xTaskIncrementTick+0xe0>
 800d16c:	68bb      	ldr	r3, [r7, #8]
 800d16e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d170:	4a22      	ldr	r2, [pc, #136]	; (800d1fc <xTaskIncrementTick+0x168>)
 800d172:	6013      	str	r3, [r2, #0]
 800d174:	68bb      	ldr	r3, [r7, #8]
 800d176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d178:	4613      	mov	r3, r2
 800d17a:	009b      	lsls	r3, r3, #2
 800d17c:	4413      	add	r3, r2
 800d17e:	009b      	lsls	r3, r3, #2
 800d180:	4a1f      	ldr	r2, [pc, #124]	; (800d200 <xTaskIncrementTick+0x16c>)
 800d182:	441a      	add	r2, r3
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	3304      	adds	r3, #4
 800d188:	4619      	mov	r1, r3
 800d18a:	4610      	mov	r0, r2
 800d18c:	f7fe fb2f 	bl	800b7ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d190:	68bb      	ldr	r3, [r7, #8]
 800d192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d194:	4b1b      	ldr	r3, [pc, #108]	; (800d204 <xTaskIncrementTick+0x170>)
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d19a:	429a      	cmp	r2, r3
 800d19c:	d3b4      	bcc.n	800d108 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800d19e:	2301      	movs	r3, #1
 800d1a0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d1a2:	e7b1      	b.n	800d108 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d1a4:	4b17      	ldr	r3, [pc, #92]	; (800d204 <xTaskIncrementTick+0x170>)
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1aa:	4915      	ldr	r1, [pc, #84]	; (800d200 <xTaskIncrementTick+0x16c>)
 800d1ac:	4613      	mov	r3, r2
 800d1ae:	009b      	lsls	r3, r3, #2
 800d1b0:	4413      	add	r3, r2
 800d1b2:	009b      	lsls	r3, r3, #2
 800d1b4:	440b      	add	r3, r1
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	2b01      	cmp	r3, #1
 800d1ba:	d901      	bls.n	800d1c0 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800d1bc:	2301      	movs	r3, #1
 800d1be:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d1c0:	4b11      	ldr	r3, [pc, #68]	; (800d208 <xTaskIncrementTick+0x174>)
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d007      	beq.n	800d1d8 <xTaskIncrementTick+0x144>
			{
				xSwitchRequired = pdTRUE;
 800d1c8:	2301      	movs	r3, #1
 800d1ca:	617b      	str	r3, [r7, #20]
 800d1cc:	e004      	b.n	800d1d8 <xTaskIncrementTick+0x144>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d1ce:	4b0f      	ldr	r3, [pc, #60]	; (800d20c <xTaskIncrementTick+0x178>)
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	3301      	adds	r3, #1
 800d1d4:	4a0d      	ldr	r2, [pc, #52]	; (800d20c <xTaskIncrementTick+0x178>)
 800d1d6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d1d8:	697b      	ldr	r3, [r7, #20]
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	3718      	adds	r7, #24
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}
 800d1e2:	bf00      	nop
 800d1e4:	2000cfbc 	.word	0x2000cfbc
 800d1e8:	2000cf98 	.word	0x2000cf98
 800d1ec:	2000cf4c 	.word	0x2000cf4c
 800d1f0:	2000cf50 	.word	0x2000cf50
 800d1f4:	2000cfac 	.word	0x2000cfac
 800d1f8:	2000cfb4 	.word	0x2000cfb4
 800d1fc:	2000cf9c 	.word	0x2000cf9c
 800d200:	2000cac4 	.word	0x2000cac4
 800d204:	2000cac0 	.word	0x2000cac0
 800d208:	2000cfa8 	.word	0x2000cfa8
 800d20c:	2000cfa4 	.word	0x2000cfa4

0800d210 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b084      	sub	sp, #16
 800d214:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d216:	4b33      	ldr	r3, [pc, #204]	; (800d2e4 <vTaskSwitchContext+0xd4>)
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d003      	beq.n	800d226 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d21e:	4b32      	ldr	r3, [pc, #200]	; (800d2e8 <vTaskSwitchContext+0xd8>)
 800d220:	2201      	movs	r2, #1
 800d222:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d224:	e059      	b.n	800d2da <vTaskSwitchContext+0xca>
		xYieldPending = pdFALSE;
 800d226:	4b30      	ldr	r3, [pc, #192]	; (800d2e8 <vTaskSwitchContext+0xd8>)
 800d228:	2200      	movs	r2, #0
 800d22a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d22c:	4b2f      	ldr	r3, [pc, #188]	; (800d2ec <vTaskSwitchContext+0xdc>)
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	60fb      	str	r3, [r7, #12]
 800d232:	e010      	b.n	800d256 <vTaskSwitchContext+0x46>
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d10a      	bne.n	800d250 <vTaskSwitchContext+0x40>
	__asm volatile
 800d23a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d23e:	f383 8811 	msr	BASEPRI, r3
 800d242:	f3bf 8f6f 	isb	sy
 800d246:	f3bf 8f4f 	dsb	sy
 800d24a:	607b      	str	r3, [r7, #4]
}
 800d24c:	bf00      	nop
 800d24e:	e7fe      	b.n	800d24e <vTaskSwitchContext+0x3e>
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	3b01      	subs	r3, #1
 800d254:	60fb      	str	r3, [r7, #12]
 800d256:	4926      	ldr	r1, [pc, #152]	; (800d2f0 <vTaskSwitchContext+0xe0>)
 800d258:	68fa      	ldr	r2, [r7, #12]
 800d25a:	4613      	mov	r3, r2
 800d25c:	009b      	lsls	r3, r3, #2
 800d25e:	4413      	add	r3, r2
 800d260:	009b      	lsls	r3, r3, #2
 800d262:	440b      	add	r3, r1
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d0e4      	beq.n	800d234 <vTaskSwitchContext+0x24>
 800d26a:	68fa      	ldr	r2, [r7, #12]
 800d26c:	4613      	mov	r3, r2
 800d26e:	009b      	lsls	r3, r3, #2
 800d270:	4413      	add	r3, r2
 800d272:	009b      	lsls	r3, r3, #2
 800d274:	4a1e      	ldr	r2, [pc, #120]	; (800d2f0 <vTaskSwitchContext+0xe0>)
 800d276:	4413      	add	r3, r2
 800d278:	60bb      	str	r3, [r7, #8]
 800d27a:	68bb      	ldr	r3, [r7, #8]
 800d27c:	685b      	ldr	r3, [r3, #4]
 800d27e:	685a      	ldr	r2, [r3, #4]
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	605a      	str	r2, [r3, #4]
 800d284:	68bb      	ldr	r3, [r7, #8]
 800d286:	685a      	ldr	r2, [r3, #4]
 800d288:	68bb      	ldr	r3, [r7, #8]
 800d28a:	3308      	adds	r3, #8
 800d28c:	429a      	cmp	r2, r3
 800d28e:	d104      	bne.n	800d29a <vTaskSwitchContext+0x8a>
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	685b      	ldr	r3, [r3, #4]
 800d294:	685a      	ldr	r2, [r3, #4]
 800d296:	68bb      	ldr	r3, [r7, #8]
 800d298:	605a      	str	r2, [r3, #4]
 800d29a:	68bb      	ldr	r3, [r7, #8]
 800d29c:	685b      	ldr	r3, [r3, #4]
 800d29e:	68db      	ldr	r3, [r3, #12]
 800d2a0:	4a14      	ldr	r2, [pc, #80]	; (800d2f4 <vTaskSwitchContext+0xe4>)
 800d2a2:	6013      	str	r3, [r2, #0]
 800d2a4:	4a11      	ldr	r2, [pc, #68]	; (800d2ec <vTaskSwitchContext+0xdc>)
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 800d2aa:	4b12      	ldr	r3, [pc, #72]	; (800d2f4 <vTaskSwitchContext+0xe4>)
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	3334      	adds	r3, #52	; 0x34
 800d2b0:	2205      	movs	r2, #5
 800d2b2:	4911      	ldr	r1, [pc, #68]	; (800d2f8 <vTaskSwitchContext+0xe8>)
 800d2b4:	4618      	mov	r0, r3
 800d2b6:	f004 fb03 	bl	80118c0 <memcmp>
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d005      	beq.n	800d2cc <vTaskSwitchContext+0xbc>
 800d2c0:	4b0c      	ldr	r3, [pc, #48]	; (800d2f4 <vTaskSwitchContext+0xe4>)
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	f003 fb03 	bl	80108d0 <SEGGER_SYSVIEW_OnTaskStartExec>
 800d2ca:	e001      	b.n	800d2d0 <vTaskSwitchContext+0xc0>
 800d2cc:	f003 faa2 	bl	8010814 <SEGGER_SYSVIEW_OnIdle>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d2d0:	4b08      	ldr	r3, [pc, #32]	; (800d2f4 <vTaskSwitchContext+0xe4>)
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	3354      	adds	r3, #84	; 0x54
 800d2d6:	4a09      	ldr	r2, [pc, #36]	; (800d2fc <vTaskSwitchContext+0xec>)
 800d2d8:	6013      	str	r3, [r2, #0]
}
 800d2da:	bf00      	nop
 800d2dc:	3710      	adds	r7, #16
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	bd80      	pop	{r7, pc}
 800d2e2:	bf00      	nop
 800d2e4:	2000cfbc 	.word	0x2000cfbc
 800d2e8:	2000cfa8 	.word	0x2000cfa8
 800d2ec:	2000cf9c 	.word	0x2000cf9c
 800d2f0:	2000cac4 	.word	0x2000cac4
 800d2f4:	2000cac0 	.word	0x2000cac0
 800d2f8:	08011c0c 	.word	0x08011c0c
 800d2fc:	20002694 	.word	0x20002694

0800d300 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b084      	sub	sp, #16
 800d304:	af00      	add	r7, sp, #0
 800d306:	6078      	str	r0, [r7, #4]
 800d308:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d10a      	bne.n	800d326 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800d310:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d314:	f383 8811 	msr	BASEPRI, r3
 800d318:	f3bf 8f6f 	isb	sy
 800d31c:	f3bf 8f4f 	dsb	sy
 800d320:	60fb      	str	r3, [r7, #12]
}
 800d322:	bf00      	nop
 800d324:	e7fe      	b.n	800d324 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d326:	4b07      	ldr	r3, [pc, #28]	; (800d344 <vTaskPlaceOnEventList+0x44>)
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	3318      	adds	r3, #24
 800d32c:	4619      	mov	r1, r3
 800d32e:	6878      	ldr	r0, [r7, #4]
 800d330:	f7fe fa81 	bl	800b836 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d334:	2101      	movs	r1, #1
 800d336:	6838      	ldr	r0, [r7, #0]
 800d338:	f000 fe00 	bl	800df3c <prvAddCurrentTaskToDelayedList>
}
 800d33c:	bf00      	nop
 800d33e:	3710      	adds	r7, #16
 800d340:	46bd      	mov	sp, r7
 800d342:	bd80      	pop	{r7, pc}
 800d344:	2000cac0 	.word	0x2000cac0

0800d348 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b086      	sub	sp, #24
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	60f8      	str	r0, [r7, #12]
 800d350:	60b9      	str	r1, [r7, #8]
 800d352:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	2b00      	cmp	r3, #0
 800d358:	d10a      	bne.n	800d370 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800d35a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d35e:	f383 8811 	msr	BASEPRI, r3
 800d362:	f3bf 8f6f 	isb	sy
 800d366:	f3bf 8f4f 	dsb	sy
 800d36a:	617b      	str	r3, [r7, #20]
}
 800d36c:	bf00      	nop
 800d36e:	e7fe      	b.n	800d36e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d370:	4b0b      	ldr	r3, [pc, #44]	; (800d3a0 <vTaskPlaceOnEventListRestricted+0x58>)
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	3318      	adds	r3, #24
 800d376:	4619      	mov	r1, r3
 800d378:	68f8      	ldr	r0, [r7, #12]
 800d37a:	f7fe fa38 	bl	800b7ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d002      	beq.n	800d38a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800d384:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d388:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800d38a:	2024      	movs	r0, #36	; 0x24
 800d38c:	f002 fc96 	bl	800fcbc <SEGGER_SYSVIEW_RecordVoid>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d390:	6879      	ldr	r1, [r7, #4]
 800d392:	68b8      	ldr	r0, [r7, #8]
 800d394:	f000 fdd2 	bl	800df3c <prvAddCurrentTaskToDelayedList>
	}
 800d398:	bf00      	nop
 800d39a:	3718      	adds	r7, #24
 800d39c:	46bd      	mov	sp, r7
 800d39e:	bd80      	pop	{r7, pc}
 800d3a0:	2000cac0 	.word	0x2000cac0

0800d3a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b086      	sub	sp, #24
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	68db      	ldr	r3, [r3, #12]
 800d3b0:	68db      	ldr	r3, [r3, #12]
 800d3b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d3b4:	693b      	ldr	r3, [r7, #16]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d10a      	bne.n	800d3d0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800d3ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3be:	f383 8811 	msr	BASEPRI, r3
 800d3c2:	f3bf 8f6f 	isb	sy
 800d3c6:	f3bf 8f4f 	dsb	sy
 800d3ca:	60fb      	str	r3, [r7, #12]
}
 800d3cc:	bf00      	nop
 800d3ce:	e7fe      	b.n	800d3ce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d3d0:	693b      	ldr	r3, [r7, #16]
 800d3d2:	3318      	adds	r3, #24
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	f7fe fa67 	bl	800b8a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d3da:	4b20      	ldr	r3, [pc, #128]	; (800d45c <xTaskRemoveFromEventList+0xb8>)
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d121      	bne.n	800d426 <xTaskRemoveFromEventList+0x82>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	3304      	adds	r3, #4
 800d3e6:	4618      	mov	r0, r3
 800d3e8:	f7fe fa5e 	bl	800b8a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d3ec:	693b      	ldr	r3, [r7, #16]
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	f003 fab0 	bl	8010954 <SEGGER_SYSVIEW_OnTaskStartReady>
 800d3f4:	693b      	ldr	r3, [r7, #16]
 800d3f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3f8:	4b19      	ldr	r3, [pc, #100]	; (800d460 <xTaskRemoveFromEventList+0xbc>)
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	429a      	cmp	r2, r3
 800d3fe:	d903      	bls.n	800d408 <xTaskRemoveFromEventList+0x64>
 800d400:	693b      	ldr	r3, [r7, #16]
 800d402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d404:	4a16      	ldr	r2, [pc, #88]	; (800d460 <xTaskRemoveFromEventList+0xbc>)
 800d406:	6013      	str	r3, [r2, #0]
 800d408:	693b      	ldr	r3, [r7, #16]
 800d40a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d40c:	4613      	mov	r3, r2
 800d40e:	009b      	lsls	r3, r3, #2
 800d410:	4413      	add	r3, r2
 800d412:	009b      	lsls	r3, r3, #2
 800d414:	4a13      	ldr	r2, [pc, #76]	; (800d464 <xTaskRemoveFromEventList+0xc0>)
 800d416:	441a      	add	r2, r3
 800d418:	693b      	ldr	r3, [r7, #16]
 800d41a:	3304      	adds	r3, #4
 800d41c:	4619      	mov	r1, r3
 800d41e:	4610      	mov	r0, r2
 800d420:	f7fe f9e5 	bl	800b7ee <vListInsertEnd>
 800d424:	e005      	b.n	800d432 <xTaskRemoveFromEventList+0x8e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d426:	693b      	ldr	r3, [r7, #16]
 800d428:	3318      	adds	r3, #24
 800d42a:	4619      	mov	r1, r3
 800d42c:	480e      	ldr	r0, [pc, #56]	; (800d468 <xTaskRemoveFromEventList+0xc4>)
 800d42e:	f7fe f9de 	bl	800b7ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d432:	693b      	ldr	r3, [r7, #16]
 800d434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d436:	4b0d      	ldr	r3, [pc, #52]	; (800d46c <xTaskRemoveFromEventList+0xc8>)
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d43c:	429a      	cmp	r2, r3
 800d43e:	d905      	bls.n	800d44c <xTaskRemoveFromEventList+0xa8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d440:	2301      	movs	r3, #1
 800d442:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d444:	4b0a      	ldr	r3, [pc, #40]	; (800d470 <xTaskRemoveFromEventList+0xcc>)
 800d446:	2201      	movs	r2, #1
 800d448:	601a      	str	r2, [r3, #0]
 800d44a:	e001      	b.n	800d450 <xTaskRemoveFromEventList+0xac>
	}
	else
	{
		xReturn = pdFALSE;
 800d44c:	2300      	movs	r3, #0
 800d44e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d450:	697b      	ldr	r3, [r7, #20]
}
 800d452:	4618      	mov	r0, r3
 800d454:	3718      	adds	r7, #24
 800d456:	46bd      	mov	sp, r7
 800d458:	bd80      	pop	{r7, pc}
 800d45a:	bf00      	nop
 800d45c:	2000cfbc 	.word	0x2000cfbc
 800d460:	2000cf9c 	.word	0x2000cf9c
 800d464:	2000cac4 	.word	0x2000cac4
 800d468:	2000cf54 	.word	0x2000cf54
 800d46c:	2000cac0 	.word	0x2000cac0
 800d470:	2000cfa8 	.word	0x2000cfa8

0800d474 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d474:	b480      	push	{r7}
 800d476:	b083      	sub	sp, #12
 800d478:	af00      	add	r7, sp, #0
 800d47a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d47c:	4b06      	ldr	r3, [pc, #24]	; (800d498 <vTaskInternalSetTimeOutState+0x24>)
 800d47e:	681a      	ldr	r2, [r3, #0]
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d484:	4b05      	ldr	r3, [pc, #20]	; (800d49c <vTaskInternalSetTimeOutState+0x28>)
 800d486:	681a      	ldr	r2, [r3, #0]
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	605a      	str	r2, [r3, #4]
}
 800d48c:	bf00      	nop
 800d48e:	370c      	adds	r7, #12
 800d490:	46bd      	mov	sp, r7
 800d492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d496:	4770      	bx	lr
 800d498:	2000cfac 	.word	0x2000cfac
 800d49c:	2000cf98 	.word	0x2000cf98

0800d4a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b088      	sub	sp, #32
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
 800d4a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d10a      	bne.n	800d4c6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800d4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4b4:	f383 8811 	msr	BASEPRI, r3
 800d4b8:	f3bf 8f6f 	isb	sy
 800d4bc:	f3bf 8f4f 	dsb	sy
 800d4c0:	613b      	str	r3, [r7, #16]
}
 800d4c2:	bf00      	nop
 800d4c4:	e7fe      	b.n	800d4c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d10a      	bne.n	800d4e2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800d4cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4d0:	f383 8811 	msr	BASEPRI, r3
 800d4d4:	f3bf 8f6f 	isb	sy
 800d4d8:	f3bf 8f4f 	dsb	sy
 800d4dc:	60fb      	str	r3, [r7, #12]
}
 800d4de:	bf00      	nop
 800d4e0:	e7fe      	b.n	800d4e0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800d4e2:	f001 fa0f 	bl	800e904 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d4e6:	4b1d      	ldr	r3, [pc, #116]	; (800d55c <xTaskCheckForTimeOut+0xbc>)
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	685b      	ldr	r3, [r3, #4]
 800d4f0:	69ba      	ldr	r2, [r7, #24]
 800d4f2:	1ad3      	subs	r3, r2, r3
 800d4f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d4fe:	d102      	bne.n	800d506 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d500:	2300      	movs	r3, #0
 800d502:	61fb      	str	r3, [r7, #28]
 800d504:	e023      	b.n	800d54e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681a      	ldr	r2, [r3, #0]
 800d50a:	4b15      	ldr	r3, [pc, #84]	; (800d560 <xTaskCheckForTimeOut+0xc0>)
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	429a      	cmp	r2, r3
 800d510:	d007      	beq.n	800d522 <xTaskCheckForTimeOut+0x82>
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	685b      	ldr	r3, [r3, #4]
 800d516:	69ba      	ldr	r2, [r7, #24]
 800d518:	429a      	cmp	r2, r3
 800d51a:	d302      	bcc.n	800d522 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d51c:	2301      	movs	r3, #1
 800d51e:	61fb      	str	r3, [r7, #28]
 800d520:	e015      	b.n	800d54e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	697a      	ldr	r2, [r7, #20]
 800d528:	429a      	cmp	r2, r3
 800d52a:	d20b      	bcs.n	800d544 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	681a      	ldr	r2, [r3, #0]
 800d530:	697b      	ldr	r3, [r7, #20]
 800d532:	1ad2      	subs	r2, r2, r3
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d538:	6878      	ldr	r0, [r7, #4]
 800d53a:	f7ff ff9b 	bl	800d474 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d53e:	2300      	movs	r3, #0
 800d540:	61fb      	str	r3, [r7, #28]
 800d542:	e004      	b.n	800d54e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800d544:	683b      	ldr	r3, [r7, #0]
 800d546:	2200      	movs	r2, #0
 800d548:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d54a:	2301      	movs	r3, #1
 800d54c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d54e:	f001 fa09 	bl	800e964 <vPortExitCritical>

	return xReturn;
 800d552:	69fb      	ldr	r3, [r7, #28]
}
 800d554:	4618      	mov	r0, r3
 800d556:	3720      	adds	r7, #32
 800d558:	46bd      	mov	sp, r7
 800d55a:	bd80      	pop	{r7, pc}
 800d55c:	2000cf98 	.word	0x2000cf98
 800d560:	2000cfac 	.word	0x2000cfac

0800d564 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d564:	b480      	push	{r7}
 800d566:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d568:	4b03      	ldr	r3, [pc, #12]	; (800d578 <vTaskMissedYield+0x14>)
 800d56a:	2201      	movs	r2, #1
 800d56c:	601a      	str	r2, [r3, #0]
}
 800d56e:	bf00      	nop
 800d570:	46bd      	mov	sp, r7
 800d572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d576:	4770      	bx	lr
 800d578:	2000cfa8 	.word	0x2000cfa8

0800d57c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b082      	sub	sp, #8
 800d580:	af00      	add	r7, sp, #0
 800d582:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d584:	f000 f854 	bl	800d630 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d588:	4b07      	ldr	r3, [pc, #28]	; (800d5a8 <prvIdleTask+0x2c>)
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	2b01      	cmp	r3, #1
 800d58e:	d907      	bls.n	800d5a0 <prvIdleTask+0x24>
			{
				taskYIELD();
 800d590:	4b06      	ldr	r3, [pc, #24]	; (800d5ac <prvIdleTask+0x30>)
 800d592:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d596:	601a      	str	r2, [r3, #0]
 800d598:	f3bf 8f4f 	dsb	sy
 800d59c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800d5a0:	f7f2 ffb8 	bl	8000514 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800d5a4:	e7ee      	b.n	800d584 <prvIdleTask+0x8>
 800d5a6:	bf00      	nop
 800d5a8:	2000cac4 	.word	0x2000cac4
 800d5ac:	e000ed04 	.word	0xe000ed04

0800d5b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b082      	sub	sp, #8
 800d5b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	607b      	str	r3, [r7, #4]
 800d5ba:	e00c      	b.n	800d5d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d5bc:	687a      	ldr	r2, [r7, #4]
 800d5be:	4613      	mov	r3, r2
 800d5c0:	009b      	lsls	r3, r3, #2
 800d5c2:	4413      	add	r3, r2
 800d5c4:	009b      	lsls	r3, r3, #2
 800d5c6:	4a12      	ldr	r2, [pc, #72]	; (800d610 <prvInitialiseTaskLists+0x60>)
 800d5c8:	4413      	add	r3, r2
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f7fe f8e2 	bl	800b794 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	3301      	adds	r3, #1
 800d5d4:	607b      	str	r3, [r7, #4]
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2b37      	cmp	r3, #55	; 0x37
 800d5da:	d9ef      	bls.n	800d5bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d5dc:	480d      	ldr	r0, [pc, #52]	; (800d614 <prvInitialiseTaskLists+0x64>)
 800d5de:	f7fe f8d9 	bl	800b794 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d5e2:	480d      	ldr	r0, [pc, #52]	; (800d618 <prvInitialiseTaskLists+0x68>)
 800d5e4:	f7fe f8d6 	bl	800b794 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d5e8:	480c      	ldr	r0, [pc, #48]	; (800d61c <prvInitialiseTaskLists+0x6c>)
 800d5ea:	f7fe f8d3 	bl	800b794 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d5ee:	480c      	ldr	r0, [pc, #48]	; (800d620 <prvInitialiseTaskLists+0x70>)
 800d5f0:	f7fe f8d0 	bl	800b794 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d5f4:	480b      	ldr	r0, [pc, #44]	; (800d624 <prvInitialiseTaskLists+0x74>)
 800d5f6:	f7fe f8cd 	bl	800b794 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d5fa:	4b0b      	ldr	r3, [pc, #44]	; (800d628 <prvInitialiseTaskLists+0x78>)
 800d5fc:	4a05      	ldr	r2, [pc, #20]	; (800d614 <prvInitialiseTaskLists+0x64>)
 800d5fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d600:	4b0a      	ldr	r3, [pc, #40]	; (800d62c <prvInitialiseTaskLists+0x7c>)
 800d602:	4a05      	ldr	r2, [pc, #20]	; (800d618 <prvInitialiseTaskLists+0x68>)
 800d604:	601a      	str	r2, [r3, #0]
}
 800d606:	bf00      	nop
 800d608:	3708      	adds	r7, #8
 800d60a:	46bd      	mov	sp, r7
 800d60c:	bd80      	pop	{r7, pc}
 800d60e:	bf00      	nop
 800d610:	2000cac4 	.word	0x2000cac4
 800d614:	2000cf24 	.word	0x2000cf24
 800d618:	2000cf38 	.word	0x2000cf38
 800d61c:	2000cf54 	.word	0x2000cf54
 800d620:	2000cf68 	.word	0x2000cf68
 800d624:	2000cf80 	.word	0x2000cf80
 800d628:	2000cf4c 	.word	0x2000cf4c
 800d62c:	2000cf50 	.word	0x2000cf50

0800d630 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d630:	b580      	push	{r7, lr}
 800d632:	b082      	sub	sp, #8
 800d634:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d636:	e019      	b.n	800d66c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d638:	f001 f964 	bl	800e904 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d63c:	4b10      	ldr	r3, [pc, #64]	; (800d680 <prvCheckTasksWaitingTermination+0x50>)
 800d63e:	68db      	ldr	r3, [r3, #12]
 800d640:	68db      	ldr	r3, [r3, #12]
 800d642:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	3304      	adds	r3, #4
 800d648:	4618      	mov	r0, r3
 800d64a:	f7fe f92d 	bl	800b8a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d64e:	4b0d      	ldr	r3, [pc, #52]	; (800d684 <prvCheckTasksWaitingTermination+0x54>)
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	3b01      	subs	r3, #1
 800d654:	4a0b      	ldr	r2, [pc, #44]	; (800d684 <prvCheckTasksWaitingTermination+0x54>)
 800d656:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d658:	4b0b      	ldr	r3, [pc, #44]	; (800d688 <prvCheckTasksWaitingTermination+0x58>)
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	3b01      	subs	r3, #1
 800d65e:	4a0a      	ldr	r2, [pc, #40]	; (800d688 <prvCheckTasksWaitingTermination+0x58>)
 800d660:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d662:	f001 f97f 	bl	800e964 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d666:	6878      	ldr	r0, [r7, #4]
 800d668:	f000 f848 	bl	800d6fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d66c:	4b06      	ldr	r3, [pc, #24]	; (800d688 <prvCheckTasksWaitingTermination+0x58>)
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	2b00      	cmp	r3, #0
 800d672:	d1e1      	bne.n	800d638 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d674:	bf00      	nop
 800d676:	bf00      	nop
 800d678:	3708      	adds	r7, #8
 800d67a:	46bd      	mov	sp, r7
 800d67c:	bd80      	pop	{r7, pc}
 800d67e:	bf00      	nop
 800d680:	2000cf68 	.word	0x2000cf68
 800d684:	2000cf94 	.word	0x2000cf94
 800d688:	2000cf7c 	.word	0x2000cf7c

0800d68c <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800d68c:	b480      	push	{r7}
 800d68e:	b085      	sub	sp, #20
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800d694:	2300      	movs	r3, #0
 800d696:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800d698:	e005      	b.n	800d6a6 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	3301      	adds	r3, #1
 800d69e:	607b      	str	r3, [r7, #4]
			ulCount++;
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	3301      	adds	r3, #1
 800d6a4:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	781b      	ldrb	r3, [r3, #0]
 800d6aa:	2ba5      	cmp	r3, #165	; 0xa5
 800d6ac:	d0f5      	beq.n	800d69a <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	089b      	lsrs	r3, r3, #2
 800d6b2:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	b29b      	uxth	r3, r3
	}
 800d6b8:	4618      	mov	r0, r3
 800d6ba:	3714      	adds	r7, #20
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c2:	4770      	bx	lr

0800d6c4 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b086      	sub	sp, #24
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d102      	bne.n	800d6d8 <uxTaskGetStackHighWaterMark+0x14>
 800d6d2:	4b09      	ldr	r3, [pc, #36]	; (800d6f8 <uxTaskGetStackHighWaterMark+0x34>)
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	e000      	b.n	800d6da <uxTaskGetStackHighWaterMark+0x16>
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800d6dc:	697b      	ldr	r3, [r7, #20]
 800d6de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6e0:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800d6e2:	6938      	ldr	r0, [r7, #16]
 800d6e4:	f7ff ffd2 	bl	800d68c <prvTaskCheckFreeStackSpace>
 800d6e8:	4603      	mov	r3, r0
 800d6ea:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
	}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3718      	adds	r7, #24
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}
 800d6f6:	bf00      	nop
 800d6f8:	2000cac0 	.word	0x2000cac0

0800d6fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b084      	sub	sp, #16
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	3354      	adds	r3, #84	; 0x54
 800d708:	4618      	mov	r0, r3
 800d70a:	f004 f9ed 	bl	8011ae8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d714:	2b00      	cmp	r3, #0
 800d716:	d108      	bne.n	800d72a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d71c:	4618      	mov	r0, r3
 800d71e:	f001 fb2d 	bl	800ed7c <vPortFree>
				vPortFree( pxTCB );
 800d722:	6878      	ldr	r0, [r7, #4]
 800d724:	f001 fb2a 	bl	800ed7c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d728:	e018      	b.n	800d75c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d730:	2b01      	cmp	r3, #1
 800d732:	d103      	bne.n	800d73c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d734:	6878      	ldr	r0, [r7, #4]
 800d736:	f001 fb21 	bl	800ed7c <vPortFree>
	}
 800d73a:	e00f      	b.n	800d75c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d742:	2b02      	cmp	r3, #2
 800d744:	d00a      	beq.n	800d75c <prvDeleteTCB+0x60>
	__asm volatile
 800d746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d74a:	f383 8811 	msr	BASEPRI, r3
 800d74e:	f3bf 8f6f 	isb	sy
 800d752:	f3bf 8f4f 	dsb	sy
 800d756:	60fb      	str	r3, [r7, #12]
}
 800d758:	bf00      	nop
 800d75a:	e7fe      	b.n	800d75a <prvDeleteTCB+0x5e>
	}
 800d75c:	bf00      	nop
 800d75e:	3710      	adds	r7, #16
 800d760:	46bd      	mov	sp, r7
 800d762:	bd80      	pop	{r7, pc}

0800d764 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d764:	b480      	push	{r7}
 800d766:	b083      	sub	sp, #12
 800d768:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d76a:	4b0c      	ldr	r3, [pc, #48]	; (800d79c <prvResetNextTaskUnblockTime+0x38>)
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	2b00      	cmp	r3, #0
 800d772:	d104      	bne.n	800d77e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d774:	4b0a      	ldr	r3, [pc, #40]	; (800d7a0 <prvResetNextTaskUnblockTime+0x3c>)
 800d776:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d77a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d77c:	e008      	b.n	800d790 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d77e:	4b07      	ldr	r3, [pc, #28]	; (800d79c <prvResetNextTaskUnblockTime+0x38>)
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	68db      	ldr	r3, [r3, #12]
 800d784:	68db      	ldr	r3, [r3, #12]
 800d786:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	685b      	ldr	r3, [r3, #4]
 800d78c:	4a04      	ldr	r2, [pc, #16]	; (800d7a0 <prvResetNextTaskUnblockTime+0x3c>)
 800d78e:	6013      	str	r3, [r2, #0]
}
 800d790:	bf00      	nop
 800d792:	370c      	adds	r7, #12
 800d794:	46bd      	mov	sp, r7
 800d796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79a:	4770      	bx	lr
 800d79c:	2000cf4c 	.word	0x2000cf4c
 800d7a0:	2000cfb4 	.word	0x2000cfb4

0800d7a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b083      	sub	sp, #12
 800d7a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d7aa:	4b0b      	ldr	r3, [pc, #44]	; (800d7d8 <xTaskGetSchedulerState+0x34>)
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d102      	bne.n	800d7b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	607b      	str	r3, [r7, #4]
 800d7b6:	e008      	b.n	800d7ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d7b8:	4b08      	ldr	r3, [pc, #32]	; (800d7dc <xTaskGetSchedulerState+0x38>)
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d102      	bne.n	800d7c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d7c0:	2302      	movs	r3, #2
 800d7c2:	607b      	str	r3, [r7, #4]
 800d7c4:	e001      	b.n	800d7ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d7ca:	687b      	ldr	r3, [r7, #4]
	}
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	370c      	adds	r7, #12
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d6:	4770      	bx	lr
 800d7d8:	2000cfa0 	.word	0x2000cfa0
 800d7dc:	2000cfbc 	.word	0x2000cfbc

0800d7e0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b084      	sub	sp, #16
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d056      	beq.n	800d8a4 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d7f6:	68bb      	ldr	r3, [r7, #8]
 800d7f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7fa:	4b2d      	ldr	r3, [pc, #180]	; (800d8b0 <xTaskPriorityInherit+0xd0>)
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d800:	429a      	cmp	r2, r3
 800d802:	d246      	bcs.n	800d892 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d804:	68bb      	ldr	r3, [r7, #8]
 800d806:	699b      	ldr	r3, [r3, #24]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	db06      	blt.n	800d81a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d80c:	4b28      	ldr	r3, [pc, #160]	; (800d8b0 <xTaskPriorityInherit+0xd0>)
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d812:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d816:	68bb      	ldr	r3, [r7, #8]
 800d818:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d81a:	68bb      	ldr	r3, [r7, #8]
 800d81c:	6959      	ldr	r1, [r3, #20]
 800d81e:	68bb      	ldr	r3, [r7, #8]
 800d820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d822:	4613      	mov	r3, r2
 800d824:	009b      	lsls	r3, r3, #2
 800d826:	4413      	add	r3, r2
 800d828:	009b      	lsls	r3, r3, #2
 800d82a:	4a22      	ldr	r2, [pc, #136]	; (800d8b4 <xTaskPriorityInherit+0xd4>)
 800d82c:	4413      	add	r3, r2
 800d82e:	4299      	cmp	r1, r3
 800d830:	d122      	bne.n	800d878 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d832:	68bb      	ldr	r3, [r7, #8]
 800d834:	3304      	adds	r3, #4
 800d836:	4618      	mov	r0, r3
 800d838:	f7fe f836 	bl	800b8a8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d83c:	4b1c      	ldr	r3, [pc, #112]	; (800d8b0 <xTaskPriorityInherit+0xd0>)
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d842:	68bb      	ldr	r3, [r7, #8]
 800d844:	62da      	str	r2, [r3, #44]	; 0x2c
					prvReaddTaskToReadyList( pxMutexHolderTCB );
 800d846:	68bb      	ldr	r3, [r7, #8]
 800d848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d84a:	4b1b      	ldr	r3, [pc, #108]	; (800d8b8 <xTaskPriorityInherit+0xd8>)
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	429a      	cmp	r2, r3
 800d850:	d903      	bls.n	800d85a <xTaskPriorityInherit+0x7a>
 800d852:	68bb      	ldr	r3, [r7, #8]
 800d854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d856:	4a18      	ldr	r2, [pc, #96]	; (800d8b8 <xTaskPriorityInherit+0xd8>)
 800d858:	6013      	str	r3, [r2, #0]
 800d85a:	68bb      	ldr	r3, [r7, #8]
 800d85c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d85e:	4613      	mov	r3, r2
 800d860:	009b      	lsls	r3, r3, #2
 800d862:	4413      	add	r3, r2
 800d864:	009b      	lsls	r3, r3, #2
 800d866:	4a13      	ldr	r2, [pc, #76]	; (800d8b4 <xTaskPriorityInherit+0xd4>)
 800d868:	441a      	add	r2, r3
 800d86a:	68bb      	ldr	r3, [r7, #8]
 800d86c:	3304      	adds	r3, #4
 800d86e:	4619      	mov	r1, r3
 800d870:	4610      	mov	r0, r2
 800d872:	f7fd ffbc 	bl	800b7ee <vListInsertEnd>
 800d876:	e004      	b.n	800d882 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d878:	4b0d      	ldr	r3, [pc, #52]	; (800d8b0 <xTaskPriorityInherit+0xd0>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d87e:	68bb      	ldr	r3, [r7, #8]
 800d880:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	4619      	mov	r1, r3
 800d886:	2049      	movs	r0, #73	; 0x49
 800d888:	f002 fa36 	bl	800fcf8 <SEGGER_SYSVIEW_RecordU32>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d88c:	2301      	movs	r3, #1
 800d88e:	60fb      	str	r3, [r7, #12]
 800d890:	e008      	b.n	800d8a4 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d892:	68bb      	ldr	r3, [r7, #8]
 800d894:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d896:	4b06      	ldr	r3, [pc, #24]	; (800d8b0 <xTaskPriorityInherit+0xd0>)
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d89c:	429a      	cmp	r2, r3
 800d89e:	d201      	bcs.n	800d8a4 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d8a0:	2301      	movs	r3, #1
 800d8a2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
	}
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	3710      	adds	r7, #16
 800d8aa:	46bd      	mov	sp, r7
 800d8ac:	bd80      	pop	{r7, pc}
 800d8ae:	bf00      	nop
 800d8b0:	2000cac0 	.word	0x2000cac0
 800d8b4:	2000cac4 	.word	0x2000cac4
 800d8b8:	2000cf9c 	.word	0x2000cf9c

0800d8bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	b086      	sub	sp, #24
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d05b      	beq.n	800d98a <xTaskPriorityDisinherit+0xce>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d8d2:	4b30      	ldr	r3, [pc, #192]	; (800d994 <xTaskPriorityDisinherit+0xd8>)
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	693a      	ldr	r2, [r7, #16]
 800d8d8:	429a      	cmp	r2, r3
 800d8da:	d00a      	beq.n	800d8f2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d8dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8e0:	f383 8811 	msr	BASEPRI, r3
 800d8e4:	f3bf 8f6f 	isb	sy
 800d8e8:	f3bf 8f4f 	dsb	sy
 800d8ec:	60fb      	str	r3, [r7, #12]
}
 800d8ee:	bf00      	nop
 800d8f0:	e7fe      	b.n	800d8f0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d8f2:	693b      	ldr	r3, [r7, #16]
 800d8f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d10a      	bne.n	800d910 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d8fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8fe:	f383 8811 	msr	BASEPRI, r3
 800d902:	f3bf 8f6f 	isb	sy
 800d906:	f3bf 8f4f 	dsb	sy
 800d90a:	60bb      	str	r3, [r7, #8]
}
 800d90c:	bf00      	nop
 800d90e:	e7fe      	b.n	800d90e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d910:	693b      	ldr	r3, [r7, #16]
 800d912:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d914:	1e5a      	subs	r2, r3, #1
 800d916:	693b      	ldr	r3, [r7, #16]
 800d918:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d91a:	693b      	ldr	r3, [r7, #16]
 800d91c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d91e:	693b      	ldr	r3, [r7, #16]
 800d920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d922:	429a      	cmp	r2, r3
 800d924:	d031      	beq.n	800d98a <xTaskPriorityDisinherit+0xce>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d926:	693b      	ldr	r3, [r7, #16]
 800d928:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d12d      	bne.n	800d98a <xTaskPriorityDisinherit+0xce>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d92e:	693b      	ldr	r3, [r7, #16]
 800d930:	3304      	adds	r3, #4
 800d932:	4618      	mov	r0, r3
 800d934:	f7fd ffb8 	bl	800b8a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	4619      	mov	r1, r3
 800d93c:	204a      	movs	r0, #74	; 0x4a
 800d93e:	f002 f9db 	bl	800fcf8 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d942:	693b      	ldr	r3, [r7, #16]
 800d944:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d946:	693b      	ldr	r3, [r7, #16]
 800d948:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d94e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d952:	693b      	ldr	r3, [r7, #16]
 800d954:	619a      	str	r2, [r3, #24]
					prvReaddTaskToReadyList( pxTCB );
 800d956:	693b      	ldr	r3, [r7, #16]
 800d958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d95a:	4b0f      	ldr	r3, [pc, #60]	; (800d998 <xTaskPriorityDisinherit+0xdc>)
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	429a      	cmp	r2, r3
 800d960:	d903      	bls.n	800d96a <xTaskPriorityDisinherit+0xae>
 800d962:	693b      	ldr	r3, [r7, #16]
 800d964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d966:	4a0c      	ldr	r2, [pc, #48]	; (800d998 <xTaskPriorityDisinherit+0xdc>)
 800d968:	6013      	str	r3, [r2, #0]
 800d96a:	693b      	ldr	r3, [r7, #16]
 800d96c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d96e:	4613      	mov	r3, r2
 800d970:	009b      	lsls	r3, r3, #2
 800d972:	4413      	add	r3, r2
 800d974:	009b      	lsls	r3, r3, #2
 800d976:	4a09      	ldr	r2, [pc, #36]	; (800d99c <xTaskPriorityDisinherit+0xe0>)
 800d978:	441a      	add	r2, r3
 800d97a:	693b      	ldr	r3, [r7, #16]
 800d97c:	3304      	adds	r3, #4
 800d97e:	4619      	mov	r1, r3
 800d980:	4610      	mov	r0, r2
 800d982:	f7fd ff34 	bl	800b7ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d986:	2301      	movs	r3, #1
 800d988:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d98a:	697b      	ldr	r3, [r7, #20]
	}
 800d98c:	4618      	mov	r0, r3
 800d98e:	3718      	adds	r7, #24
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}
 800d994:	2000cac0 	.word	0x2000cac0
 800d998:	2000cf9c 	.word	0x2000cf9c
 800d99c:	2000cac4 	.word	0x2000cac4

0800d9a0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b088      	sub	sp, #32
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	6078      	str	r0, [r7, #4]
 800d9a8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d9ae:	2301      	movs	r3, #1
 800d9b0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d073      	beq.n	800daa0 <vTaskPriorityDisinheritAfterTimeout+0x100>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d9b8:	69bb      	ldr	r3, [r7, #24]
 800d9ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d10a      	bne.n	800d9d6 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800d9c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9c4:	f383 8811 	msr	BASEPRI, r3
 800d9c8:	f3bf 8f6f 	isb	sy
 800d9cc:	f3bf 8f4f 	dsb	sy
 800d9d0:	60fb      	str	r3, [r7, #12]
}
 800d9d2:	bf00      	nop
 800d9d4:	e7fe      	b.n	800d9d4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d9d6:	69bb      	ldr	r3, [r7, #24]
 800d9d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d9da:	683a      	ldr	r2, [r7, #0]
 800d9dc:	429a      	cmp	r2, r3
 800d9de:	d902      	bls.n	800d9e6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	61fb      	str	r3, [r7, #28]
 800d9e4:	e002      	b.n	800d9ec <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d9e6:	69bb      	ldr	r3, [r7, #24]
 800d9e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d9ea:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d9ec:	69bb      	ldr	r3, [r7, #24]
 800d9ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9f0:	69fa      	ldr	r2, [r7, #28]
 800d9f2:	429a      	cmp	r2, r3
 800d9f4:	d054      	beq.n	800daa0 <vTaskPriorityDisinheritAfterTimeout+0x100>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d9f6:	69bb      	ldr	r3, [r7, #24]
 800d9f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d9fa:	697a      	ldr	r2, [r7, #20]
 800d9fc:	429a      	cmp	r2, r3
 800d9fe:	d14f      	bne.n	800daa0 <vTaskPriorityDisinheritAfterTimeout+0x100>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800da00:	4b29      	ldr	r3, [pc, #164]	; (800daa8 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	69ba      	ldr	r2, [r7, #24]
 800da06:	429a      	cmp	r2, r3
 800da08:	d10a      	bne.n	800da20 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800da0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da0e:	f383 8811 	msr	BASEPRI, r3
 800da12:	f3bf 8f6f 	isb	sy
 800da16:	f3bf 8f4f 	dsb	sy
 800da1a:	60bb      	str	r3, [r7, #8]
}
 800da1c:	bf00      	nop
 800da1e:	e7fe      	b.n	800da1e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	4619      	mov	r1, r3
 800da24:	204a      	movs	r0, #74	; 0x4a
 800da26:	f002 f967 	bl	800fcf8 <SEGGER_SYSVIEW_RecordU32>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800da2a:	69bb      	ldr	r3, [r7, #24]
 800da2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da2e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800da30:	69bb      	ldr	r3, [r7, #24]
 800da32:	69fa      	ldr	r2, [r7, #28]
 800da34:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800da36:	69bb      	ldr	r3, [r7, #24]
 800da38:	699b      	ldr	r3, [r3, #24]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	db04      	blt.n	800da48 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da3e:	69fb      	ldr	r3, [r7, #28]
 800da40:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800da44:	69bb      	ldr	r3, [r7, #24]
 800da46:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800da48:	69bb      	ldr	r3, [r7, #24]
 800da4a:	6959      	ldr	r1, [r3, #20]
 800da4c:	693a      	ldr	r2, [r7, #16]
 800da4e:	4613      	mov	r3, r2
 800da50:	009b      	lsls	r3, r3, #2
 800da52:	4413      	add	r3, r2
 800da54:	009b      	lsls	r3, r3, #2
 800da56:	4a15      	ldr	r2, [pc, #84]	; (800daac <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800da58:	4413      	add	r3, r2
 800da5a:	4299      	cmp	r1, r3
 800da5c:	d120      	bne.n	800daa0 <vTaskPriorityDisinheritAfterTimeout+0x100>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800da5e:	69bb      	ldr	r3, [r7, #24]
 800da60:	3304      	adds	r3, #4
 800da62:	4618      	mov	r0, r3
 800da64:	f7fd ff20 	bl	800b8a8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800da68:	69bb      	ldr	r3, [r7, #24]
 800da6a:	4618      	mov	r0, r3
 800da6c:	f002 ff72 	bl	8010954 <SEGGER_SYSVIEW_OnTaskStartReady>
 800da70:	69bb      	ldr	r3, [r7, #24]
 800da72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da74:	4b0e      	ldr	r3, [pc, #56]	; (800dab0 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	429a      	cmp	r2, r3
 800da7a:	d903      	bls.n	800da84 <vTaskPriorityDisinheritAfterTimeout+0xe4>
 800da7c:	69bb      	ldr	r3, [r7, #24]
 800da7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da80:	4a0b      	ldr	r2, [pc, #44]	; (800dab0 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800da82:	6013      	str	r3, [r2, #0]
 800da84:	69bb      	ldr	r3, [r7, #24]
 800da86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da88:	4613      	mov	r3, r2
 800da8a:	009b      	lsls	r3, r3, #2
 800da8c:	4413      	add	r3, r2
 800da8e:	009b      	lsls	r3, r3, #2
 800da90:	4a06      	ldr	r2, [pc, #24]	; (800daac <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800da92:	441a      	add	r2, r3
 800da94:	69bb      	ldr	r3, [r7, #24]
 800da96:	3304      	adds	r3, #4
 800da98:	4619      	mov	r1, r3
 800da9a:	4610      	mov	r0, r2
 800da9c:	f7fd fea7 	bl	800b7ee <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800daa0:	bf00      	nop
 800daa2:	3720      	adds	r7, #32
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bd80      	pop	{r7, pc}
 800daa8:	2000cac0 	.word	0x2000cac0
 800daac:	2000cac4 	.word	0x2000cac4
 800dab0:	2000cf9c 	.word	0x2000cf9c

0800dab4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800dab4:	b480      	push	{r7}
 800dab6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800dab8:	4b07      	ldr	r3, [pc, #28]	; (800dad8 <pvTaskIncrementMutexHeldCount+0x24>)
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d004      	beq.n	800daca <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800dac0:	4b05      	ldr	r3, [pc, #20]	; (800dad8 <pvTaskIncrementMutexHeldCount+0x24>)
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dac6:	3201      	adds	r2, #1
 800dac8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800daca:	4b03      	ldr	r3, [pc, #12]	; (800dad8 <pvTaskIncrementMutexHeldCount+0x24>)
 800dacc:	681b      	ldr	r3, [r3, #0]
	}
 800dace:	4618      	mov	r0, r3
 800dad0:	46bd      	mov	sp, r7
 800dad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad6:	4770      	bx	lr
 800dad8:	2000cac0 	.word	0x2000cac0

0800dadc <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800dadc:	b580      	push	{r7, lr}
 800dade:	b088      	sub	sp, #32
 800dae0:	af02      	add	r7, sp, #8
 800dae2:	60f8      	str	r0, [r7, #12]
 800dae4:	60b9      	str	r1, [r7, #8]
 800dae6:	607a      	str	r2, [r7, #4]
 800dae8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800daea:	f000 ff0b 	bl	800e904 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800daee:	4b2d      	ldr	r3, [pc, #180]	; (800dba4 <xTaskNotifyWait+0xc8>)
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800daf6:	b2db      	uxtb	r3, r3
 800daf8:	2b02      	cmp	r3, #2
 800dafa:	d01c      	beq.n	800db36 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800dafc:	4b29      	ldr	r3, [pc, #164]	; (800dba4 <xTaskNotifyWait+0xc8>)
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800db04:	68fa      	ldr	r2, [r7, #12]
 800db06:	43d2      	mvns	r2, r2
 800db08:	400a      	ands	r2, r1
 800db0a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800db0e:	4b25      	ldr	r3, [pc, #148]	; (800dba4 <xTaskNotifyWait+0xc8>)
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	2201      	movs	r2, #1
 800db14:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d00b      	beq.n	800db36 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800db1e:	2101      	movs	r1, #1
 800db20:	6838      	ldr	r0, [r7, #0]
 800db22:	f000 fa0b 	bl	800df3c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800db26:	4b20      	ldr	r3, [pc, #128]	; (800dba8 <xTaskNotifyWait+0xcc>)
 800db28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db2c:	601a      	str	r2, [r3, #0]
 800db2e:	f3bf 8f4f 	dsb	sy
 800db32:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800db36:	f000 ff15 	bl	800e964 <vPortExitCritical>

		taskENTER_CRITICAL();
 800db3a:	f000 fee3 	bl	800e904 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();
 800db3e:	687a      	ldr	r2, [r7, #4]
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	9300      	str	r3, [sp, #0]
 800db44:	4613      	mov	r3, r2
 800db46:	68ba      	ldr	r2, [r7, #8]
 800db48:	68f9      	ldr	r1, [r7, #12]
 800db4a:	2040      	movs	r0, #64	; 0x40
 800db4c:	f002 f9e0 	bl	800ff10 <SEGGER_SYSVIEW_RecordU32x4>

			if( pulNotificationValue != NULL )
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d005      	beq.n	800db62 <xTaskNotifyWait+0x86>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800db56:	4b13      	ldr	r3, [pc, #76]	; (800dba4 <xTaskNotifyWait+0xc8>)
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800db62:	4b10      	ldr	r3, [pc, #64]	; (800dba4 <xTaskNotifyWait+0xc8>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800db6a:	b2db      	uxtb	r3, r3
 800db6c:	2b02      	cmp	r3, #2
 800db6e:	d002      	beq.n	800db76 <xTaskNotifyWait+0x9a>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800db70:	2300      	movs	r3, #0
 800db72:	617b      	str	r3, [r7, #20]
 800db74:	e00a      	b.n	800db8c <xTaskNotifyWait+0xb0>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800db76:	4b0b      	ldr	r3, [pc, #44]	; (800dba4 <xTaskNotifyWait+0xc8>)
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800db7e:	68ba      	ldr	r2, [r7, #8]
 800db80:	43d2      	mvns	r2, r2
 800db82:	400a      	ands	r2, r1
 800db84:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800db88:	2301      	movs	r3, #1
 800db8a:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800db8c:	4b05      	ldr	r3, [pc, #20]	; (800dba4 <xTaskNotifyWait+0xc8>)
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	2200      	movs	r2, #0
 800db92:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800db96:	f000 fee5 	bl	800e964 <vPortExitCritical>

		return xReturn;
 800db9a:	697b      	ldr	r3, [r7, #20]
	}
 800db9c:	4618      	mov	r0, r3
 800db9e:	3718      	adds	r7, #24
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bd80      	pop	{r7, pc}
 800dba4:	2000cac0 	.word	0x2000cac0
 800dba8:	e000ed04 	.word	0xe000ed04

0800dbac <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b08c      	sub	sp, #48	; 0x30
 800dbb0:	af02      	add	r7, sp, #8
 800dbb2:	60f8      	str	r0, [r7, #12]
 800dbb4:	60b9      	str	r1, [r7, #8]
 800dbb6:	603b      	str	r3, [r7, #0]
 800dbb8:	4613      	mov	r3, r2
 800dbba:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800dbbc:	2301      	movs	r3, #1
 800dbbe:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d10a      	bne.n	800dbdc <xTaskGenericNotify+0x30>
	__asm volatile
 800dbc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbca:	f383 8811 	msr	BASEPRI, r3
 800dbce:	f3bf 8f6f 	isb	sy
 800dbd2:	f3bf 8f4f 	dsb	sy
 800dbd6:	61bb      	str	r3, [r7, #24]
}
 800dbd8:	bf00      	nop
 800dbda:	e7fe      	b.n	800dbda <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800dbe0:	f000 fe90 	bl	800e904 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800dbe4:	683b      	ldr	r3, [r7, #0]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d004      	beq.n	800dbf4 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800dbea:	6a3b      	ldr	r3, [r7, #32]
 800dbec:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800dbf0:	683b      	ldr	r3, [r7, #0]
 800dbf2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800dbf4:	6a3b      	ldr	r3, [r7, #32]
 800dbf6:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800dbfa:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800dbfc:	6a3b      	ldr	r3, [r7, #32]
 800dbfe:	2202      	movs	r2, #2
 800dc00:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800dc04:	79fb      	ldrb	r3, [r7, #7]
 800dc06:	2b04      	cmp	r3, #4
 800dc08:	d82d      	bhi.n	800dc66 <xTaskGenericNotify+0xba>
 800dc0a:	a201      	add	r2, pc, #4	; (adr r2, 800dc10 <xTaskGenericNotify+0x64>)
 800dc0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc10:	0800dc89 	.word	0x0800dc89
 800dc14:	0800dc25 	.word	0x0800dc25
 800dc18:	0800dc37 	.word	0x0800dc37
 800dc1c:	0800dc47 	.word	0x0800dc47
 800dc20:	0800dc51 	.word	0x0800dc51
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800dc24:	6a3b      	ldr	r3, [r7, #32]
 800dc26:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800dc2a:	68bb      	ldr	r3, [r7, #8]
 800dc2c:	431a      	orrs	r2, r3
 800dc2e:	6a3b      	ldr	r3, [r7, #32]
 800dc30:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800dc34:	e02b      	b.n	800dc8e <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800dc36:	6a3b      	ldr	r3, [r7, #32]
 800dc38:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800dc3c:	1c5a      	adds	r2, r3, #1
 800dc3e:	6a3b      	ldr	r3, [r7, #32]
 800dc40:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800dc44:	e023      	b.n	800dc8e <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800dc46:	6a3b      	ldr	r3, [r7, #32]
 800dc48:	68ba      	ldr	r2, [r7, #8]
 800dc4a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800dc4e:	e01e      	b.n	800dc8e <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800dc50:	7ffb      	ldrb	r3, [r7, #31]
 800dc52:	2b02      	cmp	r3, #2
 800dc54:	d004      	beq.n	800dc60 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800dc56:	6a3b      	ldr	r3, [r7, #32]
 800dc58:	68ba      	ldr	r2, [r7, #8]
 800dc5a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800dc5e:	e016      	b.n	800dc8e <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800dc60:	2300      	movs	r3, #0
 800dc62:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800dc64:	e013      	b.n	800dc8e <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800dc66:	6a3b      	ldr	r3, [r7, #32]
 800dc68:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800dc6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dc70:	d00c      	beq.n	800dc8c <xTaskGenericNotify+0xe0>
	__asm volatile
 800dc72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc76:	f383 8811 	msr	BASEPRI, r3
 800dc7a:	f3bf 8f6f 	isb	sy
 800dc7e:	f3bf 8f4f 	dsb	sy
 800dc82:	617b      	str	r3, [r7, #20]
}
 800dc84:	bf00      	nop
 800dc86:	e7fe      	b.n	800dc86 <xTaskGenericNotify+0xda>
					break;
 800dc88:	bf00      	nop
 800dc8a:	e000      	b.n	800dc8e <xTaskGenericNotify+0xe2>

					break;
 800dc8c:	bf00      	nop
			}

			traceTASK_NOTIFY();
 800dc8e:	6a3b      	ldr	r3, [r7, #32]
 800dc90:	4618      	mov	r0, r3
 800dc92:	f002 ff01 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800dc96:	4601      	mov	r1, r0
 800dc98:	79fa      	ldrb	r2, [r7, #7]
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	9300      	str	r3, [sp, #0]
 800dc9e:	4613      	mov	r3, r2
 800dca0:	68ba      	ldr	r2, [r7, #8]
 800dca2:	203e      	movs	r0, #62	; 0x3e
 800dca4:	f002 f934 	bl	800ff10 <SEGGER_SYSVIEW_RecordU32x4>

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800dca8:	7ffb      	ldrb	r3, [r7, #31]
 800dcaa:	2b01      	cmp	r3, #1
 800dcac:	d13e      	bne.n	800dd2c <xTaskGenericNotify+0x180>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dcae:	6a3b      	ldr	r3, [r7, #32]
 800dcb0:	3304      	adds	r3, #4
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f7fd fdf8 	bl	800b8a8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800dcb8:	6a3b      	ldr	r3, [r7, #32]
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f002 fe4a 	bl	8010954 <SEGGER_SYSVIEW_OnTaskStartReady>
 800dcc0:	6a3b      	ldr	r3, [r7, #32]
 800dcc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcc4:	4b1d      	ldr	r3, [pc, #116]	; (800dd3c <xTaskGenericNotify+0x190>)
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	429a      	cmp	r2, r3
 800dcca:	d903      	bls.n	800dcd4 <xTaskGenericNotify+0x128>
 800dccc:	6a3b      	ldr	r3, [r7, #32]
 800dcce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcd0:	4a1a      	ldr	r2, [pc, #104]	; (800dd3c <xTaskGenericNotify+0x190>)
 800dcd2:	6013      	str	r3, [r2, #0]
 800dcd4:	6a3b      	ldr	r3, [r7, #32]
 800dcd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcd8:	4613      	mov	r3, r2
 800dcda:	009b      	lsls	r3, r3, #2
 800dcdc:	4413      	add	r3, r2
 800dcde:	009b      	lsls	r3, r3, #2
 800dce0:	4a17      	ldr	r2, [pc, #92]	; (800dd40 <xTaskGenericNotify+0x194>)
 800dce2:	441a      	add	r2, r3
 800dce4:	6a3b      	ldr	r3, [r7, #32]
 800dce6:	3304      	adds	r3, #4
 800dce8:	4619      	mov	r1, r3
 800dcea:	4610      	mov	r0, r2
 800dcec:	f7fd fd7f 	bl	800b7ee <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800dcf0:	6a3b      	ldr	r3, [r7, #32]
 800dcf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d00a      	beq.n	800dd0e <xTaskGenericNotify+0x162>
	__asm volatile
 800dcf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcfc:	f383 8811 	msr	BASEPRI, r3
 800dd00:	f3bf 8f6f 	isb	sy
 800dd04:	f3bf 8f4f 	dsb	sy
 800dd08:	613b      	str	r3, [r7, #16]
}
 800dd0a:	bf00      	nop
 800dd0c:	e7fe      	b.n	800dd0c <xTaskGenericNotify+0x160>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800dd0e:	6a3b      	ldr	r3, [r7, #32]
 800dd10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd12:	4b0c      	ldr	r3, [pc, #48]	; (800dd44 <xTaskGenericNotify+0x198>)
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd18:	429a      	cmp	r2, r3
 800dd1a:	d907      	bls.n	800dd2c <xTaskGenericNotify+0x180>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800dd1c:	4b0a      	ldr	r3, [pc, #40]	; (800dd48 <xTaskGenericNotify+0x19c>)
 800dd1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd22:	601a      	str	r2, [r3, #0]
 800dd24:	f3bf 8f4f 	dsb	sy
 800dd28:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800dd2c:	f000 fe1a 	bl	800e964 <vPortExitCritical>

		return xReturn;
 800dd30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800dd32:	4618      	mov	r0, r3
 800dd34:	3728      	adds	r7, #40	; 0x28
 800dd36:	46bd      	mov	sp, r7
 800dd38:	bd80      	pop	{r7, pc}
 800dd3a:	bf00      	nop
 800dd3c:	2000cf9c 	.word	0x2000cf9c
 800dd40:	2000cac4 	.word	0x2000cac4
 800dd44:	2000cac0 	.word	0x2000cac0
 800dd48:	e000ed04 	.word	0xe000ed04

0800dd4c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b090      	sub	sp, #64	; 0x40
 800dd50:	af02      	add	r7, sp, #8
 800dd52:	60f8      	str	r0, [r7, #12]
 800dd54:	60b9      	str	r1, [r7, #8]
 800dd56:	603b      	str	r3, [r7, #0]
 800dd58:	4613      	mov	r3, r2
 800dd5a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800dd5c:	2301      	movs	r3, #1
 800dd5e:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d10a      	bne.n	800dd7c <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800dd66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd6a:	f383 8811 	msr	BASEPRI, r3
 800dd6e:	f3bf 8f6f 	isb	sy
 800dd72:	f3bf 8f4f 	dsb	sy
 800dd76:	627b      	str	r3, [r7, #36]	; 0x24
}
 800dd78:	bf00      	nop
 800dd7a:	e7fe      	b.n	800dd7a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dd7c:	f000 feac 	bl	800ead8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800dd84:	f3ef 8211 	mrs	r2, BASEPRI
 800dd88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd8c:	f383 8811 	msr	BASEPRI, r3
 800dd90:	f3bf 8f6f 	isb	sy
 800dd94:	f3bf 8f4f 	dsb	sy
 800dd98:	623a      	str	r2, [r7, #32]
 800dd9a:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800dd9c:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dd9e:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800dda0:	683b      	ldr	r3, [r7, #0]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d004      	beq.n	800ddb0 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800dda6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dda8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800ddb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddb2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800ddb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800ddba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddbc:	2202      	movs	r2, #2
 800ddbe:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800ddc2:	79fb      	ldrb	r3, [r7, #7]
 800ddc4:	2b04      	cmp	r3, #4
 800ddc6:	d82f      	bhi.n	800de28 <xTaskGenericNotifyFromISR+0xdc>
 800ddc8:	a201      	add	r2, pc, #4	; (adr r2, 800ddd0 <xTaskGenericNotifyFromISR+0x84>)
 800ddca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddce:	bf00      	nop
 800ddd0:	0800de4b 	.word	0x0800de4b
 800ddd4:	0800dde5 	.word	0x0800dde5
 800ddd8:	0800ddf7 	.word	0x0800ddf7
 800dddc:	0800de07 	.word	0x0800de07
 800dde0:	0800de11 	.word	0x0800de11
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800dde4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dde6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800ddea:	68bb      	ldr	r3, [r7, #8]
 800ddec:	431a      	orrs	r2, r3
 800ddee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddf0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800ddf4:	e02c      	b.n	800de50 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800ddf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddf8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ddfc:	1c5a      	adds	r2, r3, #1
 800ddfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de00:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800de04:	e024      	b.n	800de50 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800de06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de08:	68ba      	ldr	r2, [r7, #8]
 800de0a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800de0e:	e01f      	b.n	800de50 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800de10:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800de14:	2b02      	cmp	r3, #2
 800de16:	d004      	beq.n	800de22 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800de18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de1a:	68ba      	ldr	r2, [r7, #8]
 800de1c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800de20:	e016      	b.n	800de50 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800de22:	2300      	movs	r3, #0
 800de24:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800de26:	e013      	b.n	800de50 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800de28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de2a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800de2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800de32:	d00c      	beq.n	800de4e <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800de34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de38:	f383 8811 	msr	BASEPRI, r3
 800de3c:	f3bf 8f6f 	isb	sy
 800de40:	f3bf 8f4f 	dsb	sy
 800de44:	61bb      	str	r3, [r7, #24]
}
 800de46:	bf00      	nop
 800de48:	e7fe      	b.n	800de48 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800de4a:	bf00      	nop
 800de4c:	e000      	b.n	800de50 <xTaskGenericNotifyFromISR+0x104>
					break;
 800de4e:	bf00      	nop
			}

			traceTASK_NOTIFY_FROM_ISR();
 800de50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de52:	4618      	mov	r0, r3
 800de54:	f002 fe20 	bl	8010a98 <SEGGER_SYSVIEW_ShrinkId>
 800de58:	79f9      	ldrb	r1, [r7, #7]
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800de5e:	9201      	str	r2, [sp, #4]
 800de60:	9300      	str	r3, [sp, #0]
 800de62:	460b      	mov	r3, r1
 800de64:	68ba      	ldr	r2, [r7, #8]
 800de66:	4601      	mov	r1, r0
 800de68:	203f      	movs	r0, #63	; 0x3f
 800de6a:	f002 f8e3 	bl	8010034 <SEGGER_SYSVIEW_RecordU32x5>

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800de6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800de72:	2b01      	cmp	r3, #1
 800de74:	d14a      	bne.n	800df0c <xTaskGenericNotifyFromISR+0x1c0>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800de76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d00a      	beq.n	800de94 <xTaskGenericNotifyFromISR+0x148>
	__asm volatile
 800de7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de82:	f383 8811 	msr	BASEPRI, r3
 800de86:	f3bf 8f6f 	isb	sy
 800de8a:	f3bf 8f4f 	dsb	sy
 800de8e:	617b      	str	r3, [r7, #20]
}
 800de90:	bf00      	nop
 800de92:	e7fe      	b.n	800de92 <xTaskGenericNotifyFromISR+0x146>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800de94:	4b23      	ldr	r3, [pc, #140]	; (800df24 <xTaskGenericNotifyFromISR+0x1d8>)
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d121      	bne.n	800dee0 <xTaskGenericNotifyFromISR+0x194>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800de9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de9e:	3304      	adds	r3, #4
 800dea0:	4618      	mov	r0, r3
 800dea2:	f7fd fd01 	bl	800b8a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dea8:	4618      	mov	r0, r3
 800deaa:	f002 fd53 	bl	8010954 <SEGGER_SYSVIEW_OnTaskStartReady>
 800deae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800deb2:	4b1d      	ldr	r3, [pc, #116]	; (800df28 <xTaskGenericNotifyFromISR+0x1dc>)
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	429a      	cmp	r2, r3
 800deb8:	d903      	bls.n	800dec2 <xTaskGenericNotifyFromISR+0x176>
 800deba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800debc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800debe:	4a1a      	ldr	r2, [pc, #104]	; (800df28 <xTaskGenericNotifyFromISR+0x1dc>)
 800dec0:	6013      	str	r3, [r2, #0]
 800dec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dec6:	4613      	mov	r3, r2
 800dec8:	009b      	lsls	r3, r3, #2
 800deca:	4413      	add	r3, r2
 800decc:	009b      	lsls	r3, r3, #2
 800dece:	4a17      	ldr	r2, [pc, #92]	; (800df2c <xTaskGenericNotifyFromISR+0x1e0>)
 800ded0:	441a      	add	r2, r3
 800ded2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ded4:	3304      	adds	r3, #4
 800ded6:	4619      	mov	r1, r3
 800ded8:	4610      	mov	r0, r2
 800deda:	f7fd fc88 	bl	800b7ee <vListInsertEnd>
 800dede:	e005      	b.n	800deec <xTaskGenericNotifyFromISR+0x1a0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800dee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dee2:	3318      	adds	r3, #24
 800dee4:	4619      	mov	r1, r3
 800dee6:	4812      	ldr	r0, [pc, #72]	; (800df30 <xTaskGenericNotifyFromISR+0x1e4>)
 800dee8:	f7fd fc81 	bl	800b7ee <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800deec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800def0:	4b10      	ldr	r3, [pc, #64]	; (800df34 <xTaskGenericNotifyFromISR+0x1e8>)
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800def6:	429a      	cmp	r2, r3
 800def8:	d908      	bls.n	800df0c <xTaskGenericNotifyFromISR+0x1c0>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800defa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800defc:	2b00      	cmp	r3, #0
 800defe:	d002      	beq.n	800df06 <xTaskGenericNotifyFromISR+0x1ba>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800df00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df02:	2201      	movs	r2, #1
 800df04:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800df06:	4b0c      	ldr	r3, [pc, #48]	; (800df38 <xTaskGenericNotifyFromISR+0x1ec>)
 800df08:	2201      	movs	r2, #1
 800df0a:	601a      	str	r2, [r3, #0]
 800df0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df0e:	613b      	str	r3, [r7, #16]
	__asm volatile
 800df10:	693b      	ldr	r3, [r7, #16]
 800df12:	f383 8811 	msr	BASEPRI, r3
}
 800df16:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800df18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800df1a:	4618      	mov	r0, r3
 800df1c:	3738      	adds	r7, #56	; 0x38
 800df1e:	46bd      	mov	sp, r7
 800df20:	bd80      	pop	{r7, pc}
 800df22:	bf00      	nop
 800df24:	2000cfbc 	.word	0x2000cfbc
 800df28:	2000cf9c 	.word	0x2000cf9c
 800df2c:	2000cac4 	.word	0x2000cac4
 800df30:	2000cf54 	.word	0x2000cf54
 800df34:	2000cac0 	.word	0x2000cac0
 800df38:	2000cfa8 	.word	0x2000cfa8

0800df3c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b084      	sub	sp, #16
 800df40:	af00      	add	r7, sp, #0
 800df42:	6078      	str	r0, [r7, #4]
 800df44:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800df46:	4b2a      	ldr	r3, [pc, #168]	; (800dff0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800df4c:	4b29      	ldr	r3, [pc, #164]	; (800dff4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	3304      	adds	r3, #4
 800df52:	4618      	mov	r0, r3
 800df54:	f7fd fca8 	bl	800b8a8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800df5e:	d110      	bne.n	800df82 <prvAddCurrentTaskToDelayedList+0x46>
 800df60:	683b      	ldr	r3, [r7, #0]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d00d      	beq.n	800df82 <prvAddCurrentTaskToDelayedList+0x46>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
      traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 800df66:	4b23      	ldr	r3, [pc, #140]	; (800dff4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	211b      	movs	r1, #27
 800df6c:	4618      	mov	r0, r3
 800df6e:	f002 fd33 	bl	80109d8 <SEGGER_SYSVIEW_OnTaskStopReady>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800df72:	4b20      	ldr	r3, [pc, #128]	; (800dff4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	3304      	adds	r3, #4
 800df78:	4619      	mov	r1, r3
 800df7a:	481f      	ldr	r0, [pc, #124]	; (800dff8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800df7c:	f7fd fc37 	bl	800b7ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800df80:	e032      	b.n	800dfe8 <prvAddCurrentTaskToDelayedList+0xac>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800df82:	68fa      	ldr	r2, [r7, #12]
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	4413      	add	r3, r2
 800df88:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800df8a:	4b1a      	ldr	r3, [pc, #104]	; (800dff4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	68ba      	ldr	r2, [r7, #8]
 800df90:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800df92:	68ba      	ldr	r2, [r7, #8]
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	429a      	cmp	r2, r3
 800df98:	d20f      	bcs.n	800dfba <prvAddCurrentTaskToDelayedList+0x7e>
        traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800df9a:	4b16      	ldr	r3, [pc, #88]	; (800dff4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	2104      	movs	r1, #4
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	f002 fd19 	bl	80109d8 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dfa6:	4b15      	ldr	r3, [pc, #84]	; (800dffc <prvAddCurrentTaskToDelayedList+0xc0>)
 800dfa8:	681a      	ldr	r2, [r3, #0]
 800dfaa:	4b12      	ldr	r3, [pc, #72]	; (800dff4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	3304      	adds	r3, #4
 800dfb0:	4619      	mov	r1, r3
 800dfb2:	4610      	mov	r0, r2
 800dfb4:	f7fd fc3f 	bl	800b836 <vListInsert>
}
 800dfb8:	e016      	b.n	800dfe8 <prvAddCurrentTaskToDelayedList+0xac>
        traceMOVED_TASK_TO_DELAYED_LIST();
 800dfba:	4b0e      	ldr	r3, [pc, #56]	; (800dff4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	2104      	movs	r1, #4
 800dfc0:	4618      	mov	r0, r3
 800dfc2:	f002 fd09 	bl	80109d8 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dfc6:	4b0e      	ldr	r3, [pc, #56]	; (800e000 <prvAddCurrentTaskToDelayedList+0xc4>)
 800dfc8:	681a      	ldr	r2, [r3, #0]
 800dfca:	4b0a      	ldr	r3, [pc, #40]	; (800dff4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	3304      	adds	r3, #4
 800dfd0:	4619      	mov	r1, r3
 800dfd2:	4610      	mov	r0, r2
 800dfd4:	f7fd fc2f 	bl	800b836 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dfd8:	4b0a      	ldr	r3, [pc, #40]	; (800e004 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	68ba      	ldr	r2, [r7, #8]
 800dfde:	429a      	cmp	r2, r3
 800dfe0:	d202      	bcs.n	800dfe8 <prvAddCurrentTaskToDelayedList+0xac>
					xNextTaskUnblockTime = xTimeToWake;
 800dfe2:	4a08      	ldr	r2, [pc, #32]	; (800e004 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dfe4:	68bb      	ldr	r3, [r7, #8]
 800dfe6:	6013      	str	r3, [r2, #0]
}
 800dfe8:	bf00      	nop
 800dfea:	3710      	adds	r7, #16
 800dfec:	46bd      	mov	sp, r7
 800dfee:	bd80      	pop	{r7, pc}
 800dff0:	2000cf98 	.word	0x2000cf98
 800dff4:	2000cac0 	.word	0x2000cac0
 800dff8:	2000cf80 	.word	0x2000cf80
 800dffc:	2000cf50 	.word	0x2000cf50
 800e000:	2000cf4c 	.word	0x2000cf4c
 800e004:	2000cfb4 	.word	0x2000cfb4

0800e008 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	b08a      	sub	sp, #40	; 0x28
 800e00c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e00e:	2300      	movs	r3, #0
 800e010:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e012:	f000 fb07 	bl	800e624 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e016:	4b1c      	ldr	r3, [pc, #112]	; (800e088 <xTimerCreateTimerTask+0x80>)
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d021      	beq.n	800e062 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e01e:	2300      	movs	r3, #0
 800e020:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e022:	2300      	movs	r3, #0
 800e024:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e026:	1d3a      	adds	r2, r7, #4
 800e028:	f107 0108 	add.w	r1, r7, #8
 800e02c:	f107 030c 	add.w	r3, r7, #12
 800e030:	4618      	mov	r0, r3
 800e032:	f7fd fb95 	bl	800b760 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e036:	6879      	ldr	r1, [r7, #4]
 800e038:	68bb      	ldr	r3, [r7, #8]
 800e03a:	68fa      	ldr	r2, [r7, #12]
 800e03c:	9202      	str	r2, [sp, #8]
 800e03e:	9301      	str	r3, [sp, #4]
 800e040:	2302      	movs	r3, #2
 800e042:	9300      	str	r3, [sp, #0]
 800e044:	2300      	movs	r3, #0
 800e046:	460a      	mov	r2, r1
 800e048:	4910      	ldr	r1, [pc, #64]	; (800e08c <xTimerCreateTimerTask+0x84>)
 800e04a:	4811      	ldr	r0, [pc, #68]	; (800e090 <xTimerCreateTimerTask+0x88>)
 800e04c:	f7fe fcc0 	bl	800c9d0 <xTaskCreateStatic>
 800e050:	4603      	mov	r3, r0
 800e052:	4a10      	ldr	r2, [pc, #64]	; (800e094 <xTimerCreateTimerTask+0x8c>)
 800e054:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e056:	4b0f      	ldr	r3, [pc, #60]	; (800e094 <xTimerCreateTimerTask+0x8c>)
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d001      	beq.n	800e062 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e05e:	2301      	movs	r3, #1
 800e060:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e062:	697b      	ldr	r3, [r7, #20]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d10a      	bne.n	800e07e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800e068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e06c:	f383 8811 	msr	BASEPRI, r3
 800e070:	f3bf 8f6f 	isb	sy
 800e074:	f3bf 8f4f 	dsb	sy
 800e078:	613b      	str	r3, [r7, #16]
}
 800e07a:	bf00      	nop
 800e07c:	e7fe      	b.n	800e07c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e07e:	697b      	ldr	r3, [r7, #20]
}
 800e080:	4618      	mov	r0, r3
 800e082:	3718      	adds	r7, #24
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}
 800e088:	2000cff0 	.word	0x2000cff0
 800e08c:	08011c14 	.word	0x08011c14
 800e090:	0800e1cd 	.word	0x0800e1cd
 800e094:	2000cff4 	.word	0x2000cff4

0800e098 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e098:	b580      	push	{r7, lr}
 800e09a:	b08a      	sub	sp, #40	; 0x28
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	60f8      	str	r0, [r7, #12]
 800e0a0:	60b9      	str	r1, [r7, #8]
 800e0a2:	607a      	str	r2, [r7, #4]
 800e0a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d10a      	bne.n	800e0c6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800e0b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0b4:	f383 8811 	msr	BASEPRI, r3
 800e0b8:	f3bf 8f6f 	isb	sy
 800e0bc:	f3bf 8f4f 	dsb	sy
 800e0c0:	623b      	str	r3, [r7, #32]
}
 800e0c2:	bf00      	nop
 800e0c4:	e7fe      	b.n	800e0c4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e0c6:	4b1a      	ldr	r3, [pc, #104]	; (800e130 <xTimerGenericCommand+0x98>)
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d02a      	beq.n	800e124 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e0ce:	68bb      	ldr	r3, [r7, #8]
 800e0d0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e0da:	68bb      	ldr	r3, [r7, #8]
 800e0dc:	2b05      	cmp	r3, #5
 800e0de:	dc18      	bgt.n	800e112 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e0e0:	f7ff fb60 	bl	800d7a4 <xTaskGetSchedulerState>
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	2b02      	cmp	r3, #2
 800e0e8:	d109      	bne.n	800e0fe <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e0ea:	4b11      	ldr	r3, [pc, #68]	; (800e130 <xTimerGenericCommand+0x98>)
 800e0ec:	6818      	ldr	r0, [r3, #0]
 800e0ee:	f107 0110 	add.w	r1, r7, #16
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e0f6:	f7fd fd41 	bl	800bb7c <xQueueGenericSend>
 800e0fa:	6278      	str	r0, [r7, #36]	; 0x24
 800e0fc:	e012      	b.n	800e124 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e0fe:	4b0c      	ldr	r3, [pc, #48]	; (800e130 <xTimerGenericCommand+0x98>)
 800e100:	6818      	ldr	r0, [r3, #0]
 800e102:	f107 0110 	add.w	r1, r7, #16
 800e106:	2300      	movs	r3, #0
 800e108:	2200      	movs	r2, #0
 800e10a:	f7fd fd37 	bl	800bb7c <xQueueGenericSend>
 800e10e:	6278      	str	r0, [r7, #36]	; 0x24
 800e110:	e008      	b.n	800e124 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e112:	4b07      	ldr	r3, [pc, #28]	; (800e130 <xTimerGenericCommand+0x98>)
 800e114:	6818      	ldr	r0, [r3, #0]
 800e116:	f107 0110 	add.w	r1, r7, #16
 800e11a:	2300      	movs	r3, #0
 800e11c:	683a      	ldr	r2, [r7, #0]
 800e11e:	f7fd fe53 	bl	800bdc8 <xQueueGenericSendFromISR>
 800e122:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e126:	4618      	mov	r0, r3
 800e128:	3728      	adds	r7, #40	; 0x28
 800e12a:	46bd      	mov	sp, r7
 800e12c:	bd80      	pop	{r7, pc}
 800e12e:	bf00      	nop
 800e130:	2000cff0 	.word	0x2000cff0

0800e134 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b088      	sub	sp, #32
 800e138:	af02      	add	r7, sp, #8
 800e13a:	6078      	str	r0, [r7, #4]
 800e13c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e13e:	4b22      	ldr	r3, [pc, #136]	; (800e1c8 <prvProcessExpiredTimer+0x94>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	68db      	ldr	r3, [r3, #12]
 800e144:	68db      	ldr	r3, [r3, #12]
 800e146:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e148:	697b      	ldr	r3, [r7, #20]
 800e14a:	3304      	adds	r3, #4
 800e14c:	4618      	mov	r0, r3
 800e14e:	f7fd fbab 	bl	800b8a8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e152:	697b      	ldr	r3, [r7, #20]
 800e154:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e158:	f003 0304 	and.w	r3, r3, #4
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d022      	beq.n	800e1a6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e160:	697b      	ldr	r3, [r7, #20]
 800e162:	699a      	ldr	r2, [r3, #24]
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	18d1      	adds	r1, r2, r3
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	683a      	ldr	r2, [r7, #0]
 800e16c:	6978      	ldr	r0, [r7, #20]
 800e16e:	f000 f8d1 	bl	800e314 <prvInsertTimerInActiveList>
 800e172:	4603      	mov	r3, r0
 800e174:	2b00      	cmp	r3, #0
 800e176:	d01f      	beq.n	800e1b8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e178:	2300      	movs	r3, #0
 800e17a:	9300      	str	r3, [sp, #0]
 800e17c:	2300      	movs	r3, #0
 800e17e:	687a      	ldr	r2, [r7, #4]
 800e180:	2100      	movs	r1, #0
 800e182:	6978      	ldr	r0, [r7, #20]
 800e184:	f7ff ff88 	bl	800e098 <xTimerGenericCommand>
 800e188:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e18a:	693b      	ldr	r3, [r7, #16]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d113      	bne.n	800e1b8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800e190:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e194:	f383 8811 	msr	BASEPRI, r3
 800e198:	f3bf 8f6f 	isb	sy
 800e19c:	f3bf 8f4f 	dsb	sy
 800e1a0:	60fb      	str	r3, [r7, #12]
}
 800e1a2:	bf00      	nop
 800e1a4:	e7fe      	b.n	800e1a4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e1a6:	697b      	ldr	r3, [r7, #20]
 800e1a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e1ac:	f023 0301 	bic.w	r3, r3, #1
 800e1b0:	b2da      	uxtb	r2, r3
 800e1b2:	697b      	ldr	r3, [r7, #20]
 800e1b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e1b8:	697b      	ldr	r3, [r7, #20]
 800e1ba:	6a1b      	ldr	r3, [r3, #32]
 800e1bc:	6978      	ldr	r0, [r7, #20]
 800e1be:	4798      	blx	r3
}
 800e1c0:	bf00      	nop
 800e1c2:	3718      	adds	r7, #24
 800e1c4:	46bd      	mov	sp, r7
 800e1c6:	bd80      	pop	{r7, pc}
 800e1c8:	2000cfe8 	.word	0x2000cfe8

0800e1cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b084      	sub	sp, #16
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e1d4:	f107 0308 	add.w	r3, r7, #8
 800e1d8:	4618      	mov	r0, r3
 800e1da:	f000 f857 	bl	800e28c <prvGetNextExpireTime>
 800e1de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e1e0:	68bb      	ldr	r3, [r7, #8]
 800e1e2:	4619      	mov	r1, r3
 800e1e4:	68f8      	ldr	r0, [r7, #12]
 800e1e6:	f000 f803 	bl	800e1f0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e1ea:	f000 f8d5 	bl	800e398 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e1ee:	e7f1      	b.n	800e1d4 <prvTimerTask+0x8>

0800e1f0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b084      	sub	sp, #16
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
 800e1f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e1fa:	f7fe fe79 	bl	800cef0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e1fe:	f107 0308 	add.w	r3, r7, #8
 800e202:	4618      	mov	r0, r3
 800e204:	f000 f866 	bl	800e2d4 <prvSampleTimeNow>
 800e208:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e20a:	68bb      	ldr	r3, [r7, #8]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d130      	bne.n	800e272 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e210:	683b      	ldr	r3, [r7, #0]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d10a      	bne.n	800e22c <prvProcessTimerOrBlockTask+0x3c>
 800e216:	687a      	ldr	r2, [r7, #4]
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	429a      	cmp	r2, r3
 800e21c:	d806      	bhi.n	800e22c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e21e:	f7fe fe75 	bl	800cf0c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e222:	68f9      	ldr	r1, [r7, #12]
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	f7ff ff85 	bl	800e134 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e22a:	e024      	b.n	800e276 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d008      	beq.n	800e244 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e232:	4b13      	ldr	r3, [pc, #76]	; (800e280 <prvProcessTimerOrBlockTask+0x90>)
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d101      	bne.n	800e240 <prvProcessTimerOrBlockTask+0x50>
 800e23c:	2301      	movs	r3, #1
 800e23e:	e000      	b.n	800e242 <prvProcessTimerOrBlockTask+0x52>
 800e240:	2300      	movs	r3, #0
 800e242:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e244:	4b0f      	ldr	r3, [pc, #60]	; (800e284 <prvProcessTimerOrBlockTask+0x94>)
 800e246:	6818      	ldr	r0, [r3, #0]
 800e248:	687a      	ldr	r2, [r7, #4]
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	1ad3      	subs	r3, r2, r3
 800e24e:	683a      	ldr	r2, [r7, #0]
 800e250:	4619      	mov	r1, r3
 800e252:	f7fe fb89 	bl	800c968 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e256:	f7fe fe59 	bl	800cf0c <xTaskResumeAll>
 800e25a:	4603      	mov	r3, r0
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d10a      	bne.n	800e276 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e260:	4b09      	ldr	r3, [pc, #36]	; (800e288 <prvProcessTimerOrBlockTask+0x98>)
 800e262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e266:	601a      	str	r2, [r3, #0]
 800e268:	f3bf 8f4f 	dsb	sy
 800e26c:	f3bf 8f6f 	isb	sy
}
 800e270:	e001      	b.n	800e276 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e272:	f7fe fe4b 	bl	800cf0c <xTaskResumeAll>
}
 800e276:	bf00      	nop
 800e278:	3710      	adds	r7, #16
 800e27a:	46bd      	mov	sp, r7
 800e27c:	bd80      	pop	{r7, pc}
 800e27e:	bf00      	nop
 800e280:	2000cfec 	.word	0x2000cfec
 800e284:	2000cff0 	.word	0x2000cff0
 800e288:	e000ed04 	.word	0xe000ed04

0800e28c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e28c:	b480      	push	{r7}
 800e28e:	b085      	sub	sp, #20
 800e290:	af00      	add	r7, sp, #0
 800e292:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e294:	4b0e      	ldr	r3, [pc, #56]	; (800e2d0 <prvGetNextExpireTime+0x44>)
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d101      	bne.n	800e2a2 <prvGetNextExpireTime+0x16>
 800e29e:	2201      	movs	r2, #1
 800e2a0:	e000      	b.n	800e2a4 <prvGetNextExpireTime+0x18>
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d105      	bne.n	800e2bc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e2b0:	4b07      	ldr	r3, [pc, #28]	; (800e2d0 <prvGetNextExpireTime+0x44>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	68db      	ldr	r3, [r3, #12]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	60fb      	str	r3, [r7, #12]
 800e2ba:	e001      	b.n	800e2c0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e2bc:	2300      	movs	r3, #0
 800e2be:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e2c0:	68fb      	ldr	r3, [r7, #12]
}
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	3714      	adds	r7, #20
 800e2c6:	46bd      	mov	sp, r7
 800e2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2cc:	4770      	bx	lr
 800e2ce:	bf00      	nop
 800e2d0:	2000cfe8 	.word	0x2000cfe8

0800e2d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b084      	sub	sp, #16
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e2dc:	f7fe feb8 	bl	800d050 <xTaskGetTickCount>
 800e2e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e2e2:	4b0b      	ldr	r3, [pc, #44]	; (800e310 <prvSampleTimeNow+0x3c>)
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	68fa      	ldr	r2, [r7, #12]
 800e2e8:	429a      	cmp	r2, r3
 800e2ea:	d205      	bcs.n	800e2f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e2ec:	f000 f936 	bl	800e55c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2201      	movs	r2, #1
 800e2f4:	601a      	str	r2, [r3, #0]
 800e2f6:	e002      	b.n	800e2fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e2fe:	4a04      	ldr	r2, [pc, #16]	; (800e310 <prvSampleTimeNow+0x3c>)
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e304:	68fb      	ldr	r3, [r7, #12]
}
 800e306:	4618      	mov	r0, r3
 800e308:	3710      	adds	r7, #16
 800e30a:	46bd      	mov	sp, r7
 800e30c:	bd80      	pop	{r7, pc}
 800e30e:	bf00      	nop
 800e310:	2000cff8 	.word	0x2000cff8

0800e314 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e314:	b580      	push	{r7, lr}
 800e316:	b086      	sub	sp, #24
 800e318:	af00      	add	r7, sp, #0
 800e31a:	60f8      	str	r0, [r7, #12]
 800e31c:	60b9      	str	r1, [r7, #8]
 800e31e:	607a      	str	r2, [r7, #4]
 800e320:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e322:	2300      	movs	r3, #0
 800e324:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	68ba      	ldr	r2, [r7, #8]
 800e32a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	68fa      	ldr	r2, [r7, #12]
 800e330:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e332:	68ba      	ldr	r2, [r7, #8]
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	429a      	cmp	r2, r3
 800e338:	d812      	bhi.n	800e360 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e33a:	687a      	ldr	r2, [r7, #4]
 800e33c:	683b      	ldr	r3, [r7, #0]
 800e33e:	1ad2      	subs	r2, r2, r3
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	699b      	ldr	r3, [r3, #24]
 800e344:	429a      	cmp	r2, r3
 800e346:	d302      	bcc.n	800e34e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e348:	2301      	movs	r3, #1
 800e34a:	617b      	str	r3, [r7, #20]
 800e34c:	e01b      	b.n	800e386 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e34e:	4b10      	ldr	r3, [pc, #64]	; (800e390 <prvInsertTimerInActiveList+0x7c>)
 800e350:	681a      	ldr	r2, [r3, #0]
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	3304      	adds	r3, #4
 800e356:	4619      	mov	r1, r3
 800e358:	4610      	mov	r0, r2
 800e35a:	f7fd fa6c 	bl	800b836 <vListInsert>
 800e35e:	e012      	b.n	800e386 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e360:	687a      	ldr	r2, [r7, #4]
 800e362:	683b      	ldr	r3, [r7, #0]
 800e364:	429a      	cmp	r2, r3
 800e366:	d206      	bcs.n	800e376 <prvInsertTimerInActiveList+0x62>
 800e368:	68ba      	ldr	r2, [r7, #8]
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	429a      	cmp	r2, r3
 800e36e:	d302      	bcc.n	800e376 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e370:	2301      	movs	r3, #1
 800e372:	617b      	str	r3, [r7, #20]
 800e374:	e007      	b.n	800e386 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e376:	4b07      	ldr	r3, [pc, #28]	; (800e394 <prvInsertTimerInActiveList+0x80>)
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	3304      	adds	r3, #4
 800e37e:	4619      	mov	r1, r3
 800e380:	4610      	mov	r0, r2
 800e382:	f7fd fa58 	bl	800b836 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e386:	697b      	ldr	r3, [r7, #20]
}
 800e388:	4618      	mov	r0, r3
 800e38a:	3718      	adds	r7, #24
 800e38c:	46bd      	mov	sp, r7
 800e38e:	bd80      	pop	{r7, pc}
 800e390:	2000cfec 	.word	0x2000cfec
 800e394:	2000cfe8 	.word	0x2000cfe8

0800e398 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b08e      	sub	sp, #56	; 0x38
 800e39c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e39e:	e0ca      	b.n	800e536 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	da18      	bge.n	800e3d8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e3a6:	1d3b      	adds	r3, r7, #4
 800e3a8:	3304      	adds	r3, #4
 800e3aa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e3ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d10a      	bne.n	800e3c8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800e3b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3b6:	f383 8811 	msr	BASEPRI, r3
 800e3ba:	f3bf 8f6f 	isb	sy
 800e3be:	f3bf 8f4f 	dsb	sy
 800e3c2:	61fb      	str	r3, [r7, #28]
}
 800e3c4:	bf00      	nop
 800e3c6:	e7fe      	b.n	800e3c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e3c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e3ce:	6850      	ldr	r0, [r2, #4]
 800e3d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e3d2:	6892      	ldr	r2, [r2, #8]
 800e3d4:	4611      	mov	r1, r2
 800e3d6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	f2c0 80aa 	blt.w	800e534 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e3e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3e6:	695b      	ldr	r3, [r3, #20]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d004      	beq.n	800e3f6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3ee:	3304      	adds	r3, #4
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	f7fd fa59 	bl	800b8a8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e3f6:	463b      	mov	r3, r7
 800e3f8:	4618      	mov	r0, r3
 800e3fa:	f7ff ff6b 	bl	800e2d4 <prvSampleTimeNow>
 800e3fe:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	2b09      	cmp	r3, #9
 800e404:	f200 8097 	bhi.w	800e536 <prvProcessReceivedCommands+0x19e>
 800e408:	a201      	add	r2, pc, #4	; (adr r2, 800e410 <prvProcessReceivedCommands+0x78>)
 800e40a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e40e:	bf00      	nop
 800e410:	0800e439 	.word	0x0800e439
 800e414:	0800e439 	.word	0x0800e439
 800e418:	0800e439 	.word	0x0800e439
 800e41c:	0800e4ad 	.word	0x0800e4ad
 800e420:	0800e4c1 	.word	0x0800e4c1
 800e424:	0800e50b 	.word	0x0800e50b
 800e428:	0800e439 	.word	0x0800e439
 800e42c:	0800e439 	.word	0x0800e439
 800e430:	0800e4ad 	.word	0x0800e4ad
 800e434:	0800e4c1 	.word	0x0800e4c1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e43a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e43e:	f043 0301 	orr.w	r3, r3, #1
 800e442:	b2da      	uxtb	r2, r3
 800e444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e446:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e44a:	68ba      	ldr	r2, [r7, #8]
 800e44c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e44e:	699b      	ldr	r3, [r3, #24]
 800e450:	18d1      	adds	r1, r2, r3
 800e452:	68bb      	ldr	r3, [r7, #8]
 800e454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e456:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e458:	f7ff ff5c 	bl	800e314 <prvInsertTimerInActiveList>
 800e45c:	4603      	mov	r3, r0
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d069      	beq.n	800e536 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e464:	6a1b      	ldr	r3, [r3, #32]
 800e466:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e468:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e46a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e46c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e470:	f003 0304 	and.w	r3, r3, #4
 800e474:	2b00      	cmp	r3, #0
 800e476:	d05e      	beq.n	800e536 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e478:	68ba      	ldr	r2, [r7, #8]
 800e47a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e47c:	699b      	ldr	r3, [r3, #24]
 800e47e:	441a      	add	r2, r3
 800e480:	2300      	movs	r3, #0
 800e482:	9300      	str	r3, [sp, #0]
 800e484:	2300      	movs	r3, #0
 800e486:	2100      	movs	r1, #0
 800e488:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e48a:	f7ff fe05 	bl	800e098 <xTimerGenericCommand>
 800e48e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e490:	6a3b      	ldr	r3, [r7, #32]
 800e492:	2b00      	cmp	r3, #0
 800e494:	d14f      	bne.n	800e536 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800e496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e49a:	f383 8811 	msr	BASEPRI, r3
 800e49e:	f3bf 8f6f 	isb	sy
 800e4a2:	f3bf 8f4f 	dsb	sy
 800e4a6:	61bb      	str	r3, [r7, #24]
}
 800e4a8:	bf00      	nop
 800e4aa:	e7fe      	b.n	800e4aa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e4ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e4b2:	f023 0301 	bic.w	r3, r3, #1
 800e4b6:	b2da      	uxtb	r2, r3
 800e4b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800e4be:	e03a      	b.n	800e536 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e4c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e4c6:	f043 0301 	orr.w	r3, r3, #1
 800e4ca:	b2da      	uxtb	r2, r3
 800e4cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e4d2:	68ba      	ldr	r2, [r7, #8]
 800e4d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4d6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4da:	699b      	ldr	r3, [r3, #24]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d10a      	bne.n	800e4f6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800e4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4e4:	f383 8811 	msr	BASEPRI, r3
 800e4e8:	f3bf 8f6f 	isb	sy
 800e4ec:	f3bf 8f4f 	dsb	sy
 800e4f0:	617b      	str	r3, [r7, #20]
}
 800e4f2:	bf00      	nop
 800e4f4:	e7fe      	b.n	800e4f4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e4f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4f8:	699a      	ldr	r2, [r3, #24]
 800e4fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4fc:	18d1      	adds	r1, r2, r3
 800e4fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e500:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e502:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e504:	f7ff ff06 	bl	800e314 <prvInsertTimerInActiveList>
					break;
 800e508:	e015      	b.n	800e536 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e50a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e50c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e510:	f003 0302 	and.w	r3, r3, #2
 800e514:	2b00      	cmp	r3, #0
 800e516:	d103      	bne.n	800e520 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800e518:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e51a:	f000 fc2f 	bl	800ed7c <vPortFree>
 800e51e:	e00a      	b.n	800e536 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e522:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e526:	f023 0301 	bic.w	r3, r3, #1
 800e52a:	b2da      	uxtb	r2, r3
 800e52c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e52e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e532:	e000      	b.n	800e536 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800e534:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e536:	4b08      	ldr	r3, [pc, #32]	; (800e558 <prvProcessReceivedCommands+0x1c0>)
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	1d39      	adds	r1, r7, #4
 800e53c:	2200      	movs	r2, #0
 800e53e:	4618      	mov	r0, r3
 800e540:	f7fd fd92 	bl	800c068 <xQueueReceive>
 800e544:	4603      	mov	r3, r0
 800e546:	2b00      	cmp	r3, #0
 800e548:	f47f af2a 	bne.w	800e3a0 <prvProcessReceivedCommands+0x8>
	}
}
 800e54c:	bf00      	nop
 800e54e:	bf00      	nop
 800e550:	3730      	adds	r7, #48	; 0x30
 800e552:	46bd      	mov	sp, r7
 800e554:	bd80      	pop	{r7, pc}
 800e556:	bf00      	nop
 800e558:	2000cff0 	.word	0x2000cff0

0800e55c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e55c:	b580      	push	{r7, lr}
 800e55e:	b088      	sub	sp, #32
 800e560:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e562:	e048      	b.n	800e5f6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e564:	4b2d      	ldr	r3, [pc, #180]	; (800e61c <prvSwitchTimerLists+0xc0>)
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	68db      	ldr	r3, [r3, #12]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e56e:	4b2b      	ldr	r3, [pc, #172]	; (800e61c <prvSwitchTimerLists+0xc0>)
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	68db      	ldr	r3, [r3, #12]
 800e574:	68db      	ldr	r3, [r3, #12]
 800e576:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	3304      	adds	r3, #4
 800e57c:	4618      	mov	r0, r3
 800e57e:	f7fd f993 	bl	800b8a8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	6a1b      	ldr	r3, [r3, #32]
 800e586:	68f8      	ldr	r0, [r7, #12]
 800e588:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e590:	f003 0304 	and.w	r3, r3, #4
 800e594:	2b00      	cmp	r3, #0
 800e596:	d02e      	beq.n	800e5f6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	699b      	ldr	r3, [r3, #24]
 800e59c:	693a      	ldr	r2, [r7, #16]
 800e59e:	4413      	add	r3, r2
 800e5a0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e5a2:	68ba      	ldr	r2, [r7, #8]
 800e5a4:	693b      	ldr	r3, [r7, #16]
 800e5a6:	429a      	cmp	r2, r3
 800e5a8:	d90e      	bls.n	800e5c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	68ba      	ldr	r2, [r7, #8]
 800e5ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	68fa      	ldr	r2, [r7, #12]
 800e5b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e5b6:	4b19      	ldr	r3, [pc, #100]	; (800e61c <prvSwitchTimerLists+0xc0>)
 800e5b8:	681a      	ldr	r2, [r3, #0]
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	3304      	adds	r3, #4
 800e5be:	4619      	mov	r1, r3
 800e5c0:	4610      	mov	r0, r2
 800e5c2:	f7fd f938 	bl	800b836 <vListInsert>
 800e5c6:	e016      	b.n	800e5f6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	9300      	str	r3, [sp, #0]
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	693a      	ldr	r2, [r7, #16]
 800e5d0:	2100      	movs	r1, #0
 800e5d2:	68f8      	ldr	r0, [r7, #12]
 800e5d4:	f7ff fd60 	bl	800e098 <xTimerGenericCommand>
 800e5d8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d10a      	bne.n	800e5f6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800e5e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5e4:	f383 8811 	msr	BASEPRI, r3
 800e5e8:	f3bf 8f6f 	isb	sy
 800e5ec:	f3bf 8f4f 	dsb	sy
 800e5f0:	603b      	str	r3, [r7, #0]
}
 800e5f2:	bf00      	nop
 800e5f4:	e7fe      	b.n	800e5f4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e5f6:	4b09      	ldr	r3, [pc, #36]	; (800e61c <prvSwitchTimerLists+0xc0>)
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d1b1      	bne.n	800e564 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e600:	4b06      	ldr	r3, [pc, #24]	; (800e61c <prvSwitchTimerLists+0xc0>)
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e606:	4b06      	ldr	r3, [pc, #24]	; (800e620 <prvSwitchTimerLists+0xc4>)
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	4a04      	ldr	r2, [pc, #16]	; (800e61c <prvSwitchTimerLists+0xc0>)
 800e60c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e60e:	4a04      	ldr	r2, [pc, #16]	; (800e620 <prvSwitchTimerLists+0xc4>)
 800e610:	697b      	ldr	r3, [r7, #20]
 800e612:	6013      	str	r3, [r2, #0]
}
 800e614:	bf00      	nop
 800e616:	3718      	adds	r7, #24
 800e618:	46bd      	mov	sp, r7
 800e61a:	bd80      	pop	{r7, pc}
 800e61c:	2000cfe8 	.word	0x2000cfe8
 800e620:	2000cfec 	.word	0x2000cfec

0800e624 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e624:	b580      	push	{r7, lr}
 800e626:	b082      	sub	sp, #8
 800e628:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e62a:	f000 f96b 	bl	800e904 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e62e:	4b15      	ldr	r3, [pc, #84]	; (800e684 <prvCheckForValidListAndQueue+0x60>)
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	2b00      	cmp	r3, #0
 800e634:	d120      	bne.n	800e678 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e636:	4814      	ldr	r0, [pc, #80]	; (800e688 <prvCheckForValidListAndQueue+0x64>)
 800e638:	f7fd f8ac 	bl	800b794 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e63c:	4813      	ldr	r0, [pc, #76]	; (800e68c <prvCheckForValidListAndQueue+0x68>)
 800e63e:	f7fd f8a9 	bl	800b794 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e642:	4b13      	ldr	r3, [pc, #76]	; (800e690 <prvCheckForValidListAndQueue+0x6c>)
 800e644:	4a10      	ldr	r2, [pc, #64]	; (800e688 <prvCheckForValidListAndQueue+0x64>)
 800e646:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e648:	4b12      	ldr	r3, [pc, #72]	; (800e694 <prvCheckForValidListAndQueue+0x70>)
 800e64a:	4a10      	ldr	r2, [pc, #64]	; (800e68c <prvCheckForValidListAndQueue+0x68>)
 800e64c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e64e:	2300      	movs	r3, #0
 800e650:	9300      	str	r3, [sp, #0]
 800e652:	4b11      	ldr	r3, [pc, #68]	; (800e698 <prvCheckForValidListAndQueue+0x74>)
 800e654:	4a11      	ldr	r2, [pc, #68]	; (800e69c <prvCheckForValidListAndQueue+0x78>)
 800e656:	2110      	movs	r1, #16
 800e658:	200a      	movs	r0, #10
 800e65a:	f7fd f9b7 	bl	800b9cc <xQueueGenericCreateStatic>
 800e65e:	4603      	mov	r3, r0
 800e660:	4a08      	ldr	r2, [pc, #32]	; (800e684 <prvCheckForValidListAndQueue+0x60>)
 800e662:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e664:	4b07      	ldr	r3, [pc, #28]	; (800e684 <prvCheckForValidListAndQueue+0x60>)
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d005      	beq.n	800e678 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e66c:	4b05      	ldr	r3, [pc, #20]	; (800e684 <prvCheckForValidListAndQueue+0x60>)
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	490b      	ldr	r1, [pc, #44]	; (800e6a0 <prvCheckForValidListAndQueue+0x7c>)
 800e672:	4618      	mov	r0, r3
 800e674:	f7fe f946 	bl	800c904 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e678:	f000 f974 	bl	800e964 <vPortExitCritical>
}
 800e67c:	bf00      	nop
 800e67e:	46bd      	mov	sp, r7
 800e680:	bd80      	pop	{r7, pc}
 800e682:	bf00      	nop
 800e684:	2000cff0 	.word	0x2000cff0
 800e688:	2000cfc0 	.word	0x2000cfc0
 800e68c:	2000cfd4 	.word	0x2000cfd4
 800e690:	2000cfe8 	.word	0x2000cfe8
 800e694:	2000cfec 	.word	0x2000cfec
 800e698:	2000d09c 	.word	0x2000d09c
 800e69c:	2000cffc 	.word	0x2000cffc
 800e6a0:	08011c1c 	.word	0x08011c1c

0800e6a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e6a4:	b480      	push	{r7}
 800e6a6:	b085      	sub	sp, #20
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	60f8      	str	r0, [r7, #12]
 800e6ac:	60b9      	str	r1, [r7, #8]
 800e6ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	3b04      	subs	r3, #4
 800e6b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e6bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	3b04      	subs	r3, #4
 800e6c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e6c4:	68bb      	ldr	r3, [r7, #8]
 800e6c6:	f023 0201 	bic.w	r2, r3, #1
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	3b04      	subs	r3, #4
 800e6d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e6d4:	4a0c      	ldr	r2, [pc, #48]	; (800e708 <pxPortInitialiseStack+0x64>)
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	3b14      	subs	r3, #20
 800e6de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e6e0:	687a      	ldr	r2, [r7, #4]
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	3b04      	subs	r3, #4
 800e6ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	f06f 0202 	mvn.w	r2, #2
 800e6f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	3b20      	subs	r3, #32
 800e6f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e6fa:	68fb      	ldr	r3, [r7, #12]
}
 800e6fc:	4618      	mov	r0, r3
 800e6fe:	3714      	adds	r7, #20
 800e700:	46bd      	mov	sp, r7
 800e702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e706:	4770      	bx	lr
 800e708:	0800e70d 	.word	0x0800e70d

0800e70c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e70c:	b480      	push	{r7}
 800e70e:	b085      	sub	sp, #20
 800e710:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e712:	2300      	movs	r3, #0
 800e714:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e716:	4b12      	ldr	r3, [pc, #72]	; (800e760 <prvTaskExitError+0x54>)
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e71e:	d00a      	beq.n	800e736 <prvTaskExitError+0x2a>
	__asm volatile
 800e720:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e724:	f383 8811 	msr	BASEPRI, r3
 800e728:	f3bf 8f6f 	isb	sy
 800e72c:	f3bf 8f4f 	dsb	sy
 800e730:	60fb      	str	r3, [r7, #12]
}
 800e732:	bf00      	nop
 800e734:	e7fe      	b.n	800e734 <prvTaskExitError+0x28>
	__asm volatile
 800e736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e73a:	f383 8811 	msr	BASEPRI, r3
 800e73e:	f3bf 8f6f 	isb	sy
 800e742:	f3bf 8f4f 	dsb	sy
 800e746:	60bb      	str	r3, [r7, #8]
}
 800e748:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e74a:	bf00      	nop
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d0fc      	beq.n	800e74c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e752:	bf00      	nop
 800e754:	bf00      	nop
 800e756:	3714      	adds	r7, #20
 800e758:	46bd      	mov	sp, r7
 800e75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e75e:	4770      	bx	lr
 800e760:	2000261c 	.word	0x2000261c
	...

0800e770 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e770:	4b07      	ldr	r3, [pc, #28]	; (800e790 <pxCurrentTCBConst2>)
 800e772:	6819      	ldr	r1, [r3, #0]
 800e774:	6808      	ldr	r0, [r1, #0]
 800e776:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e77a:	f380 8809 	msr	PSP, r0
 800e77e:	f3bf 8f6f 	isb	sy
 800e782:	f04f 0000 	mov.w	r0, #0
 800e786:	f380 8811 	msr	BASEPRI, r0
 800e78a:	4770      	bx	lr
 800e78c:	f3af 8000 	nop.w

0800e790 <pxCurrentTCBConst2>:
 800e790:	2000cac0 	.word	0x2000cac0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e794:	bf00      	nop
 800e796:	bf00      	nop

0800e798 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e798:	4808      	ldr	r0, [pc, #32]	; (800e7bc <prvPortStartFirstTask+0x24>)
 800e79a:	6800      	ldr	r0, [r0, #0]
 800e79c:	6800      	ldr	r0, [r0, #0]
 800e79e:	f380 8808 	msr	MSP, r0
 800e7a2:	f04f 0000 	mov.w	r0, #0
 800e7a6:	f380 8814 	msr	CONTROL, r0
 800e7aa:	b662      	cpsie	i
 800e7ac:	b661      	cpsie	f
 800e7ae:	f3bf 8f4f 	dsb	sy
 800e7b2:	f3bf 8f6f 	isb	sy
 800e7b6:	df00      	svc	0
 800e7b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e7ba:	bf00      	nop
 800e7bc:	e000ed08 	.word	0xe000ed08

0800e7c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b086      	sub	sp, #24
 800e7c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e7c6:	4b46      	ldr	r3, [pc, #280]	; (800e8e0 <xPortStartScheduler+0x120>)
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	4a46      	ldr	r2, [pc, #280]	; (800e8e4 <xPortStartScheduler+0x124>)
 800e7cc:	4293      	cmp	r3, r2
 800e7ce:	d10a      	bne.n	800e7e6 <xPortStartScheduler+0x26>
	__asm volatile
 800e7d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7d4:	f383 8811 	msr	BASEPRI, r3
 800e7d8:	f3bf 8f6f 	isb	sy
 800e7dc:	f3bf 8f4f 	dsb	sy
 800e7e0:	613b      	str	r3, [r7, #16]
}
 800e7e2:	bf00      	nop
 800e7e4:	e7fe      	b.n	800e7e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e7e6:	4b3e      	ldr	r3, [pc, #248]	; (800e8e0 <xPortStartScheduler+0x120>)
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	4a3f      	ldr	r2, [pc, #252]	; (800e8e8 <xPortStartScheduler+0x128>)
 800e7ec:	4293      	cmp	r3, r2
 800e7ee:	d10a      	bne.n	800e806 <xPortStartScheduler+0x46>
	__asm volatile
 800e7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7f4:	f383 8811 	msr	BASEPRI, r3
 800e7f8:	f3bf 8f6f 	isb	sy
 800e7fc:	f3bf 8f4f 	dsb	sy
 800e800:	60fb      	str	r3, [r7, #12]
}
 800e802:	bf00      	nop
 800e804:	e7fe      	b.n	800e804 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e806:	4b39      	ldr	r3, [pc, #228]	; (800e8ec <xPortStartScheduler+0x12c>)
 800e808:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e80a:	697b      	ldr	r3, [r7, #20]
 800e80c:	781b      	ldrb	r3, [r3, #0]
 800e80e:	b2db      	uxtb	r3, r3
 800e810:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e812:	697b      	ldr	r3, [r7, #20]
 800e814:	22ff      	movs	r2, #255	; 0xff
 800e816:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e818:	697b      	ldr	r3, [r7, #20]
 800e81a:	781b      	ldrb	r3, [r3, #0]
 800e81c:	b2db      	uxtb	r3, r3
 800e81e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e820:	78fb      	ldrb	r3, [r7, #3]
 800e822:	b2db      	uxtb	r3, r3
 800e824:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e828:	b2da      	uxtb	r2, r3
 800e82a:	4b31      	ldr	r3, [pc, #196]	; (800e8f0 <xPortStartScheduler+0x130>)
 800e82c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e82e:	4b31      	ldr	r3, [pc, #196]	; (800e8f4 <xPortStartScheduler+0x134>)
 800e830:	2207      	movs	r2, #7
 800e832:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e834:	e009      	b.n	800e84a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800e836:	4b2f      	ldr	r3, [pc, #188]	; (800e8f4 <xPortStartScheduler+0x134>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	3b01      	subs	r3, #1
 800e83c:	4a2d      	ldr	r2, [pc, #180]	; (800e8f4 <xPortStartScheduler+0x134>)
 800e83e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e840:	78fb      	ldrb	r3, [r7, #3]
 800e842:	b2db      	uxtb	r3, r3
 800e844:	005b      	lsls	r3, r3, #1
 800e846:	b2db      	uxtb	r3, r3
 800e848:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e84a:	78fb      	ldrb	r3, [r7, #3]
 800e84c:	b2db      	uxtb	r3, r3
 800e84e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e852:	2b80      	cmp	r3, #128	; 0x80
 800e854:	d0ef      	beq.n	800e836 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e856:	4b27      	ldr	r3, [pc, #156]	; (800e8f4 <xPortStartScheduler+0x134>)
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	f1c3 0307 	rsb	r3, r3, #7
 800e85e:	2b04      	cmp	r3, #4
 800e860:	d00a      	beq.n	800e878 <xPortStartScheduler+0xb8>
	__asm volatile
 800e862:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e866:	f383 8811 	msr	BASEPRI, r3
 800e86a:	f3bf 8f6f 	isb	sy
 800e86e:	f3bf 8f4f 	dsb	sy
 800e872:	60bb      	str	r3, [r7, #8]
}
 800e874:	bf00      	nop
 800e876:	e7fe      	b.n	800e876 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e878:	4b1e      	ldr	r3, [pc, #120]	; (800e8f4 <xPortStartScheduler+0x134>)
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	021b      	lsls	r3, r3, #8
 800e87e:	4a1d      	ldr	r2, [pc, #116]	; (800e8f4 <xPortStartScheduler+0x134>)
 800e880:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e882:	4b1c      	ldr	r3, [pc, #112]	; (800e8f4 <xPortStartScheduler+0x134>)
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e88a:	4a1a      	ldr	r2, [pc, #104]	; (800e8f4 <xPortStartScheduler+0x134>)
 800e88c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	b2da      	uxtb	r2, r3
 800e892:	697b      	ldr	r3, [r7, #20]
 800e894:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e896:	4b18      	ldr	r3, [pc, #96]	; (800e8f8 <xPortStartScheduler+0x138>)
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	4a17      	ldr	r2, [pc, #92]	; (800e8f8 <xPortStartScheduler+0x138>)
 800e89c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e8a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e8a2:	4b15      	ldr	r3, [pc, #84]	; (800e8f8 <xPortStartScheduler+0x138>)
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	4a14      	ldr	r2, [pc, #80]	; (800e8f8 <xPortStartScheduler+0x138>)
 800e8a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e8ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e8ae:	f000 f8e5 	bl	800ea7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e8b2:	4b12      	ldr	r3, [pc, #72]	; (800e8fc <xPortStartScheduler+0x13c>)
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e8b8:	f000 f904 	bl	800eac4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e8bc:	4b10      	ldr	r3, [pc, #64]	; (800e900 <xPortStartScheduler+0x140>)
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	4a0f      	ldr	r2, [pc, #60]	; (800e900 <xPortStartScheduler+0x140>)
 800e8c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e8c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e8c8:	f7ff ff66 	bl	800e798 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e8cc:	f7fe fca0 	bl	800d210 <vTaskSwitchContext>
	prvTaskExitError();
 800e8d0:	f7ff ff1c 	bl	800e70c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e8d4:	2300      	movs	r3, #0
}
 800e8d6:	4618      	mov	r0, r3
 800e8d8:	3718      	adds	r7, #24
 800e8da:	46bd      	mov	sp, r7
 800e8dc:	bd80      	pop	{r7, pc}
 800e8de:	bf00      	nop
 800e8e0:	e000ed00 	.word	0xe000ed00
 800e8e4:	410fc271 	.word	0x410fc271
 800e8e8:	410fc270 	.word	0x410fc270
 800e8ec:	e000e400 	.word	0xe000e400
 800e8f0:	2000d0ec 	.word	0x2000d0ec
 800e8f4:	2000d0f0 	.word	0x2000d0f0
 800e8f8:	e000ed20 	.word	0xe000ed20
 800e8fc:	2000261c 	.word	0x2000261c
 800e900:	e000ef34 	.word	0xe000ef34

0800e904 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e904:	b480      	push	{r7}
 800e906:	b083      	sub	sp, #12
 800e908:	af00      	add	r7, sp, #0
	__asm volatile
 800e90a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e90e:	f383 8811 	msr	BASEPRI, r3
 800e912:	f3bf 8f6f 	isb	sy
 800e916:	f3bf 8f4f 	dsb	sy
 800e91a:	607b      	str	r3, [r7, #4]
}
 800e91c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e91e:	4b0f      	ldr	r3, [pc, #60]	; (800e95c <vPortEnterCritical+0x58>)
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	3301      	adds	r3, #1
 800e924:	4a0d      	ldr	r2, [pc, #52]	; (800e95c <vPortEnterCritical+0x58>)
 800e926:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e928:	4b0c      	ldr	r3, [pc, #48]	; (800e95c <vPortEnterCritical+0x58>)
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	2b01      	cmp	r3, #1
 800e92e:	d10f      	bne.n	800e950 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e930:	4b0b      	ldr	r3, [pc, #44]	; (800e960 <vPortEnterCritical+0x5c>)
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	b2db      	uxtb	r3, r3
 800e936:	2b00      	cmp	r3, #0
 800e938:	d00a      	beq.n	800e950 <vPortEnterCritical+0x4c>
	__asm volatile
 800e93a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e93e:	f383 8811 	msr	BASEPRI, r3
 800e942:	f3bf 8f6f 	isb	sy
 800e946:	f3bf 8f4f 	dsb	sy
 800e94a:	603b      	str	r3, [r7, #0]
}
 800e94c:	bf00      	nop
 800e94e:	e7fe      	b.n	800e94e <vPortEnterCritical+0x4a>
	}
}
 800e950:	bf00      	nop
 800e952:	370c      	adds	r7, #12
 800e954:	46bd      	mov	sp, r7
 800e956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95a:	4770      	bx	lr
 800e95c:	2000261c 	.word	0x2000261c
 800e960:	e000ed04 	.word	0xe000ed04

0800e964 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e964:	b480      	push	{r7}
 800e966:	b083      	sub	sp, #12
 800e968:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e96a:	4b12      	ldr	r3, [pc, #72]	; (800e9b4 <vPortExitCritical+0x50>)
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d10a      	bne.n	800e988 <vPortExitCritical+0x24>
	__asm volatile
 800e972:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e976:	f383 8811 	msr	BASEPRI, r3
 800e97a:	f3bf 8f6f 	isb	sy
 800e97e:	f3bf 8f4f 	dsb	sy
 800e982:	607b      	str	r3, [r7, #4]
}
 800e984:	bf00      	nop
 800e986:	e7fe      	b.n	800e986 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e988:	4b0a      	ldr	r3, [pc, #40]	; (800e9b4 <vPortExitCritical+0x50>)
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	3b01      	subs	r3, #1
 800e98e:	4a09      	ldr	r2, [pc, #36]	; (800e9b4 <vPortExitCritical+0x50>)
 800e990:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e992:	4b08      	ldr	r3, [pc, #32]	; (800e9b4 <vPortExitCritical+0x50>)
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d105      	bne.n	800e9a6 <vPortExitCritical+0x42>
 800e99a:	2300      	movs	r3, #0
 800e99c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	f383 8811 	msr	BASEPRI, r3
}
 800e9a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e9a6:	bf00      	nop
 800e9a8:	370c      	adds	r7, #12
 800e9aa:	46bd      	mov	sp, r7
 800e9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b0:	4770      	bx	lr
 800e9b2:	bf00      	nop
 800e9b4:	2000261c 	.word	0x2000261c
	...

0800e9c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e9c0:	f3ef 8009 	mrs	r0, PSP
 800e9c4:	f3bf 8f6f 	isb	sy
 800e9c8:	4b15      	ldr	r3, [pc, #84]	; (800ea20 <pxCurrentTCBConst>)
 800e9ca:	681a      	ldr	r2, [r3, #0]
 800e9cc:	f01e 0f10 	tst.w	lr, #16
 800e9d0:	bf08      	it	eq
 800e9d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e9d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9da:	6010      	str	r0, [r2, #0]
 800e9dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e9e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e9e4:	f380 8811 	msr	BASEPRI, r0
 800e9e8:	f3bf 8f4f 	dsb	sy
 800e9ec:	f3bf 8f6f 	isb	sy
 800e9f0:	f7fe fc0e 	bl	800d210 <vTaskSwitchContext>
 800e9f4:	f04f 0000 	mov.w	r0, #0
 800e9f8:	f380 8811 	msr	BASEPRI, r0
 800e9fc:	bc09      	pop	{r0, r3}
 800e9fe:	6819      	ldr	r1, [r3, #0]
 800ea00:	6808      	ldr	r0, [r1, #0]
 800ea02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea06:	f01e 0f10 	tst.w	lr, #16
 800ea0a:	bf08      	it	eq
 800ea0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ea10:	f380 8809 	msr	PSP, r0
 800ea14:	f3bf 8f6f 	isb	sy
 800ea18:	4770      	bx	lr
 800ea1a:	bf00      	nop
 800ea1c:	f3af 8000 	nop.w

0800ea20 <pxCurrentTCBConst>:
 800ea20:	2000cac0 	.word	0x2000cac0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ea24:	bf00      	nop
 800ea26:	bf00      	nop

0800ea28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b082      	sub	sp, #8
 800ea2c:	af00      	add	r7, sp, #0
	__asm volatile
 800ea2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea32:	f383 8811 	msr	BASEPRI, r3
 800ea36:	f3bf 8f6f 	isb	sy
 800ea3a:	f3bf 8f4f 	dsb	sy
 800ea3e:	607b      	str	r3, [r7, #4]
}
 800ea40:	bf00      	nop
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
  traceISR_ENTER();
 800ea42:	f001 fe6d 	bl	8010720 <SEGGER_SYSVIEW_RecordEnterISR>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ea46:	f7fe fb25 	bl	800d094 <xTaskIncrementTick>
 800ea4a:	4603      	mov	r3, r0
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d006      	beq.n	800ea5e <xPortSysTickHandler+0x36>
		{
			traceISR_EXIT_TO_SCHEDULER();
 800ea50:	f001 fec4 	bl	80107dc <SEGGER_SYSVIEW_RecordExitISRToScheduler>
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ea54:	4b08      	ldr	r3, [pc, #32]	; (800ea78 <xPortSysTickHandler+0x50>)
 800ea56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ea5a:	601a      	str	r2, [r3, #0]
 800ea5c:	e001      	b.n	800ea62 <xPortSysTickHandler+0x3a>
		}
		else
		{
			traceISR_EXIT();
 800ea5e:	f001 fea1 	bl	80107a4 <SEGGER_SYSVIEW_RecordExitISR>
 800ea62:	2300      	movs	r3, #0
 800ea64:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ea66:	683b      	ldr	r3, [r7, #0]
 800ea68:	f383 8811 	msr	BASEPRI, r3
}
 800ea6c:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ea6e:	bf00      	nop
 800ea70:	3708      	adds	r7, #8
 800ea72:	46bd      	mov	sp, r7
 800ea74:	bd80      	pop	{r7, pc}
 800ea76:	bf00      	nop
 800ea78:	e000ed04 	.word	0xe000ed04

0800ea7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ea7c:	b480      	push	{r7}
 800ea7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ea80:	4b0b      	ldr	r3, [pc, #44]	; (800eab0 <vPortSetupTimerInterrupt+0x34>)
 800ea82:	2200      	movs	r2, #0
 800ea84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ea86:	4b0b      	ldr	r3, [pc, #44]	; (800eab4 <vPortSetupTimerInterrupt+0x38>)
 800ea88:	2200      	movs	r2, #0
 800ea8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ea8c:	4b0a      	ldr	r3, [pc, #40]	; (800eab8 <vPortSetupTimerInterrupt+0x3c>)
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	4a0a      	ldr	r2, [pc, #40]	; (800eabc <vPortSetupTimerInterrupt+0x40>)
 800ea92:	fba2 2303 	umull	r2, r3, r2, r3
 800ea96:	099b      	lsrs	r3, r3, #6
 800ea98:	4a09      	ldr	r2, [pc, #36]	; (800eac0 <vPortSetupTimerInterrupt+0x44>)
 800ea9a:	3b01      	subs	r3, #1
 800ea9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ea9e:	4b04      	ldr	r3, [pc, #16]	; (800eab0 <vPortSetupTimerInterrupt+0x34>)
 800eaa0:	2207      	movs	r2, #7
 800eaa2:	601a      	str	r2, [r3, #0]
}
 800eaa4:	bf00      	nop
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaac:	4770      	bx	lr
 800eaae:	bf00      	nop
 800eab0:	e000e010 	.word	0xe000e010
 800eab4:	e000e018 	.word	0xe000e018
 800eab8:	20002584 	.word	0x20002584
 800eabc:	10624dd3 	.word	0x10624dd3
 800eac0:	e000e014 	.word	0xe000e014

0800eac4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800eac4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ead4 <vPortEnableVFP+0x10>
 800eac8:	6801      	ldr	r1, [r0, #0]
 800eaca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800eace:	6001      	str	r1, [r0, #0]
 800ead0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ead2:	bf00      	nop
 800ead4:	e000ed88 	.word	0xe000ed88

0800ead8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ead8:	b480      	push	{r7}
 800eada:	b085      	sub	sp, #20
 800eadc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800eade:	f3ef 8305 	mrs	r3, IPSR
 800eae2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	2b0f      	cmp	r3, #15
 800eae8:	d914      	bls.n	800eb14 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800eaea:	4a17      	ldr	r2, [pc, #92]	; (800eb48 <vPortValidateInterruptPriority+0x70>)
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	4413      	add	r3, r2
 800eaf0:	781b      	ldrb	r3, [r3, #0]
 800eaf2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800eaf4:	4b15      	ldr	r3, [pc, #84]	; (800eb4c <vPortValidateInterruptPriority+0x74>)
 800eaf6:	781b      	ldrb	r3, [r3, #0]
 800eaf8:	7afa      	ldrb	r2, [r7, #11]
 800eafa:	429a      	cmp	r2, r3
 800eafc:	d20a      	bcs.n	800eb14 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800eafe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb02:	f383 8811 	msr	BASEPRI, r3
 800eb06:	f3bf 8f6f 	isb	sy
 800eb0a:	f3bf 8f4f 	dsb	sy
 800eb0e:	607b      	str	r3, [r7, #4]
}
 800eb10:	bf00      	nop
 800eb12:	e7fe      	b.n	800eb12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800eb14:	4b0e      	ldr	r3, [pc, #56]	; (800eb50 <vPortValidateInterruptPriority+0x78>)
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800eb1c:	4b0d      	ldr	r3, [pc, #52]	; (800eb54 <vPortValidateInterruptPriority+0x7c>)
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	429a      	cmp	r2, r3
 800eb22:	d90a      	bls.n	800eb3a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800eb24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb28:	f383 8811 	msr	BASEPRI, r3
 800eb2c:	f3bf 8f6f 	isb	sy
 800eb30:	f3bf 8f4f 	dsb	sy
 800eb34:	603b      	str	r3, [r7, #0]
}
 800eb36:	bf00      	nop
 800eb38:	e7fe      	b.n	800eb38 <vPortValidateInterruptPriority+0x60>
	}
 800eb3a:	bf00      	nop
 800eb3c:	3714      	adds	r7, #20
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb44:	4770      	bx	lr
 800eb46:	bf00      	nop
 800eb48:	e000e3f0 	.word	0xe000e3f0
 800eb4c:	2000d0ec 	.word	0x2000d0ec
 800eb50:	e000ed0c 	.word	0xe000ed0c
 800eb54:	2000d0f0 	.word	0x2000d0f0

0800eb58 <vSetVarulMaxPRIGROUPValue>:

#endif /* configASSERT_DEFINED */

#if( configASSERT_DEFINED == 1 )
void vSetVarulMaxPRIGROUPValue( void )
{
 800eb58:	b480      	push	{r7}
 800eb5a:	b085      	sub	sp, #20
 800eb5c:	af00      	add	r7, sp, #0
	volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800eb5e:	4b1f      	ldr	r3, [pc, #124]	; (800ebdc <vSetVarulMaxPRIGROUPValue+0x84>)
 800eb60:	60fb      	str	r3, [r7, #12]
	volatile uint8_t ucMaxPriorityValue;
	/* Determine the number of priority bits available.  First write to all
	possible bits. */
	*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	22ff      	movs	r2, #255	; 0xff
 800eb66:	701a      	strb	r2, [r3, #0]
	/* Read the value back to see how many bits stuck. */
	ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	781b      	ldrb	r3, [r3, #0]
 800eb6c:	b2db      	uxtb	r3, r3
 800eb6e:	71fb      	strb	r3, [r7, #7]
	/* Calculate the maximum acceptable priority group value for the number
	of bits read back. */
	ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800eb70:	4b1b      	ldr	r3, [pc, #108]	; (800ebe0 <vSetVarulMaxPRIGROUPValue+0x88>)
 800eb72:	2207      	movs	r2, #7
 800eb74:	601a      	str	r2, [r3, #0]
	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800eb76:	e009      	b.n	800eb8c <vSetVarulMaxPRIGROUPValue+0x34>
	{
		ulMaxPRIGROUPValue--;
 800eb78:	4b19      	ldr	r3, [pc, #100]	; (800ebe0 <vSetVarulMaxPRIGROUPValue+0x88>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	3b01      	subs	r3, #1
 800eb7e:	4a18      	ldr	r2, [pc, #96]	; (800ebe0 <vSetVarulMaxPRIGROUPValue+0x88>)
 800eb80:	6013      	str	r3, [r2, #0]
		ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800eb82:	79fb      	ldrb	r3, [r7, #7]
 800eb84:	b2db      	uxtb	r3, r3
 800eb86:	005b      	lsls	r3, r3, #1
 800eb88:	b2db      	uxtb	r3, r3
 800eb8a:	71fb      	strb	r3, [r7, #7]
	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800eb8c:	79fb      	ldrb	r3, [r7, #7]
 800eb8e:	b2db      	uxtb	r3, r3
 800eb90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb94:	2b80      	cmp	r3, #128	; 0x80
 800eb96:	d0ef      	beq.n	800eb78 <vSetVarulMaxPRIGROUPValue+0x20>
#ifdef configPRIO_BITS
	{
		/* Check the FreeRTOS configuration that defines the number of
		priority bits matches the number of priority bits actually queried
		from the hardware. */
		configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800eb98:	4b11      	ldr	r3, [pc, #68]	; (800ebe0 <vSetVarulMaxPRIGROUPValue+0x88>)
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	f1c3 0307 	rsb	r3, r3, #7
 800eba0:	2b04      	cmp	r3, #4
 800eba2:	d00a      	beq.n	800ebba <vSetVarulMaxPRIGROUPValue+0x62>
	__asm volatile
 800eba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eba8:	f383 8811 	msr	BASEPRI, r3
 800ebac:	f3bf 8f6f 	isb	sy
 800ebb0:	f3bf 8f4f 	dsb	sy
 800ebb4:	60bb      	str	r3, [r7, #8]
}
 800ebb6:	bf00      	nop
 800ebb8:	e7fe      	b.n	800ebb8 <vSetVarulMaxPRIGROUPValue+0x60>
	}
#endif
	/* Shift the priority group value back to its position within the AIRCR
	register. */
	ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ebba:	4b09      	ldr	r3, [pc, #36]	; (800ebe0 <vSetVarulMaxPRIGROUPValue+0x88>)
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	021b      	lsls	r3, r3, #8
 800ebc0:	4a07      	ldr	r2, [pc, #28]	; (800ebe0 <vSetVarulMaxPRIGROUPValue+0x88>)
 800ebc2:	6013      	str	r3, [r2, #0]
	ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ebc4:	4b06      	ldr	r3, [pc, #24]	; (800ebe0 <vSetVarulMaxPRIGROUPValue+0x88>)
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ebcc:	4a04      	ldr	r2, [pc, #16]	; (800ebe0 <vSetVarulMaxPRIGROUPValue+0x88>)
 800ebce:	6013      	str	r3, [r2, #0]
}
 800ebd0:	bf00      	nop
 800ebd2:	3714      	adds	r7, #20
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebda:	4770      	bx	lr
 800ebdc:	e000e400 	.word	0xe000e400
 800ebe0:	2000d0f0 	.word	0x2000d0f0

0800ebe4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ebe4:	b580      	push	{r7, lr}
 800ebe6:	b08a      	sub	sp, #40	; 0x28
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ebec:	2300      	movs	r3, #0
 800ebee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ebf0:	f7fe f97e 	bl	800cef0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ebf4:	4b5b      	ldr	r3, [pc, #364]	; (800ed64 <pvPortMalloc+0x180>)
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d101      	bne.n	800ec00 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ebfc:	f000 f920 	bl	800ee40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ec00:	4b59      	ldr	r3, [pc, #356]	; (800ed68 <pvPortMalloc+0x184>)
 800ec02:	681a      	ldr	r2, [r3, #0]
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	4013      	ands	r3, r2
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	f040 8093 	bne.w	800ed34 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d01d      	beq.n	800ec50 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ec14:	2208      	movs	r2, #8
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	4413      	add	r3, r2
 800ec1a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	f003 0307 	and.w	r3, r3, #7
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d014      	beq.n	800ec50 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	f023 0307 	bic.w	r3, r3, #7
 800ec2c:	3308      	adds	r3, #8
 800ec2e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	f003 0307 	and.w	r3, r3, #7
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d00a      	beq.n	800ec50 <pvPortMalloc+0x6c>
	__asm volatile
 800ec3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec3e:	f383 8811 	msr	BASEPRI, r3
 800ec42:	f3bf 8f6f 	isb	sy
 800ec46:	f3bf 8f4f 	dsb	sy
 800ec4a:	617b      	str	r3, [r7, #20]
}
 800ec4c:	bf00      	nop
 800ec4e:	e7fe      	b.n	800ec4e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d06e      	beq.n	800ed34 <pvPortMalloc+0x150>
 800ec56:	4b45      	ldr	r3, [pc, #276]	; (800ed6c <pvPortMalloc+0x188>)
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	687a      	ldr	r2, [r7, #4]
 800ec5c:	429a      	cmp	r2, r3
 800ec5e:	d869      	bhi.n	800ed34 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ec60:	4b43      	ldr	r3, [pc, #268]	; (800ed70 <pvPortMalloc+0x18c>)
 800ec62:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ec64:	4b42      	ldr	r3, [pc, #264]	; (800ed70 <pvPortMalloc+0x18c>)
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ec6a:	e004      	b.n	800ec76 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800ec6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec6e:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ec70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ec76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec78:	685b      	ldr	r3, [r3, #4]
 800ec7a:	687a      	ldr	r2, [r7, #4]
 800ec7c:	429a      	cmp	r2, r3
 800ec7e:	d903      	bls.n	800ec88 <pvPortMalloc+0xa4>
 800ec80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d1f1      	bne.n	800ec6c <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ec88:	4b36      	ldr	r3, [pc, #216]	; (800ed64 <pvPortMalloc+0x180>)
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ec8e:	429a      	cmp	r2, r3
 800ec90:	d050      	beq.n	800ed34 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ec92:	6a3b      	ldr	r3, [r7, #32]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	2208      	movs	r2, #8
 800ec98:	4413      	add	r3, r2
 800ec9a:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ec9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec9e:	681a      	ldr	r2, [r3, #0]
 800eca0:	6a3b      	ldr	r3, [r7, #32]
 800eca2:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800eca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eca6:	685a      	ldr	r2, [r3, #4]
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	1ad2      	subs	r2, r2, r3
 800ecac:	2308      	movs	r3, #8
 800ecae:	005b      	lsls	r3, r3, #1
 800ecb0:	429a      	cmp	r2, r3
 800ecb2:	d91f      	bls.n	800ecf4 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ecb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	4413      	add	r3, r2
 800ecba:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ecbc:	69bb      	ldr	r3, [r7, #24]
 800ecbe:	f003 0307 	and.w	r3, r3, #7
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d00a      	beq.n	800ecdc <pvPortMalloc+0xf8>
	__asm volatile
 800ecc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecca:	f383 8811 	msr	BASEPRI, r3
 800ecce:	f3bf 8f6f 	isb	sy
 800ecd2:	f3bf 8f4f 	dsb	sy
 800ecd6:	613b      	str	r3, [r7, #16]
}
 800ecd8:	bf00      	nop
 800ecda:	e7fe      	b.n	800ecda <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ecdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecde:	685a      	ldr	r2, [r3, #4]
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	1ad2      	subs	r2, r2, r3
 800ece4:	69bb      	ldr	r3, [r7, #24]
 800ece6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ece8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecea:	687a      	ldr	r2, [r7, #4]
 800ecec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ecee:	69b8      	ldr	r0, [r7, #24]
 800ecf0:	f000 f908 	bl	800ef04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ecf4:	4b1d      	ldr	r3, [pc, #116]	; (800ed6c <pvPortMalloc+0x188>)
 800ecf6:	681a      	ldr	r2, [r3, #0]
 800ecf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecfa:	685b      	ldr	r3, [r3, #4]
 800ecfc:	1ad3      	subs	r3, r2, r3
 800ecfe:	4a1b      	ldr	r2, [pc, #108]	; (800ed6c <pvPortMalloc+0x188>)
 800ed00:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ed02:	4b1a      	ldr	r3, [pc, #104]	; (800ed6c <pvPortMalloc+0x188>)
 800ed04:	681a      	ldr	r2, [r3, #0]
 800ed06:	4b1b      	ldr	r3, [pc, #108]	; (800ed74 <pvPortMalloc+0x190>)
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	429a      	cmp	r2, r3
 800ed0c:	d203      	bcs.n	800ed16 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ed0e:	4b17      	ldr	r3, [pc, #92]	; (800ed6c <pvPortMalloc+0x188>)
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	4a18      	ldr	r2, [pc, #96]	; (800ed74 <pvPortMalloc+0x190>)
 800ed14:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ed16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed18:	685a      	ldr	r2, [r3, #4]
 800ed1a:	4b13      	ldr	r3, [pc, #76]	; (800ed68 <pvPortMalloc+0x184>)
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	431a      	orrs	r2, r3
 800ed20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed22:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ed24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed26:	2200      	movs	r2, #0
 800ed28:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ed2a:	4b13      	ldr	r3, [pc, #76]	; (800ed78 <pvPortMalloc+0x194>)
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	3301      	adds	r3, #1
 800ed30:	4a11      	ldr	r2, [pc, #68]	; (800ed78 <pvPortMalloc+0x194>)
 800ed32:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ed34:	f7fe f8ea 	bl	800cf0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ed38:	69fb      	ldr	r3, [r7, #28]
 800ed3a:	f003 0307 	and.w	r3, r3, #7
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d00a      	beq.n	800ed58 <pvPortMalloc+0x174>
	__asm volatile
 800ed42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed46:	f383 8811 	msr	BASEPRI, r3
 800ed4a:	f3bf 8f6f 	isb	sy
 800ed4e:	f3bf 8f4f 	dsb	sy
 800ed52:	60fb      	str	r3, [r7, #12]
}
 800ed54:	bf00      	nop
 800ed56:	e7fe      	b.n	800ed56 <pvPortMalloc+0x172>
	return pvReturn;
 800ed58:	69fb      	ldr	r3, [r7, #28]
}
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	3728      	adds	r7, #40	; 0x28
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	bd80      	pop	{r7, pc}
 800ed62:	bf00      	nop
 800ed64:	20010cfc 	.word	0x20010cfc
 800ed68:	20010d10 	.word	0x20010d10
 800ed6c:	20010d00 	.word	0x20010d00
 800ed70:	20010cf4 	.word	0x20010cf4
 800ed74:	20010d04 	.word	0x20010d04
 800ed78:	20010d08 	.word	0x20010d08

0800ed7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ed7c:	b580      	push	{r7, lr}
 800ed7e:	b086      	sub	sp, #24
 800ed80:	af00      	add	r7, sp, #0
 800ed82:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d04d      	beq.n	800ee2a <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ed8e:	2308      	movs	r3, #8
 800ed90:	425b      	negs	r3, r3
 800ed92:	697a      	ldr	r2, [r7, #20]
 800ed94:	4413      	add	r3, r2
 800ed96:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ed98:	697b      	ldr	r3, [r7, #20]
 800ed9a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ed9c:	693b      	ldr	r3, [r7, #16]
 800ed9e:	685a      	ldr	r2, [r3, #4]
 800eda0:	4b24      	ldr	r3, [pc, #144]	; (800ee34 <vPortFree+0xb8>)
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	4013      	ands	r3, r2
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d10a      	bne.n	800edc0 <vPortFree+0x44>
	__asm volatile
 800edaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edae:	f383 8811 	msr	BASEPRI, r3
 800edb2:	f3bf 8f6f 	isb	sy
 800edb6:	f3bf 8f4f 	dsb	sy
 800edba:	60fb      	str	r3, [r7, #12]
}
 800edbc:	bf00      	nop
 800edbe:	e7fe      	b.n	800edbe <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800edc0:	693b      	ldr	r3, [r7, #16]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d00a      	beq.n	800edde <vPortFree+0x62>
	__asm volatile
 800edc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edcc:	f383 8811 	msr	BASEPRI, r3
 800edd0:	f3bf 8f6f 	isb	sy
 800edd4:	f3bf 8f4f 	dsb	sy
 800edd8:	60bb      	str	r3, [r7, #8]
}
 800edda:	bf00      	nop
 800eddc:	e7fe      	b.n	800eddc <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800edde:	693b      	ldr	r3, [r7, #16]
 800ede0:	685a      	ldr	r2, [r3, #4]
 800ede2:	4b14      	ldr	r3, [pc, #80]	; (800ee34 <vPortFree+0xb8>)
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	4013      	ands	r3, r2
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d01e      	beq.n	800ee2a <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800edec:	693b      	ldr	r3, [r7, #16]
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d11a      	bne.n	800ee2a <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800edf4:	693b      	ldr	r3, [r7, #16]
 800edf6:	685a      	ldr	r2, [r3, #4]
 800edf8:	4b0e      	ldr	r3, [pc, #56]	; (800ee34 <vPortFree+0xb8>)
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	43db      	mvns	r3, r3
 800edfe:	401a      	ands	r2, r3
 800ee00:	693b      	ldr	r3, [r7, #16]
 800ee02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ee04:	f7fe f874 	bl	800cef0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ee08:	693b      	ldr	r3, [r7, #16]
 800ee0a:	685a      	ldr	r2, [r3, #4]
 800ee0c:	4b0a      	ldr	r3, [pc, #40]	; (800ee38 <vPortFree+0xbc>)
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	4413      	add	r3, r2
 800ee12:	4a09      	ldr	r2, [pc, #36]	; (800ee38 <vPortFree+0xbc>)
 800ee14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ee16:	6938      	ldr	r0, [r7, #16]
 800ee18:	f000 f874 	bl	800ef04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ee1c:	4b07      	ldr	r3, [pc, #28]	; (800ee3c <vPortFree+0xc0>)
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	3301      	adds	r3, #1
 800ee22:	4a06      	ldr	r2, [pc, #24]	; (800ee3c <vPortFree+0xc0>)
 800ee24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ee26:	f7fe f871 	bl	800cf0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ee2a:	bf00      	nop
 800ee2c:	3718      	adds	r7, #24
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bd80      	pop	{r7, pc}
 800ee32:	bf00      	nop
 800ee34:	20010d10 	.word	0x20010d10
 800ee38:	20010d00 	.word	0x20010d00
 800ee3c:	20010d0c 	.word	0x20010d0c

0800ee40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ee40:	b480      	push	{r7}
 800ee42:	b085      	sub	sp, #20
 800ee44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ee46:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ee4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ee4c:	4b27      	ldr	r3, [pc, #156]	; (800eeec <prvHeapInit+0xac>)
 800ee4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	f003 0307 	and.w	r3, r3, #7
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d00c      	beq.n	800ee74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	3307      	adds	r3, #7
 800ee5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	f023 0307 	bic.w	r3, r3, #7
 800ee66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ee68:	68ba      	ldr	r2, [r7, #8]
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	1ad3      	subs	r3, r2, r3
 800ee6e:	4a1f      	ldr	r2, [pc, #124]	; (800eeec <prvHeapInit+0xac>)
 800ee70:	4413      	add	r3, r2
 800ee72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ee78:	4a1d      	ldr	r2, [pc, #116]	; (800eef0 <prvHeapInit+0xb0>)
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ee7e:	4b1c      	ldr	r3, [pc, #112]	; (800eef0 <prvHeapInit+0xb0>)
 800ee80:	2200      	movs	r2, #0
 800ee82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	68ba      	ldr	r2, [r7, #8]
 800ee88:	4413      	add	r3, r2
 800ee8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ee8c:	2208      	movs	r2, #8
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	1a9b      	subs	r3, r3, r2
 800ee92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	f023 0307 	bic.w	r3, r3, #7
 800ee9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	4a15      	ldr	r2, [pc, #84]	; (800eef4 <prvHeapInit+0xb4>)
 800eea0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800eea2:	4b14      	ldr	r3, [pc, #80]	; (800eef4 <prvHeapInit+0xb4>)
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	2200      	movs	r2, #0
 800eea8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800eeaa:	4b12      	ldr	r3, [pc, #72]	; (800eef4 <prvHeapInit+0xb4>)
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	2200      	movs	r2, #0
 800eeb0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800eeb6:	683b      	ldr	r3, [r7, #0]
 800eeb8:	68fa      	ldr	r2, [r7, #12]
 800eeba:	1ad2      	subs	r2, r2, r3
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800eec0:	4b0c      	ldr	r3, [pc, #48]	; (800eef4 <prvHeapInit+0xb4>)
 800eec2:	681a      	ldr	r2, [r3, #0]
 800eec4:	683b      	ldr	r3, [r7, #0]
 800eec6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800eec8:	683b      	ldr	r3, [r7, #0]
 800eeca:	685b      	ldr	r3, [r3, #4]
 800eecc:	4a0a      	ldr	r2, [pc, #40]	; (800eef8 <prvHeapInit+0xb8>)
 800eece:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800eed0:	683b      	ldr	r3, [r7, #0]
 800eed2:	685b      	ldr	r3, [r3, #4]
 800eed4:	4a09      	ldr	r2, [pc, #36]	; (800eefc <prvHeapInit+0xbc>)
 800eed6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800eed8:	4b09      	ldr	r3, [pc, #36]	; (800ef00 <prvHeapInit+0xc0>)
 800eeda:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800eede:	601a      	str	r2, [r3, #0]
}
 800eee0:	bf00      	nop
 800eee2:	3714      	adds	r7, #20
 800eee4:	46bd      	mov	sp, r7
 800eee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeea:	4770      	bx	lr
 800eeec:	2000d0f4 	.word	0x2000d0f4
 800eef0:	20010cf4 	.word	0x20010cf4
 800eef4:	20010cfc 	.word	0x20010cfc
 800eef8:	20010d04 	.word	0x20010d04
 800eefc:	20010d00 	.word	0x20010d00
 800ef00:	20010d10 	.word	0x20010d10

0800ef04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ef04:	b480      	push	{r7}
 800ef06:	b085      	sub	sp, #20
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ef0c:	4b28      	ldr	r3, [pc, #160]	; (800efb0 <prvInsertBlockIntoFreeList+0xac>)
 800ef0e:	60fb      	str	r3, [r7, #12]
 800ef10:	e002      	b.n	800ef18 <prvInsertBlockIntoFreeList+0x14>
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	60fb      	str	r3, [r7, #12]
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	687a      	ldr	r2, [r7, #4]
 800ef1e:	429a      	cmp	r2, r3
 800ef20:	d8f7      	bhi.n	800ef12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	685b      	ldr	r3, [r3, #4]
 800ef2a:	68ba      	ldr	r2, [r7, #8]
 800ef2c:	4413      	add	r3, r2
 800ef2e:	687a      	ldr	r2, [r7, #4]
 800ef30:	429a      	cmp	r2, r3
 800ef32:	d108      	bne.n	800ef46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	685a      	ldr	r2, [r3, #4]
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	685b      	ldr	r3, [r3, #4]
 800ef3c:	441a      	add	r2, r3
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	685b      	ldr	r3, [r3, #4]
 800ef4e:	68ba      	ldr	r2, [r7, #8]
 800ef50:	441a      	add	r2, r3
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	429a      	cmp	r2, r3
 800ef58:	d118      	bne.n	800ef8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	681a      	ldr	r2, [r3, #0]
 800ef5e:	4b15      	ldr	r3, [pc, #84]	; (800efb4 <prvInsertBlockIntoFreeList+0xb0>)
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	429a      	cmp	r2, r3
 800ef64:	d00d      	beq.n	800ef82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	685a      	ldr	r2, [r3, #4]
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	685b      	ldr	r3, [r3, #4]
 800ef70:	441a      	add	r2, r3
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	681a      	ldr	r2, [r3, #0]
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	601a      	str	r2, [r3, #0]
 800ef80:	e008      	b.n	800ef94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ef82:	4b0c      	ldr	r3, [pc, #48]	; (800efb4 <prvInsertBlockIntoFreeList+0xb0>)
 800ef84:	681a      	ldr	r2, [r3, #0]
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	601a      	str	r2, [r3, #0]
 800ef8a:	e003      	b.n	800ef94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	681a      	ldr	r2, [r3, #0]
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ef94:	68fa      	ldr	r2, [r7, #12]
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	429a      	cmp	r2, r3
 800ef9a:	d002      	beq.n	800efa2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	687a      	ldr	r2, [r7, #4]
 800efa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800efa2:	bf00      	nop
 800efa4:	3714      	adds	r7, #20
 800efa6:	46bd      	mov	sp, r7
 800efa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efac:	4770      	bx	lr
 800efae:	bf00      	nop
 800efb0:	20010cf4 	.word	0x20010cf4
 800efb4:	20010cfc 	.word	0x20010cfc

0800efb8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800efb8:	b580      	push	{r7, lr}
 800efba:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800efbc:	4803      	ldr	r0, [pc, #12]	; (800efcc <_cbSendSystemDesc+0x14>)
 800efbe:	f001 fb59 	bl	8010674 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick,I#56=VSYNC_Callback,I#72=SPI_RxCpltCallback");
 800efc2:	4803      	ldr	r0, [pc, #12]	; (800efd0 <_cbSendSystemDesc+0x18>)
 800efc4:	f001 fb56 	bl	8010674 <SEGGER_SYSVIEW_SendSysDesc>
}
 800efc8:	bf00      	nop
 800efca:	bd80      	pop	{r7, pc}
 800efcc:	08011c24 	.word	0x08011c24
 800efd0:	08011c60 	.word	0x08011c60

0800efd4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800efd4:	b580      	push	{r7, lr}
 800efd6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800efd8:	4b06      	ldr	r3, [pc, #24]	; (800eff4 <SEGGER_SYSVIEW_Conf+0x20>)
 800efda:	6818      	ldr	r0, [r3, #0]
 800efdc:	4b05      	ldr	r3, [pc, #20]	; (800eff4 <SEGGER_SYSVIEW_Conf+0x20>)
 800efde:	6819      	ldr	r1, [r3, #0]
 800efe0:	4b05      	ldr	r3, [pc, #20]	; (800eff8 <SEGGER_SYSVIEW_Conf+0x24>)
 800efe2:	4a06      	ldr	r2, [pc, #24]	; (800effc <SEGGER_SYSVIEW_Conf+0x28>)
 800efe4:	f000 fe16 	bl	800fc14 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800efe8:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800efec:	f000 fe56 	bl	800fc9c <SEGGER_SYSVIEW_SetRAMBase>
}
 800eff0:	bf00      	nop
 800eff2:	bd80      	pop	{r7, pc}
 800eff4:	20002584 	.word	0x20002584
 800eff8:	0800efb9 	.word	0x0800efb9
 800effc:	08011dbc 	.word	0x08011dbc

0800f000 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800f000:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f002:	b085      	sub	sp, #20
 800f004:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800f006:	2300      	movs	r3, #0
 800f008:	607b      	str	r3, [r7, #4]
 800f00a:	e048      	b.n	800f09e <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 800f00c:	4929      	ldr	r1, [pc, #164]	; (800f0b4 <_cbSendTaskList+0xb4>)
 800f00e:	687a      	ldr	r2, [r7, #4]
 800f010:	4613      	mov	r3, r2
 800f012:	009b      	lsls	r3, r3, #2
 800f014:	4413      	add	r3, r2
 800f016:	009b      	lsls	r3, r3, #2
 800f018:	440b      	add	r3, r1
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	4618      	mov	r0, r3
 800f01e:	f7fe fb51 	bl	800d6c4 <uxTaskGetStackHighWaterMark>
 800f022:	4601      	mov	r1, r0
 800f024:	4823      	ldr	r0, [pc, #140]	; (800f0b4 <_cbSendTaskList+0xb4>)
 800f026:	687a      	ldr	r2, [r7, #4]
 800f028:	4613      	mov	r3, r2
 800f02a:	009b      	lsls	r3, r3, #2
 800f02c:	4413      	add	r3, r2
 800f02e:	009b      	lsls	r3, r3, #2
 800f030:	4403      	add	r3, r0
 800f032:	3310      	adds	r3, #16
 800f034:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800f036:	491f      	ldr	r1, [pc, #124]	; (800f0b4 <_cbSendTaskList+0xb4>)
 800f038:	687a      	ldr	r2, [r7, #4]
 800f03a:	4613      	mov	r3, r2
 800f03c:	009b      	lsls	r3, r3, #2
 800f03e:	4413      	add	r3, r2
 800f040:	009b      	lsls	r3, r3, #2
 800f042:	440b      	add	r3, r1
 800f044:	6818      	ldr	r0, [r3, #0]
 800f046:	491b      	ldr	r1, [pc, #108]	; (800f0b4 <_cbSendTaskList+0xb4>)
 800f048:	687a      	ldr	r2, [r7, #4]
 800f04a:	4613      	mov	r3, r2
 800f04c:	009b      	lsls	r3, r3, #2
 800f04e:	4413      	add	r3, r2
 800f050:	009b      	lsls	r3, r3, #2
 800f052:	440b      	add	r3, r1
 800f054:	3304      	adds	r3, #4
 800f056:	6819      	ldr	r1, [r3, #0]
 800f058:	4c16      	ldr	r4, [pc, #88]	; (800f0b4 <_cbSendTaskList+0xb4>)
 800f05a:	687a      	ldr	r2, [r7, #4]
 800f05c:	4613      	mov	r3, r2
 800f05e:	009b      	lsls	r3, r3, #2
 800f060:	4413      	add	r3, r2
 800f062:	009b      	lsls	r3, r3, #2
 800f064:	4423      	add	r3, r4
 800f066:	3308      	adds	r3, #8
 800f068:	681c      	ldr	r4, [r3, #0]
 800f06a:	4d12      	ldr	r5, [pc, #72]	; (800f0b4 <_cbSendTaskList+0xb4>)
 800f06c:	687a      	ldr	r2, [r7, #4]
 800f06e:	4613      	mov	r3, r2
 800f070:	009b      	lsls	r3, r3, #2
 800f072:	4413      	add	r3, r2
 800f074:	009b      	lsls	r3, r3, #2
 800f076:	442b      	add	r3, r5
 800f078:	330c      	adds	r3, #12
 800f07a:	681d      	ldr	r5, [r3, #0]
 800f07c:	4e0d      	ldr	r6, [pc, #52]	; (800f0b4 <_cbSendTaskList+0xb4>)
 800f07e:	687a      	ldr	r2, [r7, #4]
 800f080:	4613      	mov	r3, r2
 800f082:	009b      	lsls	r3, r3, #2
 800f084:	4413      	add	r3, r2
 800f086:	009b      	lsls	r3, r3, #2
 800f088:	4433      	add	r3, r6
 800f08a:	3310      	adds	r3, #16
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	9300      	str	r3, [sp, #0]
 800f090:	462b      	mov	r3, r5
 800f092:	4622      	mov	r2, r4
 800f094:	f000 f8be 	bl	800f214 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	3301      	adds	r3, #1
 800f09c:	607b      	str	r3, [r7, #4]
 800f09e:	4b06      	ldr	r3, [pc, #24]	; (800f0b8 <_cbSendTaskList+0xb8>)
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	687a      	ldr	r2, [r7, #4]
 800f0a4:	429a      	cmp	r2, r3
 800f0a6:	d3b1      	bcc.n	800f00c <_cbSendTaskList+0xc>
  }
}
 800f0a8:	bf00      	nop
 800f0aa:	bf00      	nop
 800f0ac:	370c      	adds	r7, #12
 800f0ae:	46bd      	mov	sp, r7
 800f0b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f0b2:	bf00      	nop
 800f0b4:	20010d14 	.word	0x20010d14
 800f0b8:	20010db4 	.word	0x20010db4

0800f0bc <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800f0bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f0c0:	b082      	sub	sp, #8
 800f0c2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800f0c4:	f7fd ffd4 	bl	800d070 <xTaskGetTickCountFromISR>
 800f0c8:	4603      	mov	r3, r0
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	469a      	mov	sl, r3
 800f0ce:	4693      	mov	fp, r2
 800f0d0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800f0d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f0d8:	4602      	mov	r2, r0
 800f0da:	460b      	mov	r3, r1
 800f0dc:	f04f 0a00 	mov.w	sl, #0
 800f0e0:	f04f 0b00 	mov.w	fp, #0
 800f0e4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800f0e8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800f0ec:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800f0f0:	4652      	mov	r2, sl
 800f0f2:	465b      	mov	r3, fp
 800f0f4:	1a14      	subs	r4, r2, r0
 800f0f6:	eb63 0501 	sbc.w	r5, r3, r1
 800f0fa:	f04f 0200 	mov.w	r2, #0
 800f0fe:	f04f 0300 	mov.w	r3, #0
 800f102:	00ab      	lsls	r3, r5, #2
 800f104:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800f108:	00a2      	lsls	r2, r4, #2
 800f10a:	4614      	mov	r4, r2
 800f10c:	461d      	mov	r5, r3
 800f10e:	eb14 0800 	adds.w	r8, r4, r0
 800f112:	eb45 0901 	adc.w	r9, r5, r1
 800f116:	f04f 0200 	mov.w	r2, #0
 800f11a:	f04f 0300 	mov.w	r3, #0
 800f11e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800f122:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800f126:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800f12a:	4690      	mov	r8, r2
 800f12c:	4699      	mov	r9, r3
 800f12e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800f132:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800f136:	4610      	mov	r0, r2
 800f138:	4619      	mov	r1, r3
 800f13a:	3708      	adds	r7, #8
 800f13c:	46bd      	mov	sp, r7
 800f13e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800f144 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800f144:	b580      	push	{r7, lr}
 800f146:	b086      	sub	sp, #24
 800f148:	af02      	add	r7, sp, #8
 800f14a:	60f8      	str	r0, [r7, #12]
 800f14c:	60b9      	str	r1, [r7, #8]
 800f14e:	607a      	str	r2, [r7, #4]
 800f150:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800f152:	2205      	movs	r2, #5
 800f154:	492b      	ldr	r1, [pc, #172]	; (800f204 <SYSVIEW_AddTask+0xc0>)
 800f156:	68b8      	ldr	r0, [r7, #8]
 800f158:	f002 fbb2 	bl	80118c0 <memcmp>
 800f15c:	4603      	mov	r3, r0
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d04b      	beq.n	800f1fa <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800f162:	4b29      	ldr	r3, [pc, #164]	; (800f208 <SYSVIEW_AddTask+0xc4>)
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	2b07      	cmp	r3, #7
 800f168:	d903      	bls.n	800f172 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800f16a:	4828      	ldr	r0, [pc, #160]	; (800f20c <SYSVIEW_AddTask+0xc8>)
 800f16c:	f001 fd80 	bl	8010c70 <SEGGER_SYSVIEW_Warn>
    return;
 800f170:	e044      	b.n	800f1fc <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800f172:	4b25      	ldr	r3, [pc, #148]	; (800f208 <SYSVIEW_AddTask+0xc4>)
 800f174:	681a      	ldr	r2, [r3, #0]
 800f176:	4926      	ldr	r1, [pc, #152]	; (800f210 <SYSVIEW_AddTask+0xcc>)
 800f178:	4613      	mov	r3, r2
 800f17a:	009b      	lsls	r3, r3, #2
 800f17c:	4413      	add	r3, r2
 800f17e:	009b      	lsls	r3, r3, #2
 800f180:	440b      	add	r3, r1
 800f182:	68fa      	ldr	r2, [r7, #12]
 800f184:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800f186:	4b20      	ldr	r3, [pc, #128]	; (800f208 <SYSVIEW_AddTask+0xc4>)
 800f188:	681a      	ldr	r2, [r3, #0]
 800f18a:	4921      	ldr	r1, [pc, #132]	; (800f210 <SYSVIEW_AddTask+0xcc>)
 800f18c:	4613      	mov	r3, r2
 800f18e:	009b      	lsls	r3, r3, #2
 800f190:	4413      	add	r3, r2
 800f192:	009b      	lsls	r3, r3, #2
 800f194:	440b      	add	r3, r1
 800f196:	3304      	adds	r3, #4
 800f198:	68ba      	ldr	r2, [r7, #8]
 800f19a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800f19c:	4b1a      	ldr	r3, [pc, #104]	; (800f208 <SYSVIEW_AddTask+0xc4>)
 800f19e:	681a      	ldr	r2, [r3, #0]
 800f1a0:	491b      	ldr	r1, [pc, #108]	; (800f210 <SYSVIEW_AddTask+0xcc>)
 800f1a2:	4613      	mov	r3, r2
 800f1a4:	009b      	lsls	r3, r3, #2
 800f1a6:	4413      	add	r3, r2
 800f1a8:	009b      	lsls	r3, r3, #2
 800f1aa:	440b      	add	r3, r1
 800f1ac:	3308      	adds	r3, #8
 800f1ae:	687a      	ldr	r2, [r7, #4]
 800f1b0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800f1b2:	4b15      	ldr	r3, [pc, #84]	; (800f208 <SYSVIEW_AddTask+0xc4>)
 800f1b4:	681a      	ldr	r2, [r3, #0]
 800f1b6:	4916      	ldr	r1, [pc, #88]	; (800f210 <SYSVIEW_AddTask+0xcc>)
 800f1b8:	4613      	mov	r3, r2
 800f1ba:	009b      	lsls	r3, r3, #2
 800f1bc:	4413      	add	r3, r2
 800f1be:	009b      	lsls	r3, r3, #2
 800f1c0:	440b      	add	r3, r1
 800f1c2:	330c      	adds	r3, #12
 800f1c4:	683a      	ldr	r2, [r7, #0]
 800f1c6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800f1c8:	4b0f      	ldr	r3, [pc, #60]	; (800f208 <SYSVIEW_AddTask+0xc4>)
 800f1ca:	681a      	ldr	r2, [r3, #0]
 800f1cc:	4910      	ldr	r1, [pc, #64]	; (800f210 <SYSVIEW_AddTask+0xcc>)
 800f1ce:	4613      	mov	r3, r2
 800f1d0:	009b      	lsls	r3, r3, #2
 800f1d2:	4413      	add	r3, r2
 800f1d4:	009b      	lsls	r3, r3, #2
 800f1d6:	440b      	add	r3, r1
 800f1d8:	3310      	adds	r3, #16
 800f1da:	69ba      	ldr	r2, [r7, #24]
 800f1dc:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800f1de:	4b0a      	ldr	r3, [pc, #40]	; (800f208 <SYSVIEW_AddTask+0xc4>)
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	3301      	adds	r3, #1
 800f1e4:	4a08      	ldr	r2, [pc, #32]	; (800f208 <SYSVIEW_AddTask+0xc4>)
 800f1e6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800f1e8:	69bb      	ldr	r3, [r7, #24]
 800f1ea:	9300      	str	r3, [sp, #0]
 800f1ec:	683b      	ldr	r3, [r7, #0]
 800f1ee:	687a      	ldr	r2, [r7, #4]
 800f1f0:	68b9      	ldr	r1, [r7, #8]
 800f1f2:	68f8      	ldr	r0, [r7, #12]
 800f1f4:	f000 f80e 	bl	800f214 <SYSVIEW_SendTaskInfo>
 800f1f8:	e000      	b.n	800f1fc <SYSVIEW_AddTask+0xb8>
    return;
 800f1fa:	bf00      	nop

}
 800f1fc:	3710      	adds	r7, #16
 800f1fe:	46bd      	mov	sp, r7
 800f200:	bd80      	pop	{r7, pc}
 800f202:	bf00      	nop
 800f204:	08011c9c 	.word	0x08011c9c
 800f208:	20010db4 	.word	0x20010db4
 800f20c:	08011ca4 	.word	0x08011ca4
 800f210:	20010d14 	.word	0x20010d14

0800f214 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800f214:	b580      	push	{r7, lr}
 800f216:	b08a      	sub	sp, #40	; 0x28
 800f218:	af00      	add	r7, sp, #0
 800f21a:	60f8      	str	r0, [r7, #12]
 800f21c:	60b9      	str	r1, [r7, #8]
 800f21e:	607a      	str	r2, [r7, #4]
 800f220:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800f222:	f107 0314 	add.w	r3, r7, #20
 800f226:	2214      	movs	r2, #20
 800f228:	2100      	movs	r1, #0
 800f22a:	4618      	mov	r0, r3
 800f22c:	f002 fb66 	bl	80118fc <memset>
  TaskInfo.TaskID     = TaskID;
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 800f234:	68bb      	ldr	r3, [r7, #8]
 800f236:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800f240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f242:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800f244:	f107 0314 	add.w	r3, r7, #20
 800f248:	4618      	mov	r0, r3
 800f24a:	f001 f91b 	bl	8010484 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800f24e:	bf00      	nop
 800f250:	3728      	adds	r7, #40	; 0x28
 800f252:	46bd      	mov	sp, r7
 800f254:	bd80      	pop	{r7, pc}
	...

0800f258 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 800f258:	b580      	push	{r7, lr}
 800f25a:	b082      	sub	sp, #8
 800f25c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800f25e:	4b26      	ldr	r3, [pc, #152]	; (800f2f8 <_DoInit+0xa0>)
 800f260:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800f262:	22a8      	movs	r2, #168	; 0xa8
 800f264:	2100      	movs	r1, #0
 800f266:	6838      	ldr	r0, [r7, #0]
 800f268:	f002 fb48 	bl	80118fc <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800f26c:	683b      	ldr	r3, [r7, #0]
 800f26e:	2203      	movs	r2, #3
 800f270:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800f272:	683b      	ldr	r3, [r7, #0]
 800f274:	2203      	movs	r2, #3
 800f276:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800f278:	683b      	ldr	r3, [r7, #0]
 800f27a:	4a20      	ldr	r2, [pc, #128]	; (800f2fc <_DoInit+0xa4>)
 800f27c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800f27e:	683b      	ldr	r3, [r7, #0]
 800f280:	4a1f      	ldr	r2, [pc, #124]	; (800f300 <_DoInit+0xa8>)
 800f282:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800f284:	683b      	ldr	r3, [r7, #0]
 800f286:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f28a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	2200      	movs	r2, #0
 800f290:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800f292:	683b      	ldr	r3, [r7, #0]
 800f294:	2200      	movs	r2, #0
 800f296:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	2200      	movs	r2, #0
 800f29c:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	4a16      	ldr	r2, [pc, #88]	; (800f2fc <_DoInit+0xa4>)
 800f2a2:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800f2a4:	683b      	ldr	r3, [r7, #0]
 800f2a6:	4a17      	ldr	r2, [pc, #92]	; (800f304 <_DoInit+0xac>)
 800f2a8:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800f2aa:	683b      	ldr	r3, [r7, #0]
 800f2ac:	2210      	movs	r2, #16
 800f2ae:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800f2b0:	683b      	ldr	r3, [r7, #0]
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 800f2b6:	683b      	ldr	r3, [r7, #0]
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800f2bc:	683b      	ldr	r3, [r7, #0]
 800f2be:	2200      	movs	r2, #0
 800f2c0:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800f2c2:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800f2c6:	2300      	movs	r3, #0
 800f2c8:	607b      	str	r3, [r7, #4]
 800f2ca:	e00c      	b.n	800f2e6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	f1c3 030f 	rsb	r3, r3, #15
 800f2d2:	4a0d      	ldr	r2, [pc, #52]	; (800f308 <_DoInit+0xb0>)
 800f2d4:	5cd1      	ldrb	r1, [r2, r3]
 800f2d6:	683a      	ldr	r2, [r7, #0]
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	4413      	add	r3, r2
 800f2dc:	460a      	mov	r2, r1
 800f2de:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	3301      	adds	r3, #1
 800f2e4:	607b      	str	r3, [r7, #4]
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	2b0f      	cmp	r3, #15
 800f2ea:	d9ef      	bls.n	800f2cc <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800f2ec:	f3bf 8f5f 	dmb	sy
}
 800f2f0:	bf00      	nop
 800f2f2:	3708      	adds	r7, #8
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	bd80      	pop	{r7, pc}
 800f2f8:	20010db8 	.word	0x20010db8
 800f2fc:	08011cf4 	.word	0x08011cf4
 800f300:	20010e60 	.word	0x20010e60
 800f304:	20011260 	.word	0x20011260
 800f308:	08011dc4 	.word	0x08011dc4

0800f30c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b08c      	sub	sp, #48	; 0x30
 800f310:	af00      	add	r7, sp, #0
 800f312:	60f8      	str	r0, [r7, #12]
 800f314:	60b9      	str	r1, [r7, #8]
 800f316:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800f318:	4b3e      	ldr	r3, [pc, #248]	; (800f414 <SEGGER_RTT_ReadNoLock+0x108>)
 800f31a:	623b      	str	r3, [r7, #32]
 800f31c:	6a3b      	ldr	r3, [r7, #32]
 800f31e:	781b      	ldrb	r3, [r3, #0]
 800f320:	b2db      	uxtb	r3, r3
 800f322:	2b00      	cmp	r3, #0
 800f324:	d101      	bne.n	800f32a <SEGGER_RTT_ReadNoLock+0x1e>
 800f326:	f7ff ff97 	bl	800f258 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800f32a:	68fa      	ldr	r2, [r7, #12]
 800f32c:	4613      	mov	r3, r2
 800f32e:	005b      	lsls	r3, r3, #1
 800f330:	4413      	add	r3, r2
 800f332:	00db      	lsls	r3, r3, #3
 800f334:	3360      	adds	r3, #96	; 0x60
 800f336:	4a37      	ldr	r2, [pc, #220]	; (800f414 <SEGGER_RTT_ReadNoLock+0x108>)
 800f338:	4413      	add	r3, r2
 800f33a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800f33c:	68bb      	ldr	r3, [r7, #8]
 800f33e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 800f340:	69fb      	ldr	r3, [r7, #28]
 800f342:	691b      	ldr	r3, [r3, #16]
 800f344:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800f346:	69fb      	ldr	r3, [r7, #28]
 800f348:	68db      	ldr	r3, [r3, #12]
 800f34a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800f34c:	2300      	movs	r3, #0
 800f34e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800f350:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f352:	69bb      	ldr	r3, [r7, #24]
 800f354:	429a      	cmp	r2, r3
 800f356:	d92b      	bls.n	800f3b0 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800f358:	69fb      	ldr	r3, [r7, #28]
 800f35a:	689a      	ldr	r2, [r3, #8]
 800f35c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f35e:	1ad3      	subs	r3, r2, r3
 800f360:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800f362:	697a      	ldr	r2, [r7, #20]
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	4293      	cmp	r3, r2
 800f368:	bf28      	it	cs
 800f36a:	4613      	movcs	r3, r2
 800f36c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800f36e:	69fb      	ldr	r3, [r7, #28]
 800f370:	685a      	ldr	r2, [r3, #4]
 800f372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f374:	4413      	add	r3, r2
 800f376:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800f378:	697a      	ldr	r2, [r7, #20]
 800f37a:	6939      	ldr	r1, [r7, #16]
 800f37c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f37e:	f002 faaf 	bl	80118e0 <memcpy>
    NumBytesRead += NumBytesRem;
 800f382:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f384:	697b      	ldr	r3, [r7, #20]
 800f386:	4413      	add	r3, r2
 800f388:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800f38a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f38c:	697b      	ldr	r3, [r7, #20]
 800f38e:	4413      	add	r3, r2
 800f390:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800f392:	687a      	ldr	r2, [r7, #4]
 800f394:	697b      	ldr	r3, [r7, #20]
 800f396:	1ad3      	subs	r3, r2, r3
 800f398:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800f39a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f39c:	697b      	ldr	r3, [r7, #20]
 800f39e:	4413      	add	r3, r2
 800f3a0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800f3a2:	69fb      	ldr	r3, [r7, #28]
 800f3a4:	689b      	ldr	r3, [r3, #8]
 800f3a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f3a8:	429a      	cmp	r2, r3
 800f3aa:	d101      	bne.n	800f3b0 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800f3b0:	69ba      	ldr	r2, [r7, #24]
 800f3b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3b4:	1ad3      	subs	r3, r2, r3
 800f3b6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800f3b8:	697a      	ldr	r2, [r7, #20]
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	4293      	cmp	r3, r2
 800f3be:	bf28      	it	cs
 800f3c0:	4613      	movcs	r3, r2
 800f3c2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800f3c4:	697b      	ldr	r3, [r7, #20]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d019      	beq.n	800f3fe <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800f3ca:	69fb      	ldr	r3, [r7, #28]
 800f3cc:	685a      	ldr	r2, [r3, #4]
 800f3ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3d0:	4413      	add	r3, r2
 800f3d2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800f3d4:	697a      	ldr	r2, [r7, #20]
 800f3d6:	6939      	ldr	r1, [r7, #16]
 800f3d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f3da:	f002 fa81 	bl	80118e0 <memcpy>
    NumBytesRead += NumBytesRem;
 800f3de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f3e0:	697b      	ldr	r3, [r7, #20]
 800f3e2:	4413      	add	r3, r2
 800f3e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800f3e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f3e8:	697b      	ldr	r3, [r7, #20]
 800f3ea:	4413      	add	r3, r2
 800f3ec:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800f3ee:	687a      	ldr	r2, [r7, #4]
 800f3f0:	697b      	ldr	r3, [r7, #20]
 800f3f2:	1ad3      	subs	r3, r2, r3
 800f3f4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800f3f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f3f8:	697b      	ldr	r3, [r7, #20]
 800f3fa:	4413      	add	r3, r2
 800f3fc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800f3fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f400:	2b00      	cmp	r3, #0
 800f402:	d002      	beq.n	800f40a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800f404:	69fb      	ldr	r3, [r7, #28]
 800f406:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f408:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800f40a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800f40c:	4618      	mov	r0, r3
 800f40e:	3730      	adds	r7, #48	; 0x30
 800f410:	46bd      	mov	sp, r7
 800f412:	bd80      	pop	{r7, pc}
 800f414:	20010db8 	.word	0x20010db8

0800f418 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800f418:	b580      	push	{r7, lr}
 800f41a:	b08c      	sub	sp, #48	; 0x30
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	60f8      	str	r0, [r7, #12]
 800f420:	60b9      	str	r1, [r7, #8]
 800f422:	607a      	str	r2, [r7, #4]
  //   4) RdOff >  WrOff => Space is sufficient
  //   5) RdOff >  WrOff => No space in buf
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
 800f424:	68bb      	ldr	r3, [r7, #8]
 800f426:	62fb      	str	r3, [r7, #44]	; 0x2c
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	1c5a      	adds	r2, r3, #1
 800f42c:	4613      	mov	r3, r2
 800f42e:	005b      	lsls	r3, r3, #1
 800f430:	4413      	add	r3, r2
 800f432:	00db      	lsls	r3, r3, #3
 800f434:	4a38      	ldr	r2, [pc, #224]	; (800f518 <SEGGER_RTT_WriteSkipNoLock+0x100>)
 800f436:	4413      	add	r3, r2
 800f438:	62bb      	str	r3, [r7, #40]	; 0x28
  RdOff = pRing->RdOff;
 800f43a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f43c:	691b      	ldr	r3, [r3, #16]
 800f43e:	627b      	str	r3, [r7, #36]	; 0x24
  WrOff = pRing->WrOff;
 800f440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f442:	68db      	ldr	r3, [r3, #12]
 800f444:	623b      	str	r3, [r7, #32]
  pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800f446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f448:	685a      	ldr	r2, [r3, #4]
 800f44a:	6a3b      	ldr	r3, [r7, #32]
 800f44c:	4413      	add	r3, r2
 800f44e:	61fb      	str	r3, [r7, #28]
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
 800f450:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f452:	6a3b      	ldr	r3, [r7, #32]
 800f454:	429a      	cmp	r2, r3
 800f456:	d842      	bhi.n	800f4de <SEGGER_RTT_WriteSkipNoLock+0xc6>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800f458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f45a:	689a      	ldr	r2, [r3, #8]
 800f45c:	6a3b      	ldr	r3, [r7, #32]
 800f45e:	1ad3      	subs	r3, r2, r3
 800f460:	3b01      	subs	r3, #1
 800f462:	61bb      	str	r3, [r7, #24]
    if (Avail >= NumBytes) {                            // Case 1)?
 800f464:	69ba      	ldr	r2, [r7, #24]
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	429a      	cmp	r2, r3
 800f46a:	d30d      	bcc.n	800f488 <SEGGER_RTT_WriteSkipNoLock+0x70>
      memcpy((void*)pDst, pData, NumBytes);
 800f46c:	687a      	ldr	r2, [r7, #4]
 800f46e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f470:	69f8      	ldr	r0, [r7, #28]
 800f472:	f002 fa35 	bl	80118e0 <memcpy>
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800f476:	f3bf 8f5f 	dmb	sy
      pRing->WrOff = WrOff + NumBytes;
 800f47a:	6a3a      	ldr	r2, [r7, #32]
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	441a      	add	r2, r3
 800f480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f482:	60da      	str	r2, [r3, #12]
      return 1;
 800f484:	2301      	movs	r3, #1
 800f486:	e042      	b.n	800f50e <SEGGER_RTT_WriteSkipNoLock+0xf6>
    }
    Avail += RdOff;                                     // Space incl. wrap-around
 800f488:	69ba      	ldr	r2, [r7, #24]
 800f48a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f48c:	4413      	add	r3, r2
 800f48e:	61bb      	str	r3, [r7, #24]
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
 800f490:	69ba      	ldr	r2, [r7, #24]
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	429a      	cmp	r2, r3
 800f496:	d339      	bcc.n	800f50c <SEGGER_RTT_WriteSkipNoLock+0xf4>
      Rem = pRing->SizeOfBuffer - WrOff;                // Space until end of buffer
 800f498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f49a:	689a      	ldr	r2, [r3, #8]
 800f49c:	6a3b      	ldr	r3, [r7, #32]
 800f49e:	1ad3      	subs	r3, r2, r3
 800f4a0:	617b      	str	r3, [r7, #20]
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
 800f4a2:	697a      	ldr	r2, [r7, #20]
 800f4a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f4a6:	69f8      	ldr	r0, [r7, #28]
 800f4a8:	f002 fa1a 	bl	80118e0 <memcpy>
      NumBytes -= Rem;
 800f4ac:	687a      	ldr	r2, [r7, #4]
 800f4ae:	697b      	ldr	r3, [r7, #20]
 800f4b0:	1ad3      	subs	r3, r2, r3
 800f4b2:	607b      	str	r3, [r7, #4]
      // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
      // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
      // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
      // Therefore, check if 2nd memcpy is necessary at all
      //
      if (NumBytes) {
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d00a      	beq.n	800f4d0 <SEGGER_RTT_WriteSkipNoLock+0xb8>
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800f4ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4bc:	685b      	ldr	r3, [r3, #4]
 800f4be:	61fb      	str	r3, [r7, #28]
        memcpy((void*)pDst, pData + Rem, NumBytes);
 800f4c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f4c2:	697b      	ldr	r3, [r7, #20]
 800f4c4:	4413      	add	r3, r2
 800f4c6:	687a      	ldr	r2, [r7, #4]
 800f4c8:	4619      	mov	r1, r3
 800f4ca:	69f8      	ldr	r0, [r7, #28]
 800f4cc:	f002 fa08 	bl	80118e0 <memcpy>
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800f4d0:	f3bf 8f5f 	dmb	sy
      pRing->WrOff = NumBytes;
 800f4d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4d6:	687a      	ldr	r2, [r7, #4]
 800f4d8:	60da      	str	r2, [r3, #12]
      return 1;
 800f4da:	2301      	movs	r3, #1
 800f4dc:	e017      	b.n	800f50e <SEGGER_RTT_WriteSkipNoLock+0xf6>
    }
  } else {                                             // Potential case 4)
    Avail = RdOff - WrOff - 1u;
 800f4de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f4e0:	6a3b      	ldr	r3, [r7, #32]
 800f4e2:	1ad3      	subs	r3, r2, r3
 800f4e4:	3b01      	subs	r3, #1
 800f4e6:	61bb      	str	r3, [r7, #24]
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
 800f4e8:	69ba      	ldr	r2, [r7, #24]
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	429a      	cmp	r2, r3
 800f4ee:	d30d      	bcc.n	800f50c <SEGGER_RTT_WriteSkipNoLock+0xf4>
      memcpy((void*)pDst, pData, NumBytes);
 800f4f0:	687a      	ldr	r2, [r7, #4]
 800f4f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f4f4:	69f8      	ldr	r0, [r7, #28]
 800f4f6:	f002 f9f3 	bl	80118e0 <memcpy>
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800f4fa:	f3bf 8f5f 	dmb	sy
      pRing->WrOff = WrOff + NumBytes;
 800f4fe:	6a3a      	ldr	r2, [r7, #32]
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	441a      	add	r2, r3
 800f504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f506:	60da      	str	r2, [r3, #12]
      return 1;
 800f508:	2301      	movs	r3, #1
 800f50a:	e000      	b.n	800f50e <SEGGER_RTT_WriteSkipNoLock+0xf6>
    }
  }
  return 0;     // No space in buffer
 800f50c:	2300      	movs	r3, #0
}
 800f50e:	4618      	mov	r0, r3
 800f510:	3730      	adds	r7, #48	; 0x30
 800f512:	46bd      	mov	sp, r7
 800f514:	bd80      	pop	{r7, pc}
 800f516:	bf00      	nop
 800f518:	20010db8 	.word	0x20010db8

0800f51c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b088      	sub	sp, #32
 800f520:	af00      	add	r7, sp, #0
 800f522:	60f8      	str	r0, [r7, #12]
 800f524:	60b9      	str	r1, [r7, #8]
 800f526:	607a      	str	r2, [r7, #4]
 800f528:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800f52a:	4b3d      	ldr	r3, [pc, #244]	; (800f620 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800f52c:	61bb      	str	r3, [r7, #24]
 800f52e:	69bb      	ldr	r3, [r7, #24]
 800f530:	781b      	ldrb	r3, [r3, #0]
 800f532:	b2db      	uxtb	r3, r3
 800f534:	2b00      	cmp	r3, #0
 800f536:	d101      	bne.n	800f53c <SEGGER_RTT_AllocUpBuffer+0x20>
 800f538:	f7ff fe8e 	bl	800f258 <_DoInit>
  SEGGER_RTT_LOCK();
 800f53c:	f3ef 8311 	mrs	r3, BASEPRI
 800f540:	f04f 0120 	mov.w	r1, #32
 800f544:	f381 8811 	msr	BASEPRI, r1
 800f548:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800f54a:	4b35      	ldr	r3, [pc, #212]	; (800f620 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800f54c:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800f54e:	2300      	movs	r3, #0
 800f550:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800f552:	6939      	ldr	r1, [r7, #16]
 800f554:	69fb      	ldr	r3, [r7, #28]
 800f556:	1c5a      	adds	r2, r3, #1
 800f558:	4613      	mov	r3, r2
 800f55a:	005b      	lsls	r3, r3, #1
 800f55c:	4413      	add	r3, r2
 800f55e:	00db      	lsls	r3, r3, #3
 800f560:	440b      	add	r3, r1
 800f562:	3304      	adds	r3, #4
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	2b00      	cmp	r3, #0
 800f568:	d008      	beq.n	800f57c <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800f56a:	69fb      	ldr	r3, [r7, #28]
 800f56c:	3301      	adds	r3, #1
 800f56e:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800f570:	693b      	ldr	r3, [r7, #16]
 800f572:	691b      	ldr	r3, [r3, #16]
 800f574:	69fa      	ldr	r2, [r7, #28]
 800f576:	429a      	cmp	r2, r3
 800f578:	dbeb      	blt.n	800f552 <SEGGER_RTT_AllocUpBuffer+0x36>
 800f57a:	e000      	b.n	800f57e <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800f57c:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800f57e:	693b      	ldr	r3, [r7, #16]
 800f580:	691b      	ldr	r3, [r3, #16]
 800f582:	69fa      	ldr	r2, [r7, #28]
 800f584:	429a      	cmp	r2, r3
 800f586:	da3f      	bge.n	800f608 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800f588:	6939      	ldr	r1, [r7, #16]
 800f58a:	69fb      	ldr	r3, [r7, #28]
 800f58c:	1c5a      	adds	r2, r3, #1
 800f58e:	4613      	mov	r3, r2
 800f590:	005b      	lsls	r3, r3, #1
 800f592:	4413      	add	r3, r2
 800f594:	00db      	lsls	r3, r3, #3
 800f596:	440b      	add	r3, r1
 800f598:	68fa      	ldr	r2, [r7, #12]
 800f59a:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800f59c:	6939      	ldr	r1, [r7, #16]
 800f59e:	69fb      	ldr	r3, [r7, #28]
 800f5a0:	1c5a      	adds	r2, r3, #1
 800f5a2:	4613      	mov	r3, r2
 800f5a4:	005b      	lsls	r3, r3, #1
 800f5a6:	4413      	add	r3, r2
 800f5a8:	00db      	lsls	r3, r3, #3
 800f5aa:	440b      	add	r3, r1
 800f5ac:	3304      	adds	r3, #4
 800f5ae:	68ba      	ldr	r2, [r7, #8]
 800f5b0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800f5b2:	6939      	ldr	r1, [r7, #16]
 800f5b4:	69fa      	ldr	r2, [r7, #28]
 800f5b6:	4613      	mov	r3, r2
 800f5b8:	005b      	lsls	r3, r3, #1
 800f5ba:	4413      	add	r3, r2
 800f5bc:	00db      	lsls	r3, r3, #3
 800f5be:	440b      	add	r3, r1
 800f5c0:	3320      	adds	r3, #32
 800f5c2:	687a      	ldr	r2, [r7, #4]
 800f5c4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800f5c6:	6939      	ldr	r1, [r7, #16]
 800f5c8:	69fa      	ldr	r2, [r7, #28]
 800f5ca:	4613      	mov	r3, r2
 800f5cc:	005b      	lsls	r3, r3, #1
 800f5ce:	4413      	add	r3, r2
 800f5d0:	00db      	lsls	r3, r3, #3
 800f5d2:	440b      	add	r3, r1
 800f5d4:	3328      	adds	r3, #40	; 0x28
 800f5d6:	2200      	movs	r2, #0
 800f5d8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800f5da:	6939      	ldr	r1, [r7, #16]
 800f5dc:	69fa      	ldr	r2, [r7, #28]
 800f5de:	4613      	mov	r3, r2
 800f5e0:	005b      	lsls	r3, r3, #1
 800f5e2:	4413      	add	r3, r2
 800f5e4:	00db      	lsls	r3, r3, #3
 800f5e6:	440b      	add	r3, r1
 800f5e8:	3324      	adds	r3, #36	; 0x24
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800f5ee:	6939      	ldr	r1, [r7, #16]
 800f5f0:	69fa      	ldr	r2, [r7, #28]
 800f5f2:	4613      	mov	r3, r2
 800f5f4:	005b      	lsls	r3, r3, #1
 800f5f6:	4413      	add	r3, r2
 800f5f8:	00db      	lsls	r3, r3, #3
 800f5fa:	440b      	add	r3, r1
 800f5fc:	332c      	adds	r3, #44	; 0x2c
 800f5fe:	683a      	ldr	r2, [r7, #0]
 800f600:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800f602:	f3bf 8f5f 	dmb	sy
 800f606:	e002      	b.n	800f60e <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800f608:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f60c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800f60e:	697b      	ldr	r3, [r7, #20]
 800f610:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800f614:	69fb      	ldr	r3, [r7, #28]
}
 800f616:	4618      	mov	r0, r3
 800f618:	3720      	adds	r7, #32
 800f61a:	46bd      	mov	sp, r7
 800f61c:	bd80      	pop	{r7, pc}
 800f61e:	bf00      	nop
 800f620:	20010db8 	.word	0x20010db8

0800f624 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800f624:	b580      	push	{r7, lr}
 800f626:	b08a      	sub	sp, #40	; 0x28
 800f628:	af00      	add	r7, sp, #0
 800f62a:	60f8      	str	r0, [r7, #12]
 800f62c:	60b9      	str	r1, [r7, #8]
 800f62e:	607a      	str	r2, [r7, #4]
 800f630:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800f632:	4b21      	ldr	r3, [pc, #132]	; (800f6b8 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800f634:	623b      	str	r3, [r7, #32]
 800f636:	6a3b      	ldr	r3, [r7, #32]
 800f638:	781b      	ldrb	r3, [r3, #0]
 800f63a:	b2db      	uxtb	r3, r3
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d101      	bne.n	800f644 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800f640:	f7ff fe0a 	bl	800f258 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800f644:	4b1c      	ldr	r3, [pc, #112]	; (800f6b8 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800f646:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	2b02      	cmp	r3, #2
 800f64c:	d82c      	bhi.n	800f6a8 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800f64e:	f3ef 8311 	mrs	r3, BASEPRI
 800f652:	f04f 0120 	mov.w	r1, #32
 800f656:	f381 8811 	msr	BASEPRI, r1
 800f65a:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800f65c:	68fa      	ldr	r2, [r7, #12]
 800f65e:	4613      	mov	r3, r2
 800f660:	005b      	lsls	r3, r3, #1
 800f662:	4413      	add	r3, r2
 800f664:	00db      	lsls	r3, r3, #3
 800f666:	3360      	adds	r3, #96	; 0x60
 800f668:	69fa      	ldr	r2, [r7, #28]
 800f66a:	4413      	add	r3, r2
 800f66c:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	2b00      	cmp	r3, #0
 800f672:	d00e      	beq.n	800f692 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800f674:	697b      	ldr	r3, [r7, #20]
 800f676:	68ba      	ldr	r2, [r7, #8]
 800f678:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800f67a:	697b      	ldr	r3, [r7, #20]
 800f67c:	687a      	ldr	r2, [r7, #4]
 800f67e:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800f680:	697b      	ldr	r3, [r7, #20]
 800f682:	683a      	ldr	r2, [r7, #0]
 800f684:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800f686:	697b      	ldr	r3, [r7, #20]
 800f688:	2200      	movs	r2, #0
 800f68a:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800f68c:	697b      	ldr	r3, [r7, #20]
 800f68e:	2200      	movs	r2, #0
 800f690:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800f692:	697b      	ldr	r3, [r7, #20]
 800f694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f696:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800f698:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800f69c:	69bb      	ldr	r3, [r7, #24]
 800f69e:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800f6a2:	2300      	movs	r3, #0
 800f6a4:	627b      	str	r3, [r7, #36]	; 0x24
 800f6a6:	e002      	b.n	800f6ae <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800f6a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f6ac:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 800f6ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	3728      	adds	r7, #40	; 0x28
 800f6b4:	46bd      	mov	sp, r7
 800f6b6:	bd80      	pop	{r7, pc}
 800f6b8:	20010db8 	.word	0x20010db8

0800f6bc <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800f6bc:	b480      	push	{r7}
 800f6be:	b087      	sub	sp, #28
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	60f8      	str	r0, [r7, #12]
 800f6c4:	60b9      	str	r1, [r7, #8]
 800f6c6:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 800f6cc:	68bb      	ldr	r3, [r7, #8]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d00f      	beq.n	800f6f2 <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 800f6d2:	e002      	b.n	800f6da <_EncodeStr+0x1e>
      Len++;
 800f6d4:	693b      	ldr	r3, [r7, #16]
 800f6d6:	3301      	adds	r3, #1
 800f6d8:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 800f6da:	68ba      	ldr	r2, [r7, #8]
 800f6dc:	693b      	ldr	r3, [r7, #16]
 800f6de:	4413      	add	r3, r2
 800f6e0:	781b      	ldrb	r3, [r3, #0]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d1f6      	bne.n	800f6d4 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 800f6e6:	693a      	ldr	r2, [r7, #16]
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	429a      	cmp	r2, r3
 800f6ec:	d901      	bls.n	800f6f2 <_EncodeStr+0x36>
      Len = Limit;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800f6f2:	693b      	ldr	r3, [r7, #16]
 800f6f4:	2bfe      	cmp	r3, #254	; 0xfe
 800f6f6:	d806      	bhi.n	800f706 <_EncodeStr+0x4a>
    *pPayload++ = (U8)Len;
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	1c5a      	adds	r2, r3, #1
 800f6fc:	60fa      	str	r2, [r7, #12]
 800f6fe:	693a      	ldr	r2, [r7, #16]
 800f700:	b2d2      	uxtb	r2, r2
 800f702:	701a      	strb	r2, [r3, #0]
 800f704:	e011      	b.n	800f72a <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 800f706:	68fb      	ldr	r3, [r7, #12]
 800f708:	1c5a      	adds	r2, r3, #1
 800f70a:	60fa      	str	r2, [r7, #12]
 800f70c:	22ff      	movs	r2, #255	; 0xff
 800f70e:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	1c5a      	adds	r2, r3, #1
 800f714:	60fa      	str	r2, [r7, #12]
 800f716:	693a      	ldr	r2, [r7, #16]
 800f718:	b2d2      	uxtb	r2, r2
 800f71a:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 800f71c:	693b      	ldr	r3, [r7, #16]
 800f71e:	0a19      	lsrs	r1, r3, #8
 800f720:	68fb      	ldr	r3, [r7, #12]
 800f722:	1c5a      	adds	r2, r3, #1
 800f724:	60fa      	str	r2, [r7, #12]
 800f726:	b2ca      	uxtb	r2, r1
 800f728:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 800f72a:	2300      	movs	r3, #0
 800f72c:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800f72e:	e00a      	b.n	800f746 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 800f730:	68ba      	ldr	r2, [r7, #8]
 800f732:	1c53      	adds	r3, r2, #1
 800f734:	60bb      	str	r3, [r7, #8]
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	1c59      	adds	r1, r3, #1
 800f73a:	60f9      	str	r1, [r7, #12]
 800f73c:	7812      	ldrb	r2, [r2, #0]
 800f73e:	701a      	strb	r2, [r3, #0]
    n++;
 800f740:	697b      	ldr	r3, [r7, #20]
 800f742:	3301      	adds	r3, #1
 800f744:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800f746:	697a      	ldr	r2, [r7, #20]
 800f748:	693b      	ldr	r3, [r7, #16]
 800f74a:	429a      	cmp	r2, r3
 800f74c:	d3f0      	bcc.n	800f730 <_EncodeStr+0x74>
  }
  return pPayload;
 800f74e:	68fb      	ldr	r3, [r7, #12]
}
 800f750:	4618      	mov	r0, r3
 800f752:	371c      	adds	r7, #28
 800f754:	46bd      	mov	sp, r7
 800f756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f75a:	4770      	bx	lr

0800f75c <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800f75c:	b480      	push	{r7}
 800f75e:	b083      	sub	sp, #12
 800f760:	af00      	add	r7, sp, #0
 800f762:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	3307      	adds	r3, #7
}
 800f768:	4618      	mov	r0, r3
 800f76a:	370c      	adds	r7, #12
 800f76c:	46bd      	mov	sp, r7
 800f76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f772:	4770      	bx	lr

0800f774 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800f774:	b580      	push	{r7, lr}
 800f776:	b082      	sub	sp, #8
 800f778:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800f77a:	4b35      	ldr	r3, [pc, #212]	; (800f850 <_HandleIncomingPacket+0xdc>)
 800f77c:	7e1b      	ldrb	r3, [r3, #24]
 800f77e:	4618      	mov	r0, r3
 800f780:	1cfb      	adds	r3, r7, #3
 800f782:	2201      	movs	r2, #1
 800f784:	4619      	mov	r1, r3
 800f786:	f7ff fdc1 	bl	800f30c <SEGGER_RTT_ReadNoLock>
 800f78a:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d052      	beq.n	800f838 <_HandleIncomingPacket+0xc4>
    switch (Cmd) {
 800f792:	78fb      	ldrb	r3, [r7, #3]
 800f794:	2b80      	cmp	r3, #128	; 0x80
 800f796:	d031      	beq.n	800f7fc <_HandleIncomingPacket+0x88>
 800f798:	2b80      	cmp	r3, #128	; 0x80
 800f79a:	dc40      	bgt.n	800f81e <_HandleIncomingPacket+0xaa>
 800f79c:	2b07      	cmp	r3, #7
 800f79e:	dc15      	bgt.n	800f7cc <_HandleIncomingPacket+0x58>
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	dd3c      	ble.n	800f81e <_HandleIncomingPacket+0xaa>
 800f7a4:	3b01      	subs	r3, #1
 800f7a6:	2b06      	cmp	r3, #6
 800f7a8:	d839      	bhi.n	800f81e <_HandleIncomingPacket+0xaa>
 800f7aa:	a201      	add	r2, pc, #4	; (adr r2, 800f7b0 <_HandleIncomingPacket+0x3c>)
 800f7ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7b0:	0800f7d3 	.word	0x0800f7d3
 800f7b4:	0800f7d9 	.word	0x0800f7d9
 800f7b8:	0800f7df 	.word	0x0800f7df
 800f7bc:	0800f7e5 	.word	0x0800f7e5
 800f7c0:	0800f7eb 	.word	0x0800f7eb
 800f7c4:	0800f7f1 	.word	0x0800f7f1
 800f7c8:	0800f7f7 	.word	0x0800f7f7
 800f7cc:	2b7f      	cmp	r3, #127	; 0x7f
 800f7ce:	d035      	beq.n	800f83c <_HandleIncomingPacket+0xc8>
 800f7d0:	e025      	b.n	800f81e <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800f7d2:	f000 fcdd 	bl	8010190 <SEGGER_SYSVIEW_Start>
      break;
 800f7d6:	e036      	b.n	800f846 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800f7d8:	f000 fd94 	bl	8010304 <SEGGER_SYSVIEW_Stop>
      break;
 800f7dc:	e033      	b.n	800f846 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800f7de:	f000 ff6d 	bl	80106bc <SEGGER_SYSVIEW_RecordSystime>
      break;
 800f7e2:	e030      	b.n	800f846 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800f7e4:	f000 ff32 	bl	801064c <SEGGER_SYSVIEW_SendTaskList>
      break;
 800f7e8:	e02d      	b.n	800f846 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800f7ea:	f000 fdb1 	bl	8010350 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800f7ee:	e02a      	b.n	800f846 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800f7f0:	f001 fa00 	bl	8010bf4 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800f7f4:	e027      	b.n	800f846 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800f7f6:	f001 f9df 	bl	8010bb8 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800f7fa:	e024      	b.n	800f846 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800f7fc:	4b14      	ldr	r3, [pc, #80]	; (800f850 <_HandleIncomingPacket+0xdc>)
 800f7fe:	7e1b      	ldrb	r3, [r3, #24]
 800f800:	4618      	mov	r0, r3
 800f802:	1cfb      	adds	r3, r7, #3
 800f804:	2201      	movs	r2, #1
 800f806:	4619      	mov	r1, r3
 800f808:	f7ff fd80 	bl	800f30c <SEGGER_RTT_ReadNoLock>
 800f80c:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d015      	beq.n	800f840 <_HandleIncomingPacket+0xcc>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800f814:	78fb      	ldrb	r3, [r7, #3]
 800f816:	4618      	mov	r0, r3
 800f818:	f001 f94e 	bl	8010ab8 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800f81c:	e010      	b.n	800f840 <_HandleIncomingPacket+0xcc>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800f81e:	78fb      	ldrb	r3, [r7, #3]
 800f820:	b25b      	sxtb	r3, r3
 800f822:	2b00      	cmp	r3, #0
 800f824:	da0e      	bge.n	800f844 <_HandleIncomingPacket+0xd0>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800f826:	4b0a      	ldr	r3, [pc, #40]	; (800f850 <_HandleIncomingPacket+0xdc>)
 800f828:	7e1b      	ldrb	r3, [r3, #24]
 800f82a:	4618      	mov	r0, r3
 800f82c:	1cfb      	adds	r3, r7, #3
 800f82e:	2201      	movs	r2, #1
 800f830:	4619      	mov	r1, r3
 800f832:	f7ff fd6b 	bl	800f30c <SEGGER_RTT_ReadNoLock>
      }
      break;
 800f836:	e005      	b.n	800f844 <_HandleIncomingPacket+0xd0>
    }
  }
 800f838:	bf00      	nop
 800f83a:	e004      	b.n	800f846 <_HandleIncomingPacket+0xd2>
      break;
 800f83c:	bf00      	nop
 800f83e:	e002      	b.n	800f846 <_HandleIncomingPacket+0xd2>
      break;
 800f840:	bf00      	nop
 800f842:	e000      	b.n	800f846 <_HandleIncomingPacket+0xd2>
      break;
 800f844:	bf00      	nop
}
 800f846:	bf00      	nop
 800f848:	3708      	adds	r7, #8
 800f84a:	46bd      	mov	sp, r7
 800f84c:	bd80      	pop	{r7, pc}
 800f84e:	bf00      	nop
 800f850:	20011678 	.word	0x20011678

0800f854 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800f854:	b580      	push	{r7, lr}
 800f856:	b08c      	sub	sp, #48	; 0x30
 800f858:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800f85a:	2301      	movs	r3, #1
 800f85c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800f85e:	1d3b      	adds	r3, r7, #4
 800f860:	3301      	adds	r3, #1
 800f862:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800f864:	69fb      	ldr	r3, [r7, #28]
 800f866:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f868:	4b31      	ldr	r3, [pc, #196]	; (800f930 <_TrySendOverflowPacket+0xdc>)
 800f86a:	695b      	ldr	r3, [r3, #20]
 800f86c:	62bb      	str	r3, [r7, #40]	; 0x28
 800f86e:	e00b      	b.n	800f888 <_TrySendOverflowPacket+0x34>
 800f870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f872:	b2da      	uxtb	r2, r3
 800f874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f876:	1c59      	adds	r1, r3, #1
 800f878:	62f9      	str	r1, [r7, #44]	; 0x2c
 800f87a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800f87e:	b2d2      	uxtb	r2, r2
 800f880:	701a      	strb	r2, [r3, #0]
 800f882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f884:	09db      	lsrs	r3, r3, #7
 800f886:	62bb      	str	r3, [r7, #40]	; 0x28
 800f888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f88a:	2b7f      	cmp	r3, #127	; 0x7f
 800f88c:	d8f0      	bhi.n	800f870 <_TrySendOverflowPacket+0x1c>
 800f88e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f890:	1c5a      	adds	r2, r3, #1
 800f892:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f894:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f896:	b2d2      	uxtb	r2, r2
 800f898:	701a      	strb	r2, [r3, #0]
 800f89a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f89c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800f89e:	4b25      	ldr	r3, [pc, #148]	; (800f934 <_TrySendOverflowPacket+0xe0>)
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800f8a4:	4b22      	ldr	r3, [pc, #136]	; (800f930 <_TrySendOverflowPacket+0xdc>)
 800f8a6:	68db      	ldr	r3, [r3, #12]
 800f8a8:	69ba      	ldr	r2, [r7, #24]
 800f8aa:	1ad3      	subs	r3, r2, r3
 800f8ac:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800f8ae:	69fb      	ldr	r3, [r7, #28]
 800f8b0:	627b      	str	r3, [r7, #36]	; 0x24
 800f8b2:	697b      	ldr	r3, [r7, #20]
 800f8b4:	623b      	str	r3, [r7, #32]
 800f8b6:	e00b      	b.n	800f8d0 <_TrySendOverflowPacket+0x7c>
 800f8b8:	6a3b      	ldr	r3, [r7, #32]
 800f8ba:	b2da      	uxtb	r2, r3
 800f8bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8be:	1c59      	adds	r1, r3, #1
 800f8c0:	6279      	str	r1, [r7, #36]	; 0x24
 800f8c2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800f8c6:	b2d2      	uxtb	r2, r2
 800f8c8:	701a      	strb	r2, [r3, #0]
 800f8ca:	6a3b      	ldr	r3, [r7, #32]
 800f8cc:	09db      	lsrs	r3, r3, #7
 800f8ce:	623b      	str	r3, [r7, #32]
 800f8d0:	6a3b      	ldr	r3, [r7, #32]
 800f8d2:	2b7f      	cmp	r3, #127	; 0x7f
 800f8d4:	d8f0      	bhi.n	800f8b8 <_TrySendOverflowPacket+0x64>
 800f8d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8d8:	1c5a      	adds	r2, r3, #1
 800f8da:	627a      	str	r2, [r7, #36]	; 0x24
 800f8dc:	6a3a      	ldr	r2, [r7, #32]
 800f8de:	b2d2      	uxtb	r2, r2
 800f8e0:	701a      	strb	r2, [r3, #0]
 800f8e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8e4:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800f8e6:	4b12      	ldr	r3, [pc, #72]	; (800f930 <_TrySendOverflowPacket+0xdc>)
 800f8e8:	785b      	ldrb	r3, [r3, #1]
 800f8ea:	4618      	mov	r0, r3
 800f8ec:	1d3b      	adds	r3, r7, #4
 800f8ee:	69fa      	ldr	r2, [r7, #28]
 800f8f0:	1ad3      	subs	r3, r2, r3
 800f8f2:	461a      	mov	r2, r3
 800f8f4:	1d3b      	adds	r3, r7, #4
 800f8f6:	4619      	mov	r1, r3
 800f8f8:	f7ff fd8e 	bl	800f418 <SEGGER_RTT_WriteSkipNoLock>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800f900:	693b      	ldr	r3, [r7, #16]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d009      	beq.n	800f91a <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800f906:	4a0a      	ldr	r2, [pc, #40]	; (800f930 <_TrySendOverflowPacket+0xdc>)
 800f908:	69bb      	ldr	r3, [r7, #24]
 800f90a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800f90c:	4b08      	ldr	r3, [pc, #32]	; (800f930 <_TrySendOverflowPacket+0xdc>)
 800f90e:	781b      	ldrb	r3, [r3, #0]
 800f910:	3b01      	subs	r3, #1
 800f912:	b2da      	uxtb	r2, r3
 800f914:	4b06      	ldr	r3, [pc, #24]	; (800f930 <_TrySendOverflowPacket+0xdc>)
 800f916:	701a      	strb	r2, [r3, #0]
 800f918:	e004      	b.n	800f924 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800f91a:	4b05      	ldr	r3, [pc, #20]	; (800f930 <_TrySendOverflowPacket+0xdc>)
 800f91c:	695b      	ldr	r3, [r3, #20]
 800f91e:	3301      	adds	r3, #1
 800f920:	4a03      	ldr	r2, [pc, #12]	; (800f930 <_TrySendOverflowPacket+0xdc>)
 800f922:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800f924:	693b      	ldr	r3, [r7, #16]
}
 800f926:	4618      	mov	r0, r3
 800f928:	3730      	adds	r7, #48	; 0x30
 800f92a:	46bd      	mov	sp, r7
 800f92c:	bd80      	pop	{r7, pc}
 800f92e:	bf00      	nop
 800f930:	20011678 	.word	0x20011678
 800f934:	e0001004 	.word	0xe0001004

0800f938 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800f938:	b580      	push	{r7, lr}
 800f93a:	b08a      	sub	sp, #40	; 0x28
 800f93c:	af00      	add	r7, sp, #0
 800f93e:	60f8      	str	r0, [r7, #12]
 800f940:	60b9      	str	r1, [r7, #8]
 800f942:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800f944:	4b98      	ldr	r3, [pc, #608]	; (800fba8 <_SendPacket+0x270>)
 800f946:	781b      	ldrb	r3, [r3, #0]
 800f948:	2b01      	cmp	r3, #1
 800f94a:	d010      	beq.n	800f96e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800f94c:	4b96      	ldr	r3, [pc, #600]	; (800fba8 <_SendPacket+0x270>)
 800f94e:	781b      	ldrb	r3, [r3, #0]
 800f950:	2b00      	cmp	r3, #0
 800f952:	f000 812d 	beq.w	800fbb0 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800f956:	4b94      	ldr	r3, [pc, #592]	; (800fba8 <_SendPacket+0x270>)
 800f958:	781b      	ldrb	r3, [r3, #0]
 800f95a:	2b02      	cmp	r3, #2
 800f95c:	d109      	bne.n	800f972 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800f95e:	f7ff ff79 	bl	800f854 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800f962:	4b91      	ldr	r3, [pc, #580]	; (800fba8 <_SendPacket+0x270>)
 800f964:	781b      	ldrb	r3, [r3, #0]
 800f966:	2b01      	cmp	r3, #1
 800f968:	f040 8124 	bne.w	800fbb4 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800f96c:	e001      	b.n	800f972 <_SendPacket+0x3a>
    goto Send;
 800f96e:	bf00      	nop
 800f970:	e000      	b.n	800f974 <_SendPacket+0x3c>
Send:
 800f972:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	2b1f      	cmp	r3, #31
 800f978:	d809      	bhi.n	800f98e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800f97a:	4b8b      	ldr	r3, [pc, #556]	; (800fba8 <_SendPacket+0x270>)
 800f97c:	69da      	ldr	r2, [r3, #28]
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	fa22 f303 	lsr.w	r3, r2, r3
 800f984:	f003 0301 	and.w	r3, r3, #1
 800f988:	2b00      	cmp	r3, #0
 800f98a:	f040 8115 	bne.w	800fbb8 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	2b17      	cmp	r3, #23
 800f992:	d807      	bhi.n	800f9a4 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	3b01      	subs	r3, #1
 800f998:	60fb      	str	r3, [r7, #12]
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	b2da      	uxtb	r2, r3
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	701a      	strb	r2, [r3, #0]
 800f9a2:	e0c4      	b.n	800fb2e <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800f9a4:	68ba      	ldr	r2, [r7, #8]
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	1ad3      	subs	r3, r2, r3
 800f9aa:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800f9ac:	69fb      	ldr	r3, [r7, #28]
 800f9ae:	2b7f      	cmp	r3, #127	; 0x7f
 800f9b0:	d912      	bls.n	800f9d8 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800f9b2:	69fb      	ldr	r3, [r7, #28]
 800f9b4:	09da      	lsrs	r2, r3, #7
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	3b01      	subs	r3, #1
 800f9ba:	60fb      	str	r3, [r7, #12]
 800f9bc:	b2d2      	uxtb	r2, r2
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800f9c2:	69fb      	ldr	r3, [r7, #28]
 800f9c4:	b2db      	uxtb	r3, r3
 800f9c6:	68fa      	ldr	r2, [r7, #12]
 800f9c8:	3a01      	subs	r2, #1
 800f9ca:	60fa      	str	r2, [r7, #12]
 800f9cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f9d0:	b2da      	uxtb	r2, r3
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	701a      	strb	r2, [r3, #0]
 800f9d6:	e006      	b.n	800f9e6 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	3b01      	subs	r3, #1
 800f9dc:	60fb      	str	r3, [r7, #12]
 800f9de:	69fb      	ldr	r3, [r7, #28]
 800f9e0:	b2da      	uxtb	r2, r3
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	2b7e      	cmp	r3, #126	; 0x7e
 800f9ea:	d807      	bhi.n	800f9fc <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	3b01      	subs	r3, #1
 800f9f0:	60fb      	str	r3, [r7, #12]
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	b2da      	uxtb	r2, r3
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	701a      	strb	r2, [r3, #0]
 800f9fa:	e098      	b.n	800fb2e <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800fa02:	d212      	bcs.n	800fa2a <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	09da      	lsrs	r2, r3, #7
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	3b01      	subs	r3, #1
 800fa0c:	60fb      	str	r3, [r7, #12]
 800fa0e:	b2d2      	uxtb	r2, r2
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	b2db      	uxtb	r3, r3
 800fa18:	68fa      	ldr	r2, [r7, #12]
 800fa1a:	3a01      	subs	r2, #1
 800fa1c:	60fa      	str	r2, [r7, #12]
 800fa1e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fa22:	b2da      	uxtb	r2, r3
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	701a      	strb	r2, [r3, #0]
 800fa28:	e081      	b.n	800fb2e <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800fa30:	d21d      	bcs.n	800fa6e <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	0b9a      	lsrs	r2, r3, #14
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	3b01      	subs	r3, #1
 800fa3a:	60fb      	str	r3, [r7, #12]
 800fa3c:	b2d2      	uxtb	r2, r2
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	09db      	lsrs	r3, r3, #7
 800fa46:	b2db      	uxtb	r3, r3
 800fa48:	68fa      	ldr	r2, [r7, #12]
 800fa4a:	3a01      	subs	r2, #1
 800fa4c:	60fa      	str	r2, [r7, #12]
 800fa4e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fa52:	b2da      	uxtb	r2, r3
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	b2db      	uxtb	r3, r3
 800fa5c:	68fa      	ldr	r2, [r7, #12]
 800fa5e:	3a01      	subs	r2, #1
 800fa60:	60fa      	str	r2, [r7, #12]
 800fa62:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fa66:	b2da      	uxtb	r2, r3
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	701a      	strb	r2, [r3, #0]
 800fa6c:	e05f      	b.n	800fb2e <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800fa74:	d228      	bcs.n	800fac8 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	0d5a      	lsrs	r2, r3, #21
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	3b01      	subs	r3, #1
 800fa7e:	60fb      	str	r3, [r7, #12]
 800fa80:	b2d2      	uxtb	r2, r2
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	0b9b      	lsrs	r3, r3, #14
 800fa8a:	b2db      	uxtb	r3, r3
 800fa8c:	68fa      	ldr	r2, [r7, #12]
 800fa8e:	3a01      	subs	r2, #1
 800fa90:	60fa      	str	r2, [r7, #12]
 800fa92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fa96:	b2da      	uxtb	r2, r3
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	09db      	lsrs	r3, r3, #7
 800faa0:	b2db      	uxtb	r3, r3
 800faa2:	68fa      	ldr	r2, [r7, #12]
 800faa4:	3a01      	subs	r2, #1
 800faa6:	60fa      	str	r2, [r7, #12]
 800faa8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800faac:	b2da      	uxtb	r2, r3
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	b2db      	uxtb	r3, r3
 800fab6:	68fa      	ldr	r2, [r7, #12]
 800fab8:	3a01      	subs	r2, #1
 800faba:	60fa      	str	r2, [r7, #12]
 800fabc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fac0:	b2da      	uxtb	r2, r3
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	701a      	strb	r2, [r3, #0]
 800fac6:	e032      	b.n	800fb2e <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	0f1a      	lsrs	r2, r3, #28
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	3b01      	subs	r3, #1
 800fad0:	60fb      	str	r3, [r7, #12]
 800fad2:	b2d2      	uxtb	r2, r2
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	0d5b      	lsrs	r3, r3, #21
 800fadc:	b2db      	uxtb	r3, r3
 800fade:	68fa      	ldr	r2, [r7, #12]
 800fae0:	3a01      	subs	r2, #1
 800fae2:	60fa      	str	r2, [r7, #12]
 800fae4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fae8:	b2da      	uxtb	r2, r3
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	0b9b      	lsrs	r3, r3, #14
 800faf2:	b2db      	uxtb	r3, r3
 800faf4:	68fa      	ldr	r2, [r7, #12]
 800faf6:	3a01      	subs	r2, #1
 800faf8:	60fa      	str	r2, [r7, #12]
 800fafa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fafe:	b2da      	uxtb	r2, r3
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	09db      	lsrs	r3, r3, #7
 800fb08:	b2db      	uxtb	r3, r3
 800fb0a:	68fa      	ldr	r2, [r7, #12]
 800fb0c:	3a01      	subs	r2, #1
 800fb0e:	60fa      	str	r2, [r7, #12]
 800fb10:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fb14:	b2da      	uxtb	r2, r3
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	b2db      	uxtb	r3, r3
 800fb1e:	68fa      	ldr	r2, [r7, #12]
 800fb20:	3a01      	subs	r2, #1
 800fb22:	60fa      	str	r2, [r7, #12]
 800fb24:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fb28:	b2da      	uxtb	r2, r3
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800fb2e:	4b1f      	ldr	r3, [pc, #124]	; (800fbac <_SendPacket+0x274>)
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800fb34:	4b1c      	ldr	r3, [pc, #112]	; (800fba8 <_SendPacket+0x270>)
 800fb36:	68db      	ldr	r3, [r3, #12]
 800fb38:	69ba      	ldr	r2, [r7, #24]
 800fb3a:	1ad3      	subs	r3, r2, r3
 800fb3c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800fb3e:	68bb      	ldr	r3, [r7, #8]
 800fb40:	627b      	str	r3, [r7, #36]	; 0x24
 800fb42:	697b      	ldr	r3, [r7, #20]
 800fb44:	623b      	str	r3, [r7, #32]
 800fb46:	e00b      	b.n	800fb60 <_SendPacket+0x228>
 800fb48:	6a3b      	ldr	r3, [r7, #32]
 800fb4a:	b2da      	uxtb	r2, r3
 800fb4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb4e:	1c59      	adds	r1, r3, #1
 800fb50:	6279      	str	r1, [r7, #36]	; 0x24
 800fb52:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800fb56:	b2d2      	uxtb	r2, r2
 800fb58:	701a      	strb	r2, [r3, #0]
 800fb5a:	6a3b      	ldr	r3, [r7, #32]
 800fb5c:	09db      	lsrs	r3, r3, #7
 800fb5e:	623b      	str	r3, [r7, #32]
 800fb60:	6a3b      	ldr	r3, [r7, #32]
 800fb62:	2b7f      	cmp	r3, #127	; 0x7f
 800fb64:	d8f0      	bhi.n	800fb48 <_SendPacket+0x210>
 800fb66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb68:	1c5a      	adds	r2, r3, #1
 800fb6a:	627a      	str	r2, [r7, #36]	; 0x24
 800fb6c:	6a3a      	ldr	r2, [r7, #32]
 800fb6e:	b2d2      	uxtb	r2, r2
 800fb70:	701a      	strb	r2, [r3, #0]
 800fb72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb74:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800fb76:	4b0c      	ldr	r3, [pc, #48]	; (800fba8 <_SendPacket+0x270>)
 800fb78:	785b      	ldrb	r3, [r3, #1]
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	68ba      	ldr	r2, [r7, #8]
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	1ad3      	subs	r3, r2, r3
 800fb82:	461a      	mov	r2, r3
 800fb84:	68f9      	ldr	r1, [r7, #12]
 800fb86:	f7ff fc47 	bl	800f418 <SEGGER_RTT_WriteSkipNoLock>
 800fb8a:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800fb8c:	693b      	ldr	r3, [r7, #16]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d003      	beq.n	800fb9a <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800fb92:	4a05      	ldr	r2, [pc, #20]	; (800fba8 <_SendPacket+0x270>)
 800fb94:	69bb      	ldr	r3, [r7, #24]
 800fb96:	60d3      	str	r3, [r2, #12]
 800fb98:	e00f      	b.n	800fbba <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800fb9a:	4b03      	ldr	r3, [pc, #12]	; (800fba8 <_SendPacket+0x270>)
 800fb9c:	781b      	ldrb	r3, [r3, #0]
 800fb9e:	3301      	adds	r3, #1
 800fba0:	b2da      	uxtb	r2, r3
 800fba2:	4b01      	ldr	r3, [pc, #4]	; (800fba8 <_SendPacket+0x270>)
 800fba4:	701a      	strb	r2, [r3, #0]
 800fba6:	e008      	b.n	800fbba <_SendPacket+0x282>
 800fba8:	20011678 	.word	0x20011678
 800fbac:	e0001004 	.word	0xe0001004
    goto SendDone;
 800fbb0:	bf00      	nop
 800fbb2:	e002      	b.n	800fbba <_SendPacket+0x282>
      goto SendDone;
 800fbb4:	bf00      	nop
 800fbb6:	e000      	b.n	800fbba <_SendPacket+0x282>
      goto SendDone;
 800fbb8:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800fbba:	4b14      	ldr	r3, [pc, #80]	; (800fc0c <_SendPacket+0x2d4>)
 800fbbc:	7e1b      	ldrb	r3, [r3, #24]
 800fbbe:	4619      	mov	r1, r3
 800fbc0:	4a13      	ldr	r2, [pc, #76]	; (800fc10 <_SendPacket+0x2d8>)
 800fbc2:	460b      	mov	r3, r1
 800fbc4:	005b      	lsls	r3, r3, #1
 800fbc6:	440b      	add	r3, r1
 800fbc8:	00db      	lsls	r3, r3, #3
 800fbca:	4413      	add	r3, r2
 800fbcc:	336c      	adds	r3, #108	; 0x6c
 800fbce:	681a      	ldr	r2, [r3, #0]
 800fbd0:	4b0e      	ldr	r3, [pc, #56]	; (800fc0c <_SendPacket+0x2d4>)
 800fbd2:	7e1b      	ldrb	r3, [r3, #24]
 800fbd4:	4618      	mov	r0, r3
 800fbd6:	490e      	ldr	r1, [pc, #56]	; (800fc10 <_SendPacket+0x2d8>)
 800fbd8:	4603      	mov	r3, r0
 800fbda:	005b      	lsls	r3, r3, #1
 800fbdc:	4403      	add	r3, r0
 800fbde:	00db      	lsls	r3, r3, #3
 800fbe0:	440b      	add	r3, r1
 800fbe2:	3370      	adds	r3, #112	; 0x70
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	429a      	cmp	r2, r3
 800fbe8:	d00b      	beq.n	800fc02 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800fbea:	4b08      	ldr	r3, [pc, #32]	; (800fc0c <_SendPacket+0x2d4>)
 800fbec:	789b      	ldrb	r3, [r3, #2]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d107      	bne.n	800fc02 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800fbf2:	4b06      	ldr	r3, [pc, #24]	; (800fc0c <_SendPacket+0x2d4>)
 800fbf4:	2201      	movs	r2, #1
 800fbf6:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800fbf8:	f7ff fdbc 	bl	800f774 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800fbfc:	4b03      	ldr	r3, [pc, #12]	; (800fc0c <_SendPacket+0x2d4>)
 800fbfe:	2200      	movs	r2, #0
 800fc00:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800fc02:	bf00      	nop
 800fc04:	3728      	adds	r7, #40	; 0x28
 800fc06:	46bd      	mov	sp, r7
 800fc08:	bd80      	pop	{r7, pc}
 800fc0a:	bf00      	nop
 800fc0c:	20011678 	.word	0x20011678
 800fc10:	20010db8 	.word	0x20010db8

0800fc14 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800fc14:	b580      	push	{r7, lr}
 800fc16:	b086      	sub	sp, #24
 800fc18:	af02      	add	r7, sp, #8
 800fc1a:	60f8      	str	r0, [r7, #12]
 800fc1c:	60b9      	str	r1, [r7, #8]
 800fc1e:	607a      	str	r2, [r7, #4]
 800fc20:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800fc22:	2300      	movs	r3, #0
 800fc24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fc28:	4917      	ldr	r1, [pc, #92]	; (800fc88 <SEGGER_SYSVIEW_Init+0x74>)
 800fc2a:	4818      	ldr	r0, [pc, #96]	; (800fc8c <SEGGER_SYSVIEW_Init+0x78>)
 800fc2c:	f7ff fc76 	bl	800f51c <SEGGER_RTT_AllocUpBuffer>
 800fc30:	4603      	mov	r3, r0
 800fc32:	b2da      	uxtb	r2, r3
 800fc34:	4b16      	ldr	r3, [pc, #88]	; (800fc90 <SEGGER_SYSVIEW_Init+0x7c>)
 800fc36:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800fc38:	4b15      	ldr	r3, [pc, #84]	; (800fc90 <SEGGER_SYSVIEW_Init+0x7c>)
 800fc3a:	785a      	ldrb	r2, [r3, #1]
 800fc3c:	4b14      	ldr	r3, [pc, #80]	; (800fc90 <SEGGER_SYSVIEW_Init+0x7c>)
 800fc3e:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800fc40:	4b13      	ldr	r3, [pc, #76]	; (800fc90 <SEGGER_SYSVIEW_Init+0x7c>)
 800fc42:	7e1b      	ldrb	r3, [r3, #24]
 800fc44:	4618      	mov	r0, r3
 800fc46:	2300      	movs	r3, #0
 800fc48:	9300      	str	r3, [sp, #0]
 800fc4a:	2308      	movs	r3, #8
 800fc4c:	4a11      	ldr	r2, [pc, #68]	; (800fc94 <SEGGER_SYSVIEW_Init+0x80>)
 800fc4e:	490f      	ldr	r1, [pc, #60]	; (800fc8c <SEGGER_SYSVIEW_Init+0x78>)
 800fc50:	f7ff fce8 	bl	800f624 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800fc54:	4b0e      	ldr	r3, [pc, #56]	; (800fc90 <SEGGER_SYSVIEW_Init+0x7c>)
 800fc56:	2200      	movs	r2, #0
 800fc58:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800fc5a:	4b0f      	ldr	r3, [pc, #60]	; (800fc98 <SEGGER_SYSVIEW_Init+0x84>)
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	4a0c      	ldr	r2, [pc, #48]	; (800fc90 <SEGGER_SYSVIEW_Init+0x7c>)
 800fc60:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800fc62:	4a0b      	ldr	r2, [pc, #44]	; (800fc90 <SEGGER_SYSVIEW_Init+0x7c>)
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800fc68:	4a09      	ldr	r2, [pc, #36]	; (800fc90 <SEGGER_SYSVIEW_Init+0x7c>)
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800fc6e:	4a08      	ldr	r2, [pc, #32]	; (800fc90 <SEGGER_SYSVIEW_Init+0x7c>)
 800fc70:	68bb      	ldr	r3, [r7, #8]
 800fc72:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800fc74:	4a06      	ldr	r2, [pc, #24]	; (800fc90 <SEGGER_SYSVIEW_Init+0x7c>)
 800fc76:	683b      	ldr	r3, [r7, #0]
 800fc78:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800fc7a:	4b05      	ldr	r3, [pc, #20]	; (800fc90 <SEGGER_SYSVIEW_Init+0x7c>)
 800fc7c:	2200      	movs	r2, #0
 800fc7e:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800fc80:	bf00      	nop
 800fc82:	3710      	adds	r7, #16
 800fc84:	46bd      	mov	sp, r7
 800fc86:	bd80      	pop	{r7, pc}
 800fc88:	20011270 	.word	0x20011270
 800fc8c:	08011d00 	.word	0x08011d00
 800fc90:	20011678 	.word	0x20011678
 800fc94:	20011670 	.word	0x20011670
 800fc98:	e0001004 	.word	0xe0001004

0800fc9c <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800fc9c:	b480      	push	{r7}
 800fc9e:	b083      	sub	sp, #12
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800fca4:	4a04      	ldr	r2, [pc, #16]	; (800fcb8 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	6113      	str	r3, [r2, #16]
}
 800fcaa:	bf00      	nop
 800fcac:	370c      	adds	r7, #12
 800fcae:	46bd      	mov	sp, r7
 800fcb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcb4:	4770      	bx	lr
 800fcb6:	bf00      	nop
 800fcb8:	20011678 	.word	0x20011678

0800fcbc <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800fcbc:	b580      	push	{r7, lr}
 800fcbe:	b084      	sub	sp, #16
 800fcc0:	af00      	add	r7, sp, #0
 800fcc2:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800fcc4:	f3ef 8311 	mrs	r3, BASEPRI
 800fcc8:	f04f 0120 	mov.w	r1, #32
 800fccc:	f381 8811 	msr	BASEPRI, r1
 800fcd0:	60fb      	str	r3, [r7, #12]
 800fcd2:	4808      	ldr	r0, [pc, #32]	; (800fcf4 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800fcd4:	f7ff fd42 	bl	800f75c <_PreparePacket>
 800fcd8:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800fcda:	687a      	ldr	r2, [r7, #4]
 800fcdc:	68b9      	ldr	r1, [r7, #8]
 800fcde:	68b8      	ldr	r0, [r7, #8]
 800fce0:	f7ff fe2a 	bl	800f938 <_SendPacket>
  RECORD_END();
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	f383 8811 	msr	BASEPRI, r3
}
 800fcea:	bf00      	nop
 800fcec:	3710      	adds	r7, #16
 800fcee:	46bd      	mov	sp, r7
 800fcf0:	bd80      	pop	{r7, pc}
 800fcf2:	bf00      	nop
 800fcf4:	200116a8 	.word	0x200116a8

0800fcf8 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	b088      	sub	sp, #32
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	6078      	str	r0, [r7, #4]
 800fd00:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800fd02:	f3ef 8311 	mrs	r3, BASEPRI
 800fd06:	f04f 0120 	mov.w	r1, #32
 800fd0a:	f381 8811 	msr	BASEPRI, r1
 800fd0e:	617b      	str	r3, [r7, #20]
 800fd10:	4816      	ldr	r0, [pc, #88]	; (800fd6c <SEGGER_SYSVIEW_RecordU32+0x74>)
 800fd12:	f7ff fd23 	bl	800f75c <_PreparePacket>
 800fd16:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800fd18:	693b      	ldr	r3, [r7, #16]
 800fd1a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	61fb      	str	r3, [r7, #28]
 800fd20:	683b      	ldr	r3, [r7, #0]
 800fd22:	61bb      	str	r3, [r7, #24]
 800fd24:	e00b      	b.n	800fd3e <SEGGER_SYSVIEW_RecordU32+0x46>
 800fd26:	69bb      	ldr	r3, [r7, #24]
 800fd28:	b2da      	uxtb	r2, r3
 800fd2a:	69fb      	ldr	r3, [r7, #28]
 800fd2c:	1c59      	adds	r1, r3, #1
 800fd2e:	61f9      	str	r1, [r7, #28]
 800fd30:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800fd34:	b2d2      	uxtb	r2, r2
 800fd36:	701a      	strb	r2, [r3, #0]
 800fd38:	69bb      	ldr	r3, [r7, #24]
 800fd3a:	09db      	lsrs	r3, r3, #7
 800fd3c:	61bb      	str	r3, [r7, #24]
 800fd3e:	69bb      	ldr	r3, [r7, #24]
 800fd40:	2b7f      	cmp	r3, #127	; 0x7f
 800fd42:	d8f0      	bhi.n	800fd26 <SEGGER_SYSVIEW_RecordU32+0x2e>
 800fd44:	69fb      	ldr	r3, [r7, #28]
 800fd46:	1c5a      	adds	r2, r3, #1
 800fd48:	61fa      	str	r2, [r7, #28]
 800fd4a:	69ba      	ldr	r2, [r7, #24]
 800fd4c:	b2d2      	uxtb	r2, r2
 800fd4e:	701a      	strb	r2, [r3, #0]
 800fd50:	69fb      	ldr	r3, [r7, #28]
 800fd52:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800fd54:	687a      	ldr	r2, [r7, #4]
 800fd56:	68f9      	ldr	r1, [r7, #12]
 800fd58:	6938      	ldr	r0, [r7, #16]
 800fd5a:	f7ff fded 	bl	800f938 <_SendPacket>
  RECORD_END();
 800fd5e:	697b      	ldr	r3, [r7, #20]
 800fd60:	f383 8811 	msr	BASEPRI, r3
}
 800fd64:	bf00      	nop
 800fd66:	3720      	adds	r7, #32
 800fd68:	46bd      	mov	sp, r7
 800fd6a:	bd80      	pop	{r7, pc}
 800fd6c:	200116a8 	.word	0x200116a8

0800fd70 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800fd70:	b580      	push	{r7, lr}
 800fd72:	b08c      	sub	sp, #48	; 0x30
 800fd74:	af00      	add	r7, sp, #0
 800fd76:	60f8      	str	r0, [r7, #12]
 800fd78:	60b9      	str	r1, [r7, #8]
 800fd7a:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800fd7c:	f3ef 8311 	mrs	r3, BASEPRI
 800fd80:	f04f 0120 	mov.w	r1, #32
 800fd84:	f381 8811 	msr	BASEPRI, r1
 800fd88:	61fb      	str	r3, [r7, #28]
 800fd8a:	4825      	ldr	r0, [pc, #148]	; (800fe20 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800fd8c:	f7ff fce6 	bl	800f75c <_PreparePacket>
 800fd90:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800fd92:	69bb      	ldr	r3, [r7, #24]
 800fd94:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800fd96:	697b      	ldr	r3, [r7, #20]
 800fd98:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fd9a:	68bb      	ldr	r3, [r7, #8]
 800fd9c:	62bb      	str	r3, [r7, #40]	; 0x28
 800fd9e:	e00b      	b.n	800fdb8 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800fda0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fda2:	b2da      	uxtb	r2, r3
 800fda4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fda6:	1c59      	adds	r1, r3, #1
 800fda8:	62f9      	str	r1, [r7, #44]	; 0x2c
 800fdaa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800fdae:	b2d2      	uxtb	r2, r2
 800fdb0:	701a      	strb	r2, [r3, #0]
 800fdb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdb4:	09db      	lsrs	r3, r3, #7
 800fdb6:	62bb      	str	r3, [r7, #40]	; 0x28
 800fdb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdba:	2b7f      	cmp	r3, #127	; 0x7f
 800fdbc:	d8f0      	bhi.n	800fda0 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800fdbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdc0:	1c5a      	adds	r2, r3, #1
 800fdc2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fdc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fdc6:	b2d2      	uxtb	r2, r2
 800fdc8:	701a      	strb	r2, [r3, #0]
 800fdca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdcc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800fdce:	697b      	ldr	r3, [r7, #20]
 800fdd0:	627b      	str	r3, [r7, #36]	; 0x24
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	623b      	str	r3, [r7, #32]
 800fdd6:	e00b      	b.n	800fdf0 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800fdd8:	6a3b      	ldr	r3, [r7, #32]
 800fdda:	b2da      	uxtb	r2, r3
 800fddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdde:	1c59      	adds	r1, r3, #1
 800fde0:	6279      	str	r1, [r7, #36]	; 0x24
 800fde2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800fde6:	b2d2      	uxtb	r2, r2
 800fde8:	701a      	strb	r2, [r3, #0]
 800fdea:	6a3b      	ldr	r3, [r7, #32]
 800fdec:	09db      	lsrs	r3, r3, #7
 800fdee:	623b      	str	r3, [r7, #32]
 800fdf0:	6a3b      	ldr	r3, [r7, #32]
 800fdf2:	2b7f      	cmp	r3, #127	; 0x7f
 800fdf4:	d8f0      	bhi.n	800fdd8 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800fdf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdf8:	1c5a      	adds	r2, r3, #1
 800fdfa:	627a      	str	r2, [r7, #36]	; 0x24
 800fdfc:	6a3a      	ldr	r2, [r7, #32]
 800fdfe:	b2d2      	uxtb	r2, r2
 800fe00:	701a      	strb	r2, [r3, #0]
 800fe02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe04:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800fe06:	68fa      	ldr	r2, [r7, #12]
 800fe08:	6979      	ldr	r1, [r7, #20]
 800fe0a:	69b8      	ldr	r0, [r7, #24]
 800fe0c:	f7ff fd94 	bl	800f938 <_SendPacket>
  RECORD_END();
 800fe10:	69fb      	ldr	r3, [r7, #28]
 800fe12:	f383 8811 	msr	BASEPRI, r3
}
 800fe16:	bf00      	nop
 800fe18:	3730      	adds	r7, #48	; 0x30
 800fe1a:	46bd      	mov	sp, r7
 800fe1c:	bd80      	pop	{r7, pc}
 800fe1e:	bf00      	nop
 800fe20:	200116a8 	.word	0x200116a8

0800fe24 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800fe24:	b580      	push	{r7, lr}
 800fe26:	b08e      	sub	sp, #56	; 0x38
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	60f8      	str	r0, [r7, #12]
 800fe2c:	60b9      	str	r1, [r7, #8]
 800fe2e:	607a      	str	r2, [r7, #4]
 800fe30:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800fe32:	f3ef 8311 	mrs	r3, BASEPRI
 800fe36:	f04f 0120 	mov.w	r1, #32
 800fe3a:	f381 8811 	msr	BASEPRI, r1
 800fe3e:	61fb      	str	r3, [r7, #28]
 800fe40:	4832      	ldr	r0, [pc, #200]	; (800ff0c <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800fe42:	f7ff fc8b 	bl	800f75c <_PreparePacket>
 800fe46:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800fe48:	69bb      	ldr	r3, [r7, #24]
 800fe4a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800fe4c:	697b      	ldr	r3, [r7, #20]
 800fe4e:	637b      	str	r3, [r7, #52]	; 0x34
 800fe50:	68bb      	ldr	r3, [r7, #8]
 800fe52:	633b      	str	r3, [r7, #48]	; 0x30
 800fe54:	e00b      	b.n	800fe6e <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800fe56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe58:	b2da      	uxtb	r2, r3
 800fe5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe5c:	1c59      	adds	r1, r3, #1
 800fe5e:	6379      	str	r1, [r7, #52]	; 0x34
 800fe60:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800fe64:	b2d2      	uxtb	r2, r2
 800fe66:	701a      	strb	r2, [r3, #0]
 800fe68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe6a:	09db      	lsrs	r3, r3, #7
 800fe6c:	633b      	str	r3, [r7, #48]	; 0x30
 800fe6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe70:	2b7f      	cmp	r3, #127	; 0x7f
 800fe72:	d8f0      	bhi.n	800fe56 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 800fe74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe76:	1c5a      	adds	r2, r3, #1
 800fe78:	637a      	str	r2, [r7, #52]	; 0x34
 800fe7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fe7c:	b2d2      	uxtb	r2, r2
 800fe7e:	701a      	strb	r2, [r3, #0]
 800fe80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe82:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800fe84:	697b      	ldr	r3, [r7, #20]
 800fe86:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	62bb      	str	r3, [r7, #40]	; 0x28
 800fe8c:	e00b      	b.n	800fea6 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800fe8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe90:	b2da      	uxtb	r2, r3
 800fe92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe94:	1c59      	adds	r1, r3, #1
 800fe96:	62f9      	str	r1, [r7, #44]	; 0x2c
 800fe98:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800fe9c:	b2d2      	uxtb	r2, r2
 800fe9e:	701a      	strb	r2, [r3, #0]
 800fea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fea2:	09db      	lsrs	r3, r3, #7
 800fea4:	62bb      	str	r3, [r7, #40]	; 0x28
 800fea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fea8:	2b7f      	cmp	r3, #127	; 0x7f
 800feaa:	d8f0      	bhi.n	800fe8e <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800feac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800feae:	1c5a      	adds	r2, r3, #1
 800feb0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800feb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800feb4:	b2d2      	uxtb	r2, r2
 800feb6:	701a      	strb	r2, [r3, #0]
 800feb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800feba:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800febc:	697b      	ldr	r3, [r7, #20]
 800febe:	627b      	str	r3, [r7, #36]	; 0x24
 800fec0:	683b      	ldr	r3, [r7, #0]
 800fec2:	623b      	str	r3, [r7, #32]
 800fec4:	e00b      	b.n	800fede <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800fec6:	6a3b      	ldr	r3, [r7, #32]
 800fec8:	b2da      	uxtb	r2, r3
 800feca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fecc:	1c59      	adds	r1, r3, #1
 800fece:	6279      	str	r1, [r7, #36]	; 0x24
 800fed0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800fed4:	b2d2      	uxtb	r2, r2
 800fed6:	701a      	strb	r2, [r3, #0]
 800fed8:	6a3b      	ldr	r3, [r7, #32]
 800feda:	09db      	lsrs	r3, r3, #7
 800fedc:	623b      	str	r3, [r7, #32]
 800fede:	6a3b      	ldr	r3, [r7, #32]
 800fee0:	2b7f      	cmp	r3, #127	; 0x7f
 800fee2:	d8f0      	bhi.n	800fec6 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 800fee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fee6:	1c5a      	adds	r2, r3, #1
 800fee8:	627a      	str	r2, [r7, #36]	; 0x24
 800feea:	6a3a      	ldr	r2, [r7, #32]
 800feec:	b2d2      	uxtb	r2, r2
 800feee:	701a      	strb	r2, [r3, #0]
 800fef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fef2:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800fef4:	68fa      	ldr	r2, [r7, #12]
 800fef6:	6979      	ldr	r1, [r7, #20]
 800fef8:	69b8      	ldr	r0, [r7, #24]
 800fefa:	f7ff fd1d 	bl	800f938 <_SendPacket>
  RECORD_END();
 800fefe:	69fb      	ldr	r3, [r7, #28]
 800ff00:	f383 8811 	msr	BASEPRI, r3
}
 800ff04:	bf00      	nop
 800ff06:	3738      	adds	r7, #56	; 0x38
 800ff08:	46bd      	mov	sp, r7
 800ff0a:	bd80      	pop	{r7, pc}
 800ff0c:	200116a8 	.word	0x200116a8

0800ff10 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800ff10:	b580      	push	{r7, lr}
 800ff12:	b090      	sub	sp, #64	; 0x40
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	60f8      	str	r0, [r7, #12]
 800ff18:	60b9      	str	r1, [r7, #8]
 800ff1a:	607a      	str	r2, [r7, #4]
 800ff1c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800ff1e:	f3ef 8311 	mrs	r3, BASEPRI
 800ff22:	f04f 0120 	mov.w	r1, #32
 800ff26:	f381 8811 	msr	BASEPRI, r1
 800ff2a:	61fb      	str	r3, [r7, #28]
 800ff2c:	4840      	ldr	r0, [pc, #256]	; (8010030 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800ff2e:	f7ff fc15 	bl	800f75c <_PreparePacket>
 800ff32:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800ff34:	69bb      	ldr	r3, [r7, #24]
 800ff36:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800ff38:	697b      	ldr	r3, [r7, #20]
 800ff3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ff3c:	68bb      	ldr	r3, [r7, #8]
 800ff3e:	63bb      	str	r3, [r7, #56]	; 0x38
 800ff40:	e00b      	b.n	800ff5a <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800ff42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff44:	b2da      	uxtb	r2, r3
 800ff46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff48:	1c59      	adds	r1, r3, #1
 800ff4a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800ff4c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ff50:	b2d2      	uxtb	r2, r2
 800ff52:	701a      	strb	r2, [r3, #0]
 800ff54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff56:	09db      	lsrs	r3, r3, #7
 800ff58:	63bb      	str	r3, [r7, #56]	; 0x38
 800ff5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff5c:	2b7f      	cmp	r3, #127	; 0x7f
 800ff5e:	d8f0      	bhi.n	800ff42 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800ff60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff62:	1c5a      	adds	r2, r3, #1
 800ff64:	63fa      	str	r2, [r7, #60]	; 0x3c
 800ff66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ff68:	b2d2      	uxtb	r2, r2
 800ff6a:	701a      	strb	r2, [r3, #0]
 800ff6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff6e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800ff70:	697b      	ldr	r3, [r7, #20]
 800ff72:	637b      	str	r3, [r7, #52]	; 0x34
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	633b      	str	r3, [r7, #48]	; 0x30
 800ff78:	e00b      	b.n	800ff92 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800ff7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff7c:	b2da      	uxtb	r2, r3
 800ff7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff80:	1c59      	adds	r1, r3, #1
 800ff82:	6379      	str	r1, [r7, #52]	; 0x34
 800ff84:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ff88:	b2d2      	uxtb	r2, r2
 800ff8a:	701a      	strb	r2, [r3, #0]
 800ff8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff8e:	09db      	lsrs	r3, r3, #7
 800ff90:	633b      	str	r3, [r7, #48]	; 0x30
 800ff92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff94:	2b7f      	cmp	r3, #127	; 0x7f
 800ff96:	d8f0      	bhi.n	800ff7a <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 800ff98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff9a:	1c5a      	adds	r2, r3, #1
 800ff9c:	637a      	str	r2, [r7, #52]	; 0x34
 800ff9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ffa0:	b2d2      	uxtb	r2, r2
 800ffa2:	701a      	strb	r2, [r3, #0]
 800ffa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ffa6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800ffa8:	697b      	ldr	r3, [r7, #20]
 800ffaa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ffac:	683b      	ldr	r3, [r7, #0]
 800ffae:	62bb      	str	r3, [r7, #40]	; 0x28
 800ffb0:	e00b      	b.n	800ffca <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800ffb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffb4:	b2da      	uxtb	r2, r3
 800ffb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffb8:	1c59      	adds	r1, r3, #1
 800ffba:	62f9      	str	r1, [r7, #44]	; 0x2c
 800ffbc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ffc0:	b2d2      	uxtb	r2, r2
 800ffc2:	701a      	strb	r2, [r3, #0]
 800ffc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffc6:	09db      	lsrs	r3, r3, #7
 800ffc8:	62bb      	str	r3, [r7, #40]	; 0x28
 800ffca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffcc:	2b7f      	cmp	r3, #127	; 0x7f
 800ffce:	d8f0      	bhi.n	800ffb2 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800ffd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffd2:	1c5a      	adds	r2, r3, #1
 800ffd4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ffd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ffd8:	b2d2      	uxtb	r2, r2
 800ffda:	701a      	strb	r2, [r3, #0]
 800ffdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffde:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800ffe0:	697b      	ldr	r3, [r7, #20]
 800ffe2:	627b      	str	r3, [r7, #36]	; 0x24
 800ffe4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ffe6:	623b      	str	r3, [r7, #32]
 800ffe8:	e00b      	b.n	8010002 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800ffea:	6a3b      	ldr	r3, [r7, #32]
 800ffec:	b2da      	uxtb	r2, r3
 800ffee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fff0:	1c59      	adds	r1, r3, #1
 800fff2:	6279      	str	r1, [r7, #36]	; 0x24
 800fff4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800fff8:	b2d2      	uxtb	r2, r2
 800fffa:	701a      	strb	r2, [r3, #0]
 800fffc:	6a3b      	ldr	r3, [r7, #32]
 800fffe:	09db      	lsrs	r3, r3, #7
 8010000:	623b      	str	r3, [r7, #32]
 8010002:	6a3b      	ldr	r3, [r7, #32]
 8010004:	2b7f      	cmp	r3, #127	; 0x7f
 8010006:	d8f0      	bhi.n	800ffea <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8010008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801000a:	1c5a      	adds	r2, r3, #1
 801000c:	627a      	str	r2, [r7, #36]	; 0x24
 801000e:	6a3a      	ldr	r2, [r7, #32]
 8010010:	b2d2      	uxtb	r2, r2
 8010012:	701a      	strb	r2, [r3, #0]
 8010014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010016:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8010018:	68fa      	ldr	r2, [r7, #12]
 801001a:	6979      	ldr	r1, [r7, #20]
 801001c:	69b8      	ldr	r0, [r7, #24]
 801001e:	f7ff fc8b 	bl	800f938 <_SendPacket>
  RECORD_END();
 8010022:	69fb      	ldr	r3, [r7, #28]
 8010024:	f383 8811 	msr	BASEPRI, r3
}
 8010028:	bf00      	nop
 801002a:	3740      	adds	r7, #64	; 0x40
 801002c:	46bd      	mov	sp, r7
 801002e:	bd80      	pop	{r7, pc}
 8010030:	200116a8 	.word	0x200116a8

08010034 <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 8010034:	b580      	push	{r7, lr}
 8010036:	b092      	sub	sp, #72	; 0x48
 8010038:	af00      	add	r7, sp, #0
 801003a:	60f8      	str	r0, [r7, #12]
 801003c:	60b9      	str	r1, [r7, #8]
 801003e:	607a      	str	r2, [r7, #4]
 8010040:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 8010042:	f3ef 8311 	mrs	r3, BASEPRI
 8010046:	f04f 0120 	mov.w	r1, #32
 801004a:	f381 8811 	msr	BASEPRI, r1
 801004e:	61fb      	str	r3, [r7, #28]
 8010050:	484e      	ldr	r0, [pc, #312]	; (801018c <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 8010052:	f7ff fb83 	bl	800f75c <_PreparePacket>
 8010056:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8010058:	69bb      	ldr	r3, [r7, #24]
 801005a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 801005c:	697b      	ldr	r3, [r7, #20]
 801005e:	647b      	str	r3, [r7, #68]	; 0x44
 8010060:	68bb      	ldr	r3, [r7, #8]
 8010062:	643b      	str	r3, [r7, #64]	; 0x40
 8010064:	e00b      	b.n	801007e <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 8010066:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010068:	b2da      	uxtb	r2, r3
 801006a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801006c:	1c59      	adds	r1, r3, #1
 801006e:	6479      	str	r1, [r7, #68]	; 0x44
 8010070:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010074:	b2d2      	uxtb	r2, r2
 8010076:	701a      	strb	r2, [r3, #0]
 8010078:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801007a:	09db      	lsrs	r3, r3, #7
 801007c:	643b      	str	r3, [r7, #64]	; 0x40
 801007e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010080:	2b7f      	cmp	r3, #127	; 0x7f
 8010082:	d8f0      	bhi.n	8010066 <SEGGER_SYSVIEW_RecordU32x5+0x32>
 8010084:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010086:	1c5a      	adds	r2, r3, #1
 8010088:	647a      	str	r2, [r7, #68]	; 0x44
 801008a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801008c:	b2d2      	uxtb	r2, r2
 801008e:	701a      	strb	r2, [r3, #0]
 8010090:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010092:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8010094:	697b      	ldr	r3, [r7, #20]
 8010096:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	63bb      	str	r3, [r7, #56]	; 0x38
 801009c:	e00b      	b.n	80100b6 <SEGGER_SYSVIEW_RecordU32x5+0x82>
 801009e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100a0:	b2da      	uxtb	r2, r3
 80100a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80100a4:	1c59      	adds	r1, r3, #1
 80100a6:	63f9      	str	r1, [r7, #60]	; 0x3c
 80100a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80100ac:	b2d2      	uxtb	r2, r2
 80100ae:	701a      	strb	r2, [r3, #0]
 80100b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100b2:	09db      	lsrs	r3, r3, #7
 80100b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80100b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100b8:	2b7f      	cmp	r3, #127	; 0x7f
 80100ba:	d8f0      	bhi.n	801009e <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 80100bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80100be:	1c5a      	adds	r2, r3, #1
 80100c0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80100c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80100c4:	b2d2      	uxtb	r2, r2
 80100c6:	701a      	strb	r2, [r3, #0]
 80100c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80100ca:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80100cc:	697b      	ldr	r3, [r7, #20]
 80100ce:	637b      	str	r3, [r7, #52]	; 0x34
 80100d0:	683b      	ldr	r3, [r7, #0]
 80100d2:	633b      	str	r3, [r7, #48]	; 0x30
 80100d4:	e00b      	b.n	80100ee <SEGGER_SYSVIEW_RecordU32x5+0xba>
 80100d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100d8:	b2da      	uxtb	r2, r3
 80100da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100dc:	1c59      	adds	r1, r3, #1
 80100de:	6379      	str	r1, [r7, #52]	; 0x34
 80100e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80100e4:	b2d2      	uxtb	r2, r2
 80100e6:	701a      	strb	r2, [r3, #0]
 80100e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100ea:	09db      	lsrs	r3, r3, #7
 80100ec:	633b      	str	r3, [r7, #48]	; 0x30
 80100ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100f0:	2b7f      	cmp	r3, #127	; 0x7f
 80100f2:	d8f0      	bhi.n	80100d6 <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 80100f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100f6:	1c5a      	adds	r2, r3, #1
 80100f8:	637a      	str	r2, [r7, #52]	; 0x34
 80100fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80100fc:	b2d2      	uxtb	r2, r2
 80100fe:	701a      	strb	r2, [r3, #0]
 8010100:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010102:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8010104:	697b      	ldr	r3, [r7, #20]
 8010106:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010108:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801010a:	62bb      	str	r3, [r7, #40]	; 0x28
 801010c:	e00b      	b.n	8010126 <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 801010e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010110:	b2da      	uxtb	r2, r3
 8010112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010114:	1c59      	adds	r1, r3, #1
 8010116:	62f9      	str	r1, [r7, #44]	; 0x2c
 8010118:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801011c:	b2d2      	uxtb	r2, r2
 801011e:	701a      	strb	r2, [r3, #0]
 8010120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010122:	09db      	lsrs	r3, r3, #7
 8010124:	62bb      	str	r3, [r7, #40]	; 0x28
 8010126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010128:	2b7f      	cmp	r3, #127	; 0x7f
 801012a:	d8f0      	bhi.n	801010e <SEGGER_SYSVIEW_RecordU32x5+0xda>
 801012c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801012e:	1c5a      	adds	r2, r3, #1
 8010130:	62fa      	str	r2, [r7, #44]	; 0x2c
 8010132:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010134:	b2d2      	uxtb	r2, r2
 8010136:	701a      	strb	r2, [r3, #0]
 8010138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801013a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 801013c:	697b      	ldr	r3, [r7, #20]
 801013e:	627b      	str	r3, [r7, #36]	; 0x24
 8010140:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010142:	623b      	str	r3, [r7, #32]
 8010144:	e00b      	b.n	801015e <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 8010146:	6a3b      	ldr	r3, [r7, #32]
 8010148:	b2da      	uxtb	r2, r3
 801014a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801014c:	1c59      	adds	r1, r3, #1
 801014e:	6279      	str	r1, [r7, #36]	; 0x24
 8010150:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010154:	b2d2      	uxtb	r2, r2
 8010156:	701a      	strb	r2, [r3, #0]
 8010158:	6a3b      	ldr	r3, [r7, #32]
 801015a:	09db      	lsrs	r3, r3, #7
 801015c:	623b      	str	r3, [r7, #32]
 801015e:	6a3b      	ldr	r3, [r7, #32]
 8010160:	2b7f      	cmp	r3, #127	; 0x7f
 8010162:	d8f0      	bhi.n	8010146 <SEGGER_SYSVIEW_RecordU32x5+0x112>
 8010164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010166:	1c5a      	adds	r2, r3, #1
 8010168:	627a      	str	r2, [r7, #36]	; 0x24
 801016a:	6a3a      	ldr	r2, [r7, #32]
 801016c:	b2d2      	uxtb	r2, r2
 801016e:	701a      	strb	r2, [r3, #0]
 8010170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010172:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8010174:	68fa      	ldr	r2, [r7, #12]
 8010176:	6979      	ldr	r1, [r7, #20]
 8010178:	69b8      	ldr	r0, [r7, #24]
 801017a:	f7ff fbdd 	bl	800f938 <_SendPacket>
  RECORD_END();
 801017e:	69fb      	ldr	r3, [r7, #28]
 8010180:	f383 8811 	msr	BASEPRI, r3
}
 8010184:	bf00      	nop
 8010186:	3748      	adds	r7, #72	; 0x48
 8010188:	46bd      	mov	sp, r7
 801018a:	bd80      	pop	{r7, pc}
 801018c:	200116a8 	.word	0x200116a8

08010190 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8010190:	b580      	push	{r7, lr}
 8010192:	b08c      	sub	sp, #48	; 0x30
 8010194:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8010196:	4b58      	ldr	r3, [pc, #352]	; (80102f8 <SEGGER_SYSVIEW_Start+0x168>)
 8010198:	2201      	movs	r2, #1
 801019a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 801019c:	f3ef 8311 	mrs	r3, BASEPRI
 80101a0:	f04f 0120 	mov.w	r1, #32
 80101a4:	f381 8811 	msr	BASEPRI, r1
 80101a8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80101aa:	4b53      	ldr	r3, [pc, #332]	; (80102f8 <SEGGER_SYSVIEW_Start+0x168>)
 80101ac:	785b      	ldrb	r3, [r3, #1]
 80101ae:	220a      	movs	r2, #10
 80101b0:	4952      	ldr	r1, [pc, #328]	; (80102fc <SEGGER_SYSVIEW_Start+0x16c>)
 80101b2:	4618      	mov	r0, r3
 80101b4:	f7ff f930 	bl	800f418 <SEGGER_RTT_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80101be:	200a      	movs	r0, #10
 80101c0:	f7ff fd7c 	bl	800fcbc <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80101c4:	f3ef 8311 	mrs	r3, BASEPRI
 80101c8:	f04f 0120 	mov.w	r1, #32
 80101cc:	f381 8811 	msr	BASEPRI, r1
 80101d0:	60bb      	str	r3, [r7, #8]
 80101d2:	484b      	ldr	r0, [pc, #300]	; (8010300 <SEGGER_SYSVIEW_Start+0x170>)
 80101d4:	f7ff fac2 	bl	800f75c <_PreparePacket>
 80101d8:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80101de:	683b      	ldr	r3, [r7, #0]
 80101e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80101e2:	4b45      	ldr	r3, [pc, #276]	; (80102f8 <SEGGER_SYSVIEW_Start+0x168>)
 80101e4:	685b      	ldr	r3, [r3, #4]
 80101e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80101e8:	e00b      	b.n	8010202 <SEGGER_SYSVIEW_Start+0x72>
 80101ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101ec:	b2da      	uxtb	r2, r3
 80101ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101f0:	1c59      	adds	r1, r3, #1
 80101f2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80101f4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80101f8:	b2d2      	uxtb	r2, r2
 80101fa:	701a      	strb	r2, [r3, #0]
 80101fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101fe:	09db      	lsrs	r3, r3, #7
 8010200:	62bb      	str	r3, [r7, #40]	; 0x28
 8010202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010204:	2b7f      	cmp	r3, #127	; 0x7f
 8010206:	d8f0      	bhi.n	80101ea <SEGGER_SYSVIEW_Start+0x5a>
 8010208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801020a:	1c5a      	adds	r2, r3, #1
 801020c:	62fa      	str	r2, [r7, #44]	; 0x2c
 801020e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010210:	b2d2      	uxtb	r2, r2
 8010212:	701a      	strb	r2, [r3, #0]
 8010214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010216:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8010218:	683b      	ldr	r3, [r7, #0]
 801021a:	627b      	str	r3, [r7, #36]	; 0x24
 801021c:	4b36      	ldr	r3, [pc, #216]	; (80102f8 <SEGGER_SYSVIEW_Start+0x168>)
 801021e:	689b      	ldr	r3, [r3, #8]
 8010220:	623b      	str	r3, [r7, #32]
 8010222:	e00b      	b.n	801023c <SEGGER_SYSVIEW_Start+0xac>
 8010224:	6a3b      	ldr	r3, [r7, #32]
 8010226:	b2da      	uxtb	r2, r3
 8010228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801022a:	1c59      	adds	r1, r3, #1
 801022c:	6279      	str	r1, [r7, #36]	; 0x24
 801022e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010232:	b2d2      	uxtb	r2, r2
 8010234:	701a      	strb	r2, [r3, #0]
 8010236:	6a3b      	ldr	r3, [r7, #32]
 8010238:	09db      	lsrs	r3, r3, #7
 801023a:	623b      	str	r3, [r7, #32]
 801023c:	6a3b      	ldr	r3, [r7, #32]
 801023e:	2b7f      	cmp	r3, #127	; 0x7f
 8010240:	d8f0      	bhi.n	8010224 <SEGGER_SYSVIEW_Start+0x94>
 8010242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010244:	1c5a      	adds	r2, r3, #1
 8010246:	627a      	str	r2, [r7, #36]	; 0x24
 8010248:	6a3a      	ldr	r2, [r7, #32]
 801024a:	b2d2      	uxtb	r2, r2
 801024c:	701a      	strb	r2, [r3, #0]
 801024e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010250:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8010252:	683b      	ldr	r3, [r7, #0]
 8010254:	61fb      	str	r3, [r7, #28]
 8010256:	4b28      	ldr	r3, [pc, #160]	; (80102f8 <SEGGER_SYSVIEW_Start+0x168>)
 8010258:	691b      	ldr	r3, [r3, #16]
 801025a:	61bb      	str	r3, [r7, #24]
 801025c:	e00b      	b.n	8010276 <SEGGER_SYSVIEW_Start+0xe6>
 801025e:	69bb      	ldr	r3, [r7, #24]
 8010260:	b2da      	uxtb	r2, r3
 8010262:	69fb      	ldr	r3, [r7, #28]
 8010264:	1c59      	adds	r1, r3, #1
 8010266:	61f9      	str	r1, [r7, #28]
 8010268:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801026c:	b2d2      	uxtb	r2, r2
 801026e:	701a      	strb	r2, [r3, #0]
 8010270:	69bb      	ldr	r3, [r7, #24]
 8010272:	09db      	lsrs	r3, r3, #7
 8010274:	61bb      	str	r3, [r7, #24]
 8010276:	69bb      	ldr	r3, [r7, #24]
 8010278:	2b7f      	cmp	r3, #127	; 0x7f
 801027a:	d8f0      	bhi.n	801025e <SEGGER_SYSVIEW_Start+0xce>
 801027c:	69fb      	ldr	r3, [r7, #28]
 801027e:	1c5a      	adds	r2, r3, #1
 8010280:	61fa      	str	r2, [r7, #28]
 8010282:	69ba      	ldr	r2, [r7, #24]
 8010284:	b2d2      	uxtb	r2, r2
 8010286:	701a      	strb	r2, [r3, #0]
 8010288:	69fb      	ldr	r3, [r7, #28]
 801028a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 801028c:	683b      	ldr	r3, [r7, #0]
 801028e:	617b      	str	r3, [r7, #20]
 8010290:	2300      	movs	r3, #0
 8010292:	613b      	str	r3, [r7, #16]
 8010294:	e00b      	b.n	80102ae <SEGGER_SYSVIEW_Start+0x11e>
 8010296:	693b      	ldr	r3, [r7, #16]
 8010298:	b2da      	uxtb	r2, r3
 801029a:	697b      	ldr	r3, [r7, #20]
 801029c:	1c59      	adds	r1, r3, #1
 801029e:	6179      	str	r1, [r7, #20]
 80102a0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80102a4:	b2d2      	uxtb	r2, r2
 80102a6:	701a      	strb	r2, [r3, #0]
 80102a8:	693b      	ldr	r3, [r7, #16]
 80102aa:	09db      	lsrs	r3, r3, #7
 80102ac:	613b      	str	r3, [r7, #16]
 80102ae:	693b      	ldr	r3, [r7, #16]
 80102b0:	2b7f      	cmp	r3, #127	; 0x7f
 80102b2:	d8f0      	bhi.n	8010296 <SEGGER_SYSVIEW_Start+0x106>
 80102b4:	697b      	ldr	r3, [r7, #20]
 80102b6:	1c5a      	adds	r2, r3, #1
 80102b8:	617a      	str	r2, [r7, #20]
 80102ba:	693a      	ldr	r2, [r7, #16]
 80102bc:	b2d2      	uxtb	r2, r2
 80102be:	701a      	strb	r2, [r3, #0]
 80102c0:	697b      	ldr	r3, [r7, #20]
 80102c2:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80102c4:	2218      	movs	r2, #24
 80102c6:	6839      	ldr	r1, [r7, #0]
 80102c8:	6878      	ldr	r0, [r7, #4]
 80102ca:	f7ff fb35 	bl	800f938 <_SendPacket>
      RECORD_END();
 80102ce:	68bb      	ldr	r3, [r7, #8]
 80102d0:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80102d4:	4b08      	ldr	r3, [pc, #32]	; (80102f8 <SEGGER_SYSVIEW_Start+0x168>)
 80102d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80102d8:	2b00      	cmp	r3, #0
 80102da:	d002      	beq.n	80102e2 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 80102dc:	4b06      	ldr	r3, [pc, #24]	; (80102f8 <SEGGER_SYSVIEW_Start+0x168>)
 80102de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80102e0:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80102e2:	f000 f9eb 	bl	80106bc <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80102e6:	f000 f9b1 	bl	801064c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80102ea:	f000 fc83 	bl	8010bf4 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80102ee:	bf00      	nop
 80102f0:	3730      	adds	r7, #48	; 0x30
 80102f2:	46bd      	mov	sp, r7
 80102f4:	bd80      	pop	{r7, pc}
 80102f6:	bf00      	nop
 80102f8:	20011678 	.word	0x20011678
 80102fc:	08011dd8 	.word	0x08011dd8
 8010300:	200116a8 	.word	0x200116a8

08010304 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8010304:	b580      	push	{r7, lr}
 8010306:	b082      	sub	sp, #8
 8010308:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 801030a:	f3ef 8311 	mrs	r3, BASEPRI
 801030e:	f04f 0120 	mov.w	r1, #32
 8010312:	f381 8811 	msr	BASEPRI, r1
 8010316:	607b      	str	r3, [r7, #4]
 8010318:	480b      	ldr	r0, [pc, #44]	; (8010348 <SEGGER_SYSVIEW_Stop+0x44>)
 801031a:	f7ff fa1f 	bl	800f75c <_PreparePacket>
 801031e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8010320:	4b0a      	ldr	r3, [pc, #40]	; (801034c <SEGGER_SYSVIEW_Stop+0x48>)
 8010322:	781b      	ldrb	r3, [r3, #0]
 8010324:	2b00      	cmp	r3, #0
 8010326:	d007      	beq.n	8010338 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8010328:	220b      	movs	r2, #11
 801032a:	6839      	ldr	r1, [r7, #0]
 801032c:	6838      	ldr	r0, [r7, #0]
 801032e:	f7ff fb03 	bl	800f938 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8010332:	4b06      	ldr	r3, [pc, #24]	; (801034c <SEGGER_SYSVIEW_Stop+0x48>)
 8010334:	2200      	movs	r2, #0
 8010336:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	f383 8811 	msr	BASEPRI, r3
}
 801033e:	bf00      	nop
 8010340:	3708      	adds	r7, #8
 8010342:	46bd      	mov	sp, r7
 8010344:	bd80      	pop	{r7, pc}
 8010346:	bf00      	nop
 8010348:	200116a8 	.word	0x200116a8
 801034c:	20011678 	.word	0x20011678

08010350 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8010350:	b580      	push	{r7, lr}
 8010352:	b08c      	sub	sp, #48	; 0x30
 8010354:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8010356:	f3ef 8311 	mrs	r3, BASEPRI
 801035a:	f04f 0120 	mov.w	r1, #32
 801035e:	f381 8811 	msr	BASEPRI, r1
 8010362:	60fb      	str	r3, [r7, #12]
 8010364:	4845      	ldr	r0, [pc, #276]	; (801047c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8010366:	f7ff f9f9 	bl	800f75c <_PreparePacket>
 801036a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 801036c:	68bb      	ldr	r3, [r7, #8]
 801036e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010374:	4b42      	ldr	r3, [pc, #264]	; (8010480 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8010376:	685b      	ldr	r3, [r3, #4]
 8010378:	62bb      	str	r3, [r7, #40]	; 0x28
 801037a:	e00b      	b.n	8010394 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 801037c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801037e:	b2da      	uxtb	r2, r3
 8010380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010382:	1c59      	adds	r1, r3, #1
 8010384:	62f9      	str	r1, [r7, #44]	; 0x2c
 8010386:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801038a:	b2d2      	uxtb	r2, r2
 801038c:	701a      	strb	r2, [r3, #0]
 801038e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010390:	09db      	lsrs	r3, r3, #7
 8010392:	62bb      	str	r3, [r7, #40]	; 0x28
 8010394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010396:	2b7f      	cmp	r3, #127	; 0x7f
 8010398:	d8f0      	bhi.n	801037c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 801039a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801039c:	1c5a      	adds	r2, r3, #1
 801039e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80103a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80103a2:	b2d2      	uxtb	r2, r2
 80103a4:	701a      	strb	r2, [r3, #0]
 80103a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103a8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	627b      	str	r3, [r7, #36]	; 0x24
 80103ae:	4b34      	ldr	r3, [pc, #208]	; (8010480 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80103b0:	689b      	ldr	r3, [r3, #8]
 80103b2:	623b      	str	r3, [r7, #32]
 80103b4:	e00b      	b.n	80103ce <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80103b6:	6a3b      	ldr	r3, [r7, #32]
 80103b8:	b2da      	uxtb	r2, r3
 80103ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103bc:	1c59      	adds	r1, r3, #1
 80103be:	6279      	str	r1, [r7, #36]	; 0x24
 80103c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80103c4:	b2d2      	uxtb	r2, r2
 80103c6:	701a      	strb	r2, [r3, #0]
 80103c8:	6a3b      	ldr	r3, [r7, #32]
 80103ca:	09db      	lsrs	r3, r3, #7
 80103cc:	623b      	str	r3, [r7, #32]
 80103ce:	6a3b      	ldr	r3, [r7, #32]
 80103d0:	2b7f      	cmp	r3, #127	; 0x7f
 80103d2:	d8f0      	bhi.n	80103b6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80103d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103d6:	1c5a      	adds	r2, r3, #1
 80103d8:	627a      	str	r2, [r7, #36]	; 0x24
 80103da:	6a3a      	ldr	r2, [r7, #32]
 80103dc:	b2d2      	uxtb	r2, r2
 80103de:	701a      	strb	r2, [r3, #0]
 80103e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103e2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	61fb      	str	r3, [r7, #28]
 80103e8:	4b25      	ldr	r3, [pc, #148]	; (8010480 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80103ea:	691b      	ldr	r3, [r3, #16]
 80103ec:	61bb      	str	r3, [r7, #24]
 80103ee:	e00b      	b.n	8010408 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80103f0:	69bb      	ldr	r3, [r7, #24]
 80103f2:	b2da      	uxtb	r2, r3
 80103f4:	69fb      	ldr	r3, [r7, #28]
 80103f6:	1c59      	adds	r1, r3, #1
 80103f8:	61f9      	str	r1, [r7, #28]
 80103fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80103fe:	b2d2      	uxtb	r2, r2
 8010400:	701a      	strb	r2, [r3, #0]
 8010402:	69bb      	ldr	r3, [r7, #24]
 8010404:	09db      	lsrs	r3, r3, #7
 8010406:	61bb      	str	r3, [r7, #24]
 8010408:	69bb      	ldr	r3, [r7, #24]
 801040a:	2b7f      	cmp	r3, #127	; 0x7f
 801040c:	d8f0      	bhi.n	80103f0 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 801040e:	69fb      	ldr	r3, [r7, #28]
 8010410:	1c5a      	adds	r2, r3, #1
 8010412:	61fa      	str	r2, [r7, #28]
 8010414:	69ba      	ldr	r2, [r7, #24]
 8010416:	b2d2      	uxtb	r2, r2
 8010418:	701a      	strb	r2, [r3, #0]
 801041a:	69fb      	ldr	r3, [r7, #28]
 801041c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	617b      	str	r3, [r7, #20]
 8010422:	2300      	movs	r3, #0
 8010424:	613b      	str	r3, [r7, #16]
 8010426:	e00b      	b.n	8010440 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8010428:	693b      	ldr	r3, [r7, #16]
 801042a:	b2da      	uxtb	r2, r3
 801042c:	697b      	ldr	r3, [r7, #20]
 801042e:	1c59      	adds	r1, r3, #1
 8010430:	6179      	str	r1, [r7, #20]
 8010432:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010436:	b2d2      	uxtb	r2, r2
 8010438:	701a      	strb	r2, [r3, #0]
 801043a:	693b      	ldr	r3, [r7, #16]
 801043c:	09db      	lsrs	r3, r3, #7
 801043e:	613b      	str	r3, [r7, #16]
 8010440:	693b      	ldr	r3, [r7, #16]
 8010442:	2b7f      	cmp	r3, #127	; 0x7f
 8010444:	d8f0      	bhi.n	8010428 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8010446:	697b      	ldr	r3, [r7, #20]
 8010448:	1c5a      	adds	r2, r3, #1
 801044a:	617a      	str	r2, [r7, #20]
 801044c:	693a      	ldr	r2, [r7, #16]
 801044e:	b2d2      	uxtb	r2, r2
 8010450:	701a      	strb	r2, [r3, #0]
 8010452:	697b      	ldr	r3, [r7, #20]
 8010454:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8010456:	2218      	movs	r2, #24
 8010458:	6879      	ldr	r1, [r7, #4]
 801045a:	68b8      	ldr	r0, [r7, #8]
 801045c:	f7ff fa6c 	bl	800f938 <_SendPacket>
  RECORD_END();
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8010466:	4b06      	ldr	r3, [pc, #24]	; (8010480 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8010468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801046a:	2b00      	cmp	r3, #0
 801046c:	d002      	beq.n	8010474 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 801046e:	4b04      	ldr	r3, [pc, #16]	; (8010480 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8010470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010472:	4798      	blx	r3
  }
}
 8010474:	bf00      	nop
 8010476:	3730      	adds	r7, #48	; 0x30
 8010478:	46bd      	mov	sp, r7
 801047a:	bd80      	pop	{r7, pc}
 801047c:	200116a8 	.word	0x200116a8
 8010480:	20011678 	.word	0x20011678

08010484 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8010484:	b580      	push	{r7, lr}
 8010486:	b092      	sub	sp, #72	; 0x48
 8010488:	af00      	add	r7, sp, #0
 801048a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 801048c:	f3ef 8311 	mrs	r3, BASEPRI
 8010490:	f04f 0120 	mov.w	r1, #32
 8010494:	f381 8811 	msr	BASEPRI, r1
 8010498:	617b      	str	r3, [r7, #20]
 801049a:	486a      	ldr	r0, [pc, #424]	; (8010644 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 801049c:	f7ff f95e 	bl	800f75c <_PreparePacket>
 80104a0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80104a2:	693b      	ldr	r3, [r7, #16]
 80104a4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	647b      	str	r3, [r7, #68]	; 0x44
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	681a      	ldr	r2, [r3, #0]
 80104ae:	4b66      	ldr	r3, [pc, #408]	; (8010648 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80104b0:	691b      	ldr	r3, [r3, #16]
 80104b2:	1ad3      	subs	r3, r2, r3
 80104b4:	643b      	str	r3, [r7, #64]	; 0x40
 80104b6:	e00b      	b.n	80104d0 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80104b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104ba:	b2da      	uxtb	r2, r3
 80104bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80104be:	1c59      	adds	r1, r3, #1
 80104c0:	6479      	str	r1, [r7, #68]	; 0x44
 80104c2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80104c6:	b2d2      	uxtb	r2, r2
 80104c8:	701a      	strb	r2, [r3, #0]
 80104ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104cc:	09db      	lsrs	r3, r3, #7
 80104ce:	643b      	str	r3, [r7, #64]	; 0x40
 80104d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104d2:	2b7f      	cmp	r3, #127	; 0x7f
 80104d4:	d8f0      	bhi.n	80104b8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80104d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80104d8:	1c5a      	adds	r2, r3, #1
 80104da:	647a      	str	r2, [r7, #68]	; 0x44
 80104dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80104de:	b2d2      	uxtb	r2, r2
 80104e0:	701a      	strb	r2, [r3, #0]
 80104e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80104e4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	689b      	ldr	r3, [r3, #8]
 80104ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80104f0:	e00b      	b.n	801050a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80104f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104f4:	b2da      	uxtb	r2, r3
 80104f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80104f8:	1c59      	adds	r1, r3, #1
 80104fa:	63f9      	str	r1, [r7, #60]	; 0x3c
 80104fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010500:	b2d2      	uxtb	r2, r2
 8010502:	701a      	strb	r2, [r3, #0]
 8010504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010506:	09db      	lsrs	r3, r3, #7
 8010508:	63bb      	str	r3, [r7, #56]	; 0x38
 801050a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801050c:	2b7f      	cmp	r3, #127	; 0x7f
 801050e:	d8f0      	bhi.n	80104f2 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8010510:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010512:	1c5a      	adds	r2, r3, #1
 8010514:	63fa      	str	r2, [r7, #60]	; 0x3c
 8010516:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010518:	b2d2      	uxtb	r2, r2
 801051a:	701a      	strb	r2, [r3, #0]
 801051c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801051e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	685b      	ldr	r3, [r3, #4]
 8010524:	2220      	movs	r2, #32
 8010526:	4619      	mov	r1, r3
 8010528:	68f8      	ldr	r0, [r7, #12]
 801052a:	f7ff f8c7 	bl	800f6bc <_EncodeStr>
 801052e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8010530:	2209      	movs	r2, #9
 8010532:	68f9      	ldr	r1, [r7, #12]
 8010534:	6938      	ldr	r0, [r7, #16]
 8010536:	f7ff f9ff 	bl	800f938 <_SendPacket>
  //
  pPayload = pPayloadStart;
 801053a:	693b      	ldr	r3, [r7, #16]
 801053c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	637b      	str	r3, [r7, #52]	; 0x34
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	681a      	ldr	r2, [r3, #0]
 8010546:	4b40      	ldr	r3, [pc, #256]	; (8010648 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8010548:	691b      	ldr	r3, [r3, #16]
 801054a:	1ad3      	subs	r3, r2, r3
 801054c:	633b      	str	r3, [r7, #48]	; 0x30
 801054e:	e00b      	b.n	8010568 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8010550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010552:	b2da      	uxtb	r2, r3
 8010554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010556:	1c59      	adds	r1, r3, #1
 8010558:	6379      	str	r1, [r7, #52]	; 0x34
 801055a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801055e:	b2d2      	uxtb	r2, r2
 8010560:	701a      	strb	r2, [r3, #0]
 8010562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010564:	09db      	lsrs	r3, r3, #7
 8010566:	633b      	str	r3, [r7, #48]	; 0x30
 8010568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801056a:	2b7f      	cmp	r3, #127	; 0x7f
 801056c:	d8f0      	bhi.n	8010550 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 801056e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010570:	1c5a      	adds	r2, r3, #1
 8010572:	637a      	str	r2, [r7, #52]	; 0x34
 8010574:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010576:	b2d2      	uxtb	r2, r2
 8010578:	701a      	strb	r2, [r3, #0]
 801057a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801057c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	68db      	ldr	r3, [r3, #12]
 8010586:	62bb      	str	r3, [r7, #40]	; 0x28
 8010588:	e00b      	b.n	80105a2 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 801058a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801058c:	b2da      	uxtb	r2, r3
 801058e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010590:	1c59      	adds	r1, r3, #1
 8010592:	62f9      	str	r1, [r7, #44]	; 0x2c
 8010594:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010598:	b2d2      	uxtb	r2, r2
 801059a:	701a      	strb	r2, [r3, #0]
 801059c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801059e:	09db      	lsrs	r3, r3, #7
 80105a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80105a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105a4:	2b7f      	cmp	r3, #127	; 0x7f
 80105a6:	d8f0      	bhi.n	801058a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80105a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105aa:	1c5a      	adds	r2, r3, #1
 80105ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80105ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80105b0:	b2d2      	uxtb	r2, r2
 80105b2:	701a      	strb	r2, [r3, #0]
 80105b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105b6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	627b      	str	r3, [r7, #36]	; 0x24
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	691b      	ldr	r3, [r3, #16]
 80105c0:	623b      	str	r3, [r7, #32]
 80105c2:	e00b      	b.n	80105dc <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80105c4:	6a3b      	ldr	r3, [r7, #32]
 80105c6:	b2da      	uxtb	r2, r3
 80105c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105ca:	1c59      	adds	r1, r3, #1
 80105cc:	6279      	str	r1, [r7, #36]	; 0x24
 80105ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80105d2:	b2d2      	uxtb	r2, r2
 80105d4:	701a      	strb	r2, [r3, #0]
 80105d6:	6a3b      	ldr	r3, [r7, #32]
 80105d8:	09db      	lsrs	r3, r3, #7
 80105da:	623b      	str	r3, [r7, #32]
 80105dc:	6a3b      	ldr	r3, [r7, #32]
 80105de:	2b7f      	cmp	r3, #127	; 0x7f
 80105e0:	d8f0      	bhi.n	80105c4 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80105e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105e4:	1c5a      	adds	r2, r3, #1
 80105e6:	627a      	str	r2, [r7, #36]	; 0x24
 80105e8:	6a3a      	ldr	r2, [r7, #32]
 80105ea:	b2d2      	uxtb	r2, r2
 80105ec:	701a      	strb	r2, [r3, #0]
 80105ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105f0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	61fb      	str	r3, [r7, #28]
 80105f6:	2300      	movs	r3, #0
 80105f8:	61bb      	str	r3, [r7, #24]
 80105fa:	e00b      	b.n	8010614 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80105fc:	69bb      	ldr	r3, [r7, #24]
 80105fe:	b2da      	uxtb	r2, r3
 8010600:	69fb      	ldr	r3, [r7, #28]
 8010602:	1c59      	adds	r1, r3, #1
 8010604:	61f9      	str	r1, [r7, #28]
 8010606:	f062 027f 	orn	r2, r2, #127	; 0x7f
 801060a:	b2d2      	uxtb	r2, r2
 801060c:	701a      	strb	r2, [r3, #0]
 801060e:	69bb      	ldr	r3, [r7, #24]
 8010610:	09db      	lsrs	r3, r3, #7
 8010612:	61bb      	str	r3, [r7, #24]
 8010614:	69bb      	ldr	r3, [r7, #24]
 8010616:	2b7f      	cmp	r3, #127	; 0x7f
 8010618:	d8f0      	bhi.n	80105fc <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 801061a:	69fb      	ldr	r3, [r7, #28]
 801061c:	1c5a      	adds	r2, r3, #1
 801061e:	61fa      	str	r2, [r7, #28]
 8010620:	69ba      	ldr	r2, [r7, #24]
 8010622:	b2d2      	uxtb	r2, r2
 8010624:	701a      	strb	r2, [r3, #0]
 8010626:	69fb      	ldr	r3, [r7, #28]
 8010628:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 801062a:	2215      	movs	r2, #21
 801062c:	68f9      	ldr	r1, [r7, #12]
 801062e:	6938      	ldr	r0, [r7, #16]
 8010630:	f7ff f982 	bl	800f938 <_SendPacket>
  RECORD_END();
 8010634:	697b      	ldr	r3, [r7, #20]
 8010636:	f383 8811 	msr	BASEPRI, r3
}
 801063a:	bf00      	nop
 801063c:	3748      	adds	r7, #72	; 0x48
 801063e:	46bd      	mov	sp, r7
 8010640:	bd80      	pop	{r7, pc}
 8010642:	bf00      	nop
 8010644:	200116a8 	.word	0x200116a8
 8010648:	20011678 	.word	0x20011678

0801064c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 801064c:	b580      	push	{r7, lr}
 801064e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8010650:	4b07      	ldr	r3, [pc, #28]	; (8010670 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8010652:	6a1b      	ldr	r3, [r3, #32]
 8010654:	2b00      	cmp	r3, #0
 8010656:	d008      	beq.n	801066a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8010658:	4b05      	ldr	r3, [pc, #20]	; (8010670 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 801065a:	6a1b      	ldr	r3, [r3, #32]
 801065c:	685b      	ldr	r3, [r3, #4]
 801065e:	2b00      	cmp	r3, #0
 8010660:	d003      	beq.n	801066a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8010662:	4b03      	ldr	r3, [pc, #12]	; (8010670 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8010664:	6a1b      	ldr	r3, [r3, #32]
 8010666:	685b      	ldr	r3, [r3, #4]
 8010668:	4798      	blx	r3
  }
}
 801066a:	bf00      	nop
 801066c:	bd80      	pop	{r7, pc}
 801066e:	bf00      	nop
 8010670:	20011678 	.word	0x20011678

08010674 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8010674:	b580      	push	{r7, lr}
 8010676:	b086      	sub	sp, #24
 8010678:	af00      	add	r7, sp, #0
 801067a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 801067c:	f3ef 8311 	mrs	r3, BASEPRI
 8010680:	f04f 0120 	mov.w	r1, #32
 8010684:	f381 8811 	msr	BASEPRI, r1
 8010688:	617b      	str	r3, [r7, #20]
 801068a:	480b      	ldr	r0, [pc, #44]	; (80106b8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 801068c:	f7ff f866 	bl	800f75c <_PreparePacket>
 8010690:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8010692:	2280      	movs	r2, #128	; 0x80
 8010694:	6879      	ldr	r1, [r7, #4]
 8010696:	6938      	ldr	r0, [r7, #16]
 8010698:	f7ff f810 	bl	800f6bc <_EncodeStr>
 801069c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 801069e:	220e      	movs	r2, #14
 80106a0:	68f9      	ldr	r1, [r7, #12]
 80106a2:	6938      	ldr	r0, [r7, #16]
 80106a4:	f7ff f948 	bl	800f938 <_SendPacket>
  RECORD_END();
 80106a8:	697b      	ldr	r3, [r7, #20]
 80106aa:	f383 8811 	msr	BASEPRI, r3
}
 80106ae:	bf00      	nop
 80106b0:	3718      	adds	r7, #24
 80106b2:	46bd      	mov	sp, r7
 80106b4:	bd80      	pop	{r7, pc}
 80106b6:	bf00      	nop
 80106b8:	200116a8 	.word	0x200116a8

080106bc <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80106bc:	b590      	push	{r4, r7, lr}
 80106be:	b083      	sub	sp, #12
 80106c0:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80106c2:	4b15      	ldr	r3, [pc, #84]	; (8010718 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80106c4:	6a1b      	ldr	r3, [r3, #32]
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d01a      	beq.n	8010700 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80106ca:	4b13      	ldr	r3, [pc, #76]	; (8010718 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80106cc:	6a1b      	ldr	r3, [r3, #32]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d015      	beq.n	8010700 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80106d4:	4b10      	ldr	r3, [pc, #64]	; (8010718 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80106d6:	6a1b      	ldr	r3, [r3, #32]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	4798      	blx	r3
 80106dc:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80106e0:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80106e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80106e6:	f04f 0200 	mov.w	r2, #0
 80106ea:	f04f 0300 	mov.w	r3, #0
 80106ee:	000a      	movs	r2, r1
 80106f0:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80106f2:	4613      	mov	r3, r2
 80106f4:	461a      	mov	r2, r3
 80106f6:	4621      	mov	r1, r4
 80106f8:	200d      	movs	r0, #13
 80106fa:	f7ff fb39 	bl	800fd70 <SEGGER_SYSVIEW_RecordU32x2>
 80106fe:	e006      	b.n	801070e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8010700:	4b06      	ldr	r3, [pc, #24]	; (801071c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	4619      	mov	r1, r3
 8010706:	200c      	movs	r0, #12
 8010708:	f7ff faf6 	bl	800fcf8 <SEGGER_SYSVIEW_RecordU32>
  }
}
 801070c:	bf00      	nop
 801070e:	bf00      	nop
 8010710:	370c      	adds	r7, #12
 8010712:	46bd      	mov	sp, r7
 8010714:	bd90      	pop	{r4, r7, pc}
 8010716:	bf00      	nop
 8010718:	20011678 	.word	0x20011678
 801071c:	e0001004 	.word	0xe0001004

08010720 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8010720:	b580      	push	{r7, lr}
 8010722:	b086      	sub	sp, #24
 8010724:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8010726:	f3ef 8311 	mrs	r3, BASEPRI
 801072a:	f04f 0120 	mov.w	r1, #32
 801072e:	f381 8811 	msr	BASEPRI, r1
 8010732:	60fb      	str	r3, [r7, #12]
 8010734:	4819      	ldr	r0, [pc, #100]	; (801079c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8010736:	f7ff f811 	bl	800f75c <_PreparePacket>
 801073a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 801073c:	68bb      	ldr	r3, [r7, #8]
 801073e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8010740:	4b17      	ldr	r3, [pc, #92]	; (80107a0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010748:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	617b      	str	r3, [r7, #20]
 801074e:	683b      	ldr	r3, [r7, #0]
 8010750:	613b      	str	r3, [r7, #16]
 8010752:	e00b      	b.n	801076c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8010754:	693b      	ldr	r3, [r7, #16]
 8010756:	b2da      	uxtb	r2, r3
 8010758:	697b      	ldr	r3, [r7, #20]
 801075a:	1c59      	adds	r1, r3, #1
 801075c:	6179      	str	r1, [r7, #20]
 801075e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010762:	b2d2      	uxtb	r2, r2
 8010764:	701a      	strb	r2, [r3, #0]
 8010766:	693b      	ldr	r3, [r7, #16]
 8010768:	09db      	lsrs	r3, r3, #7
 801076a:	613b      	str	r3, [r7, #16]
 801076c:	693b      	ldr	r3, [r7, #16]
 801076e:	2b7f      	cmp	r3, #127	; 0x7f
 8010770:	d8f0      	bhi.n	8010754 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8010772:	697b      	ldr	r3, [r7, #20]
 8010774:	1c5a      	adds	r2, r3, #1
 8010776:	617a      	str	r2, [r7, #20]
 8010778:	693a      	ldr	r2, [r7, #16]
 801077a:	b2d2      	uxtb	r2, r2
 801077c:	701a      	strb	r2, [r3, #0]
 801077e:	697b      	ldr	r3, [r7, #20]
 8010780:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8010782:	2202      	movs	r2, #2
 8010784:	6879      	ldr	r1, [r7, #4]
 8010786:	68b8      	ldr	r0, [r7, #8]
 8010788:	f7ff f8d6 	bl	800f938 <_SendPacket>
  RECORD_END();
 801078c:	68fb      	ldr	r3, [r7, #12]
 801078e:	f383 8811 	msr	BASEPRI, r3
}
 8010792:	bf00      	nop
 8010794:	3718      	adds	r7, #24
 8010796:	46bd      	mov	sp, r7
 8010798:	bd80      	pop	{r7, pc}
 801079a:	bf00      	nop
 801079c:	200116a8 	.word	0x200116a8
 80107a0:	e000ed04 	.word	0xe000ed04

080107a4 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80107a4:	b580      	push	{r7, lr}
 80107a6:	b082      	sub	sp, #8
 80107a8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80107aa:	f3ef 8311 	mrs	r3, BASEPRI
 80107ae:	f04f 0120 	mov.w	r1, #32
 80107b2:	f381 8811 	msr	BASEPRI, r1
 80107b6:	607b      	str	r3, [r7, #4]
 80107b8:	4807      	ldr	r0, [pc, #28]	; (80107d8 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80107ba:	f7fe ffcf 	bl	800f75c <_PreparePacket>
 80107be:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80107c0:	2203      	movs	r2, #3
 80107c2:	6839      	ldr	r1, [r7, #0]
 80107c4:	6838      	ldr	r0, [r7, #0]
 80107c6:	f7ff f8b7 	bl	800f938 <_SendPacket>
  RECORD_END();
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	f383 8811 	msr	BASEPRI, r3
}
 80107d0:	bf00      	nop
 80107d2:	3708      	adds	r7, #8
 80107d4:	46bd      	mov	sp, r7
 80107d6:	bd80      	pop	{r7, pc}
 80107d8:	200116a8 	.word	0x200116a8

080107dc <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80107dc:	b580      	push	{r7, lr}
 80107de:	b082      	sub	sp, #8
 80107e0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80107e2:	f3ef 8311 	mrs	r3, BASEPRI
 80107e6:	f04f 0120 	mov.w	r1, #32
 80107ea:	f381 8811 	msr	BASEPRI, r1
 80107ee:	607b      	str	r3, [r7, #4]
 80107f0:	4807      	ldr	r0, [pc, #28]	; (8010810 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80107f2:	f7fe ffb3 	bl	800f75c <_PreparePacket>
 80107f6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80107f8:	2212      	movs	r2, #18
 80107fa:	6839      	ldr	r1, [r7, #0]
 80107fc:	6838      	ldr	r0, [r7, #0]
 80107fe:	f7ff f89b 	bl	800f938 <_SendPacket>
  RECORD_END();
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	f383 8811 	msr	BASEPRI, r3
}
 8010808:	bf00      	nop
 801080a:	3708      	adds	r7, #8
 801080c:	46bd      	mov	sp, r7
 801080e:	bd80      	pop	{r7, pc}
 8010810:	200116a8 	.word	0x200116a8

08010814 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8010814:	b580      	push	{r7, lr}
 8010816:	b082      	sub	sp, #8
 8010818:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 801081a:	f3ef 8311 	mrs	r3, BASEPRI
 801081e:	f04f 0120 	mov.w	r1, #32
 8010822:	f381 8811 	msr	BASEPRI, r1
 8010826:	607b      	str	r3, [r7, #4]
 8010828:	4807      	ldr	r0, [pc, #28]	; (8010848 <SEGGER_SYSVIEW_OnIdle+0x34>)
 801082a:	f7fe ff97 	bl	800f75c <_PreparePacket>
 801082e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8010830:	2211      	movs	r2, #17
 8010832:	6839      	ldr	r1, [r7, #0]
 8010834:	6838      	ldr	r0, [r7, #0]
 8010836:	f7ff f87f 	bl	800f938 <_SendPacket>
  RECORD_END();
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	f383 8811 	msr	BASEPRI, r3
}
 8010840:	bf00      	nop
 8010842:	3708      	adds	r7, #8
 8010844:	46bd      	mov	sp, r7
 8010846:	bd80      	pop	{r7, pc}
 8010848:	200116a8 	.word	0x200116a8

0801084c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 801084c:	b580      	push	{r7, lr}
 801084e:	b088      	sub	sp, #32
 8010850:	af00      	add	r7, sp, #0
 8010852:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8010854:	f3ef 8311 	mrs	r3, BASEPRI
 8010858:	f04f 0120 	mov.w	r1, #32
 801085c:	f381 8811 	msr	BASEPRI, r1
 8010860:	617b      	str	r3, [r7, #20]
 8010862:	4819      	ldr	r0, [pc, #100]	; (80108c8 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8010864:	f7fe ff7a 	bl	800f75c <_PreparePacket>
 8010868:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 801086a:	693b      	ldr	r3, [r7, #16]
 801086c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 801086e:	4b17      	ldr	r3, [pc, #92]	; (80108cc <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8010870:	691b      	ldr	r3, [r3, #16]
 8010872:	687a      	ldr	r2, [r7, #4]
 8010874:	1ad3      	subs	r3, r2, r3
 8010876:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8010878:	68fb      	ldr	r3, [r7, #12]
 801087a:	61fb      	str	r3, [r7, #28]
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	61bb      	str	r3, [r7, #24]
 8010880:	e00b      	b.n	801089a <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8010882:	69bb      	ldr	r3, [r7, #24]
 8010884:	b2da      	uxtb	r2, r3
 8010886:	69fb      	ldr	r3, [r7, #28]
 8010888:	1c59      	adds	r1, r3, #1
 801088a:	61f9      	str	r1, [r7, #28]
 801088c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010890:	b2d2      	uxtb	r2, r2
 8010892:	701a      	strb	r2, [r3, #0]
 8010894:	69bb      	ldr	r3, [r7, #24]
 8010896:	09db      	lsrs	r3, r3, #7
 8010898:	61bb      	str	r3, [r7, #24]
 801089a:	69bb      	ldr	r3, [r7, #24]
 801089c:	2b7f      	cmp	r3, #127	; 0x7f
 801089e:	d8f0      	bhi.n	8010882 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80108a0:	69fb      	ldr	r3, [r7, #28]
 80108a2:	1c5a      	adds	r2, r3, #1
 80108a4:	61fa      	str	r2, [r7, #28]
 80108a6:	69ba      	ldr	r2, [r7, #24]
 80108a8:	b2d2      	uxtb	r2, r2
 80108aa:	701a      	strb	r2, [r3, #0]
 80108ac:	69fb      	ldr	r3, [r7, #28]
 80108ae:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80108b0:	2208      	movs	r2, #8
 80108b2:	68f9      	ldr	r1, [r7, #12]
 80108b4:	6938      	ldr	r0, [r7, #16]
 80108b6:	f7ff f83f 	bl	800f938 <_SendPacket>
  RECORD_END();
 80108ba:	697b      	ldr	r3, [r7, #20]
 80108bc:	f383 8811 	msr	BASEPRI, r3
}
 80108c0:	bf00      	nop
 80108c2:	3720      	adds	r7, #32
 80108c4:	46bd      	mov	sp, r7
 80108c6:	bd80      	pop	{r7, pc}
 80108c8:	200116a8 	.word	0x200116a8
 80108cc:	20011678 	.word	0x20011678

080108d0 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b088      	sub	sp, #32
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80108d8:	f3ef 8311 	mrs	r3, BASEPRI
 80108dc:	f04f 0120 	mov.w	r1, #32
 80108e0:	f381 8811 	msr	BASEPRI, r1
 80108e4:	617b      	str	r3, [r7, #20]
 80108e6:	4819      	ldr	r0, [pc, #100]	; (801094c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80108e8:	f7fe ff38 	bl	800f75c <_PreparePacket>
 80108ec:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80108ee:	693b      	ldr	r3, [r7, #16]
 80108f0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80108f2:	4b17      	ldr	r3, [pc, #92]	; (8010950 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80108f4:	691b      	ldr	r3, [r3, #16]
 80108f6:	687a      	ldr	r2, [r7, #4]
 80108f8:	1ad3      	subs	r3, r2, r3
 80108fa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	61fb      	str	r3, [r7, #28]
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	61bb      	str	r3, [r7, #24]
 8010904:	e00b      	b.n	801091e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8010906:	69bb      	ldr	r3, [r7, #24]
 8010908:	b2da      	uxtb	r2, r3
 801090a:	69fb      	ldr	r3, [r7, #28]
 801090c:	1c59      	adds	r1, r3, #1
 801090e:	61f9      	str	r1, [r7, #28]
 8010910:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010914:	b2d2      	uxtb	r2, r2
 8010916:	701a      	strb	r2, [r3, #0]
 8010918:	69bb      	ldr	r3, [r7, #24]
 801091a:	09db      	lsrs	r3, r3, #7
 801091c:	61bb      	str	r3, [r7, #24]
 801091e:	69bb      	ldr	r3, [r7, #24]
 8010920:	2b7f      	cmp	r3, #127	; 0x7f
 8010922:	d8f0      	bhi.n	8010906 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8010924:	69fb      	ldr	r3, [r7, #28]
 8010926:	1c5a      	adds	r2, r3, #1
 8010928:	61fa      	str	r2, [r7, #28]
 801092a:	69ba      	ldr	r2, [r7, #24]
 801092c:	b2d2      	uxtb	r2, r2
 801092e:	701a      	strb	r2, [r3, #0]
 8010930:	69fb      	ldr	r3, [r7, #28]
 8010932:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8010934:	2204      	movs	r2, #4
 8010936:	68f9      	ldr	r1, [r7, #12]
 8010938:	6938      	ldr	r0, [r7, #16]
 801093a:	f7fe fffd 	bl	800f938 <_SendPacket>
  RECORD_END();
 801093e:	697b      	ldr	r3, [r7, #20]
 8010940:	f383 8811 	msr	BASEPRI, r3
}
 8010944:	bf00      	nop
 8010946:	3720      	adds	r7, #32
 8010948:	46bd      	mov	sp, r7
 801094a:	bd80      	pop	{r7, pc}
 801094c:	200116a8 	.word	0x200116a8
 8010950:	20011678 	.word	0x20011678

08010954 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8010954:	b580      	push	{r7, lr}
 8010956:	b088      	sub	sp, #32
 8010958:	af00      	add	r7, sp, #0
 801095a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 801095c:	f3ef 8311 	mrs	r3, BASEPRI
 8010960:	f04f 0120 	mov.w	r1, #32
 8010964:	f381 8811 	msr	BASEPRI, r1
 8010968:	617b      	str	r3, [r7, #20]
 801096a:	4819      	ldr	r0, [pc, #100]	; (80109d0 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 801096c:	f7fe fef6 	bl	800f75c <_PreparePacket>
 8010970:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8010972:	693b      	ldr	r3, [r7, #16]
 8010974:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8010976:	4b17      	ldr	r3, [pc, #92]	; (80109d4 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8010978:	691b      	ldr	r3, [r3, #16]
 801097a:	687a      	ldr	r2, [r7, #4]
 801097c:	1ad3      	subs	r3, r2, r3
 801097e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	61fb      	str	r3, [r7, #28]
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	61bb      	str	r3, [r7, #24]
 8010988:	e00b      	b.n	80109a2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 801098a:	69bb      	ldr	r3, [r7, #24]
 801098c:	b2da      	uxtb	r2, r3
 801098e:	69fb      	ldr	r3, [r7, #28]
 8010990:	1c59      	adds	r1, r3, #1
 8010992:	61f9      	str	r1, [r7, #28]
 8010994:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010998:	b2d2      	uxtb	r2, r2
 801099a:	701a      	strb	r2, [r3, #0]
 801099c:	69bb      	ldr	r3, [r7, #24]
 801099e:	09db      	lsrs	r3, r3, #7
 80109a0:	61bb      	str	r3, [r7, #24]
 80109a2:	69bb      	ldr	r3, [r7, #24]
 80109a4:	2b7f      	cmp	r3, #127	; 0x7f
 80109a6:	d8f0      	bhi.n	801098a <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80109a8:	69fb      	ldr	r3, [r7, #28]
 80109aa:	1c5a      	adds	r2, r3, #1
 80109ac:	61fa      	str	r2, [r7, #28]
 80109ae:	69ba      	ldr	r2, [r7, #24]
 80109b0:	b2d2      	uxtb	r2, r2
 80109b2:	701a      	strb	r2, [r3, #0]
 80109b4:	69fb      	ldr	r3, [r7, #28]
 80109b6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80109b8:	2206      	movs	r2, #6
 80109ba:	68f9      	ldr	r1, [r7, #12]
 80109bc:	6938      	ldr	r0, [r7, #16]
 80109be:	f7fe ffbb 	bl	800f938 <_SendPacket>
  RECORD_END();
 80109c2:	697b      	ldr	r3, [r7, #20]
 80109c4:	f383 8811 	msr	BASEPRI, r3
}
 80109c8:	bf00      	nop
 80109ca:	3720      	adds	r7, #32
 80109cc:	46bd      	mov	sp, r7
 80109ce:	bd80      	pop	{r7, pc}
 80109d0:	200116a8 	.word	0x200116a8
 80109d4:	20011678 	.word	0x20011678

080109d8 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80109d8:	b580      	push	{r7, lr}
 80109da:	b08a      	sub	sp, #40	; 0x28
 80109dc:	af00      	add	r7, sp, #0
 80109de:	6078      	str	r0, [r7, #4]
 80109e0:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80109e2:	f3ef 8311 	mrs	r3, BASEPRI
 80109e6:	f04f 0120 	mov.w	r1, #32
 80109ea:	f381 8811 	msr	BASEPRI, r1
 80109ee:	617b      	str	r3, [r7, #20]
 80109f0:	4827      	ldr	r0, [pc, #156]	; (8010a90 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80109f2:	f7fe feb3 	bl	800f75c <_PreparePacket>
 80109f6:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80109f8:	693b      	ldr	r3, [r7, #16]
 80109fa:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80109fc:	4b25      	ldr	r3, [pc, #148]	; (8010a94 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80109fe:	691b      	ldr	r3, [r3, #16]
 8010a00:	687a      	ldr	r2, [r7, #4]
 8010a02:	1ad3      	subs	r3, r2, r3
 8010a04:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8010a06:	68fb      	ldr	r3, [r7, #12]
 8010a08:	627b      	str	r3, [r7, #36]	; 0x24
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	623b      	str	r3, [r7, #32]
 8010a0e:	e00b      	b.n	8010a28 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8010a10:	6a3b      	ldr	r3, [r7, #32]
 8010a12:	b2da      	uxtb	r2, r3
 8010a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a16:	1c59      	adds	r1, r3, #1
 8010a18:	6279      	str	r1, [r7, #36]	; 0x24
 8010a1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010a1e:	b2d2      	uxtb	r2, r2
 8010a20:	701a      	strb	r2, [r3, #0]
 8010a22:	6a3b      	ldr	r3, [r7, #32]
 8010a24:	09db      	lsrs	r3, r3, #7
 8010a26:	623b      	str	r3, [r7, #32]
 8010a28:	6a3b      	ldr	r3, [r7, #32]
 8010a2a:	2b7f      	cmp	r3, #127	; 0x7f
 8010a2c:	d8f0      	bhi.n	8010a10 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8010a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a30:	1c5a      	adds	r2, r3, #1
 8010a32:	627a      	str	r2, [r7, #36]	; 0x24
 8010a34:	6a3a      	ldr	r2, [r7, #32]
 8010a36:	b2d2      	uxtb	r2, r2
 8010a38:	701a      	strb	r2, [r3, #0]
 8010a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a3c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	61fb      	str	r3, [r7, #28]
 8010a42:	683b      	ldr	r3, [r7, #0]
 8010a44:	61bb      	str	r3, [r7, #24]
 8010a46:	e00b      	b.n	8010a60 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8010a48:	69bb      	ldr	r3, [r7, #24]
 8010a4a:	b2da      	uxtb	r2, r3
 8010a4c:	69fb      	ldr	r3, [r7, #28]
 8010a4e:	1c59      	adds	r1, r3, #1
 8010a50:	61f9      	str	r1, [r7, #28]
 8010a52:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010a56:	b2d2      	uxtb	r2, r2
 8010a58:	701a      	strb	r2, [r3, #0]
 8010a5a:	69bb      	ldr	r3, [r7, #24]
 8010a5c:	09db      	lsrs	r3, r3, #7
 8010a5e:	61bb      	str	r3, [r7, #24]
 8010a60:	69bb      	ldr	r3, [r7, #24]
 8010a62:	2b7f      	cmp	r3, #127	; 0x7f
 8010a64:	d8f0      	bhi.n	8010a48 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8010a66:	69fb      	ldr	r3, [r7, #28]
 8010a68:	1c5a      	adds	r2, r3, #1
 8010a6a:	61fa      	str	r2, [r7, #28]
 8010a6c:	69ba      	ldr	r2, [r7, #24]
 8010a6e:	b2d2      	uxtb	r2, r2
 8010a70:	701a      	strb	r2, [r3, #0]
 8010a72:	69fb      	ldr	r3, [r7, #28]
 8010a74:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8010a76:	2207      	movs	r2, #7
 8010a78:	68f9      	ldr	r1, [r7, #12]
 8010a7a:	6938      	ldr	r0, [r7, #16]
 8010a7c:	f7fe ff5c 	bl	800f938 <_SendPacket>
  RECORD_END();
 8010a80:	697b      	ldr	r3, [r7, #20]
 8010a82:	f383 8811 	msr	BASEPRI, r3
}
 8010a86:	bf00      	nop
 8010a88:	3728      	adds	r7, #40	; 0x28
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	bd80      	pop	{r7, pc}
 8010a8e:	bf00      	nop
 8010a90:	200116a8 	.word	0x200116a8
 8010a94:	20011678 	.word	0x20011678

08010a98 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8010a98:	b480      	push	{r7}
 8010a9a:	b083      	sub	sp, #12
 8010a9c:	af00      	add	r7, sp, #0
 8010a9e:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8010aa0:	4b04      	ldr	r3, [pc, #16]	; (8010ab4 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8010aa2:	691b      	ldr	r3, [r3, #16]
 8010aa4:	687a      	ldr	r2, [r7, #4]
 8010aa6:	1ad3      	subs	r3, r2, r3
}
 8010aa8:	4618      	mov	r0, r3
 8010aaa:	370c      	adds	r7, #12
 8010aac:	46bd      	mov	sp, r7
 8010aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ab2:	4770      	bx	lr
 8010ab4:	20011678 	.word	0x20011678

08010ab8 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8010ab8:	b580      	push	{r7, lr}
 8010aba:	b08c      	sub	sp, #48	; 0x30
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	4603      	mov	r3, r0
 8010ac0:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8010ac2:	4b3b      	ldr	r3, [pc, #236]	; (8010bb0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d06d      	beq.n	8010ba6 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8010aca:	4b39      	ldr	r3, [pc, #228]	; (8010bb0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	62bb      	str	r3, [r7, #40]	; 0x28
 8010ad4:	e008      	b.n	8010ae8 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8010ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ad8:	691b      	ldr	r3, [r3, #16]
 8010ada:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8010adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d007      	beq.n	8010af2 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8010ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ae4:	3301      	adds	r3, #1
 8010ae6:	62bb      	str	r3, [r7, #40]	; 0x28
 8010ae8:	79fb      	ldrb	r3, [r7, #7]
 8010aea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010aec:	429a      	cmp	r2, r3
 8010aee:	d3f2      	bcc.n	8010ad6 <SEGGER_SYSVIEW_SendModule+0x1e>
 8010af0:	e000      	b.n	8010af4 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8010af2:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8010af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d055      	beq.n	8010ba6 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8010afa:	f3ef 8311 	mrs	r3, BASEPRI
 8010afe:	f04f 0120 	mov.w	r1, #32
 8010b02:	f381 8811 	msr	BASEPRI, r1
 8010b06:	617b      	str	r3, [r7, #20]
 8010b08:	482a      	ldr	r0, [pc, #168]	; (8010bb4 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8010b0a:	f7fe fe27 	bl	800f75c <_PreparePacket>
 8010b0e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8010b10:	693b      	ldr	r3, [r7, #16]
 8010b12:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	627b      	str	r3, [r7, #36]	; 0x24
 8010b18:	79fb      	ldrb	r3, [r7, #7]
 8010b1a:	623b      	str	r3, [r7, #32]
 8010b1c:	e00b      	b.n	8010b36 <SEGGER_SYSVIEW_SendModule+0x7e>
 8010b1e:	6a3b      	ldr	r3, [r7, #32]
 8010b20:	b2da      	uxtb	r2, r3
 8010b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b24:	1c59      	adds	r1, r3, #1
 8010b26:	6279      	str	r1, [r7, #36]	; 0x24
 8010b28:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010b2c:	b2d2      	uxtb	r2, r2
 8010b2e:	701a      	strb	r2, [r3, #0]
 8010b30:	6a3b      	ldr	r3, [r7, #32]
 8010b32:	09db      	lsrs	r3, r3, #7
 8010b34:	623b      	str	r3, [r7, #32]
 8010b36:	6a3b      	ldr	r3, [r7, #32]
 8010b38:	2b7f      	cmp	r3, #127	; 0x7f
 8010b3a:	d8f0      	bhi.n	8010b1e <SEGGER_SYSVIEW_SendModule+0x66>
 8010b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b3e:	1c5a      	adds	r2, r3, #1
 8010b40:	627a      	str	r2, [r7, #36]	; 0x24
 8010b42:	6a3a      	ldr	r2, [r7, #32]
 8010b44:	b2d2      	uxtb	r2, r2
 8010b46:	701a      	strb	r2, [r3, #0]
 8010b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b4a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	61fb      	str	r3, [r7, #28]
 8010b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b52:	689b      	ldr	r3, [r3, #8]
 8010b54:	61bb      	str	r3, [r7, #24]
 8010b56:	e00b      	b.n	8010b70 <SEGGER_SYSVIEW_SendModule+0xb8>
 8010b58:	69bb      	ldr	r3, [r7, #24]
 8010b5a:	b2da      	uxtb	r2, r3
 8010b5c:	69fb      	ldr	r3, [r7, #28]
 8010b5e:	1c59      	adds	r1, r3, #1
 8010b60:	61f9      	str	r1, [r7, #28]
 8010b62:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010b66:	b2d2      	uxtb	r2, r2
 8010b68:	701a      	strb	r2, [r3, #0]
 8010b6a:	69bb      	ldr	r3, [r7, #24]
 8010b6c:	09db      	lsrs	r3, r3, #7
 8010b6e:	61bb      	str	r3, [r7, #24]
 8010b70:	69bb      	ldr	r3, [r7, #24]
 8010b72:	2b7f      	cmp	r3, #127	; 0x7f
 8010b74:	d8f0      	bhi.n	8010b58 <SEGGER_SYSVIEW_SendModule+0xa0>
 8010b76:	69fb      	ldr	r3, [r7, #28]
 8010b78:	1c5a      	adds	r2, r3, #1
 8010b7a:	61fa      	str	r2, [r7, #28]
 8010b7c:	69ba      	ldr	r2, [r7, #24]
 8010b7e:	b2d2      	uxtb	r2, r2
 8010b80:	701a      	strb	r2, [r3, #0]
 8010b82:	69fb      	ldr	r3, [r7, #28]
 8010b84:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8010b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	2280      	movs	r2, #128	; 0x80
 8010b8c:	4619      	mov	r1, r3
 8010b8e:	68f8      	ldr	r0, [r7, #12]
 8010b90:	f7fe fd94 	bl	800f6bc <_EncodeStr>
 8010b94:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8010b96:	2216      	movs	r2, #22
 8010b98:	68f9      	ldr	r1, [r7, #12]
 8010b9a:	6938      	ldr	r0, [r7, #16]
 8010b9c:	f7fe fecc 	bl	800f938 <_SendPacket>
      RECORD_END();
 8010ba0:	697b      	ldr	r3, [r7, #20]
 8010ba2:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8010ba6:	bf00      	nop
 8010ba8:	3730      	adds	r7, #48	; 0x30
 8010baa:	46bd      	mov	sp, r7
 8010bac:	bd80      	pop	{r7, pc}
 8010bae:	bf00      	nop
 8010bb0:	200116a0 	.word	0x200116a0
 8010bb4:	200116a8 	.word	0x200116a8

08010bb8 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	b082      	sub	sp, #8
 8010bbc:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8010bbe:	4b0c      	ldr	r3, [pc, #48]	; (8010bf0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d00f      	beq.n	8010be6 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8010bc6:	4b0a      	ldr	r3, [pc, #40]	; (8010bf0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	68db      	ldr	r3, [r3, #12]
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d002      	beq.n	8010bda <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	68db      	ldr	r3, [r3, #12]
 8010bd8:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	691b      	ldr	r3, [r3, #16]
 8010bde:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d1f2      	bne.n	8010bcc <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8010be6:	bf00      	nop
 8010be8:	3708      	adds	r7, #8
 8010bea:	46bd      	mov	sp, r7
 8010bec:	bd80      	pop	{r7, pc}
 8010bee:	bf00      	nop
 8010bf0:	200116a0 	.word	0x200116a0

08010bf4 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8010bf4:	b580      	push	{r7, lr}
 8010bf6:	b086      	sub	sp, #24
 8010bf8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8010bfa:	f3ef 8311 	mrs	r3, BASEPRI
 8010bfe:	f04f 0120 	mov.w	r1, #32
 8010c02:	f381 8811 	msr	BASEPRI, r1
 8010c06:	60fb      	str	r3, [r7, #12]
 8010c08:	4817      	ldr	r0, [pc, #92]	; (8010c68 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8010c0a:	f7fe fda7 	bl	800f75c <_PreparePacket>
 8010c0e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8010c10:	68bb      	ldr	r3, [r7, #8]
 8010c12:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	617b      	str	r3, [r7, #20]
 8010c18:	4b14      	ldr	r3, [pc, #80]	; (8010c6c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8010c1a:	781b      	ldrb	r3, [r3, #0]
 8010c1c:	613b      	str	r3, [r7, #16]
 8010c1e:	e00b      	b.n	8010c38 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8010c20:	693b      	ldr	r3, [r7, #16]
 8010c22:	b2da      	uxtb	r2, r3
 8010c24:	697b      	ldr	r3, [r7, #20]
 8010c26:	1c59      	adds	r1, r3, #1
 8010c28:	6179      	str	r1, [r7, #20]
 8010c2a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010c2e:	b2d2      	uxtb	r2, r2
 8010c30:	701a      	strb	r2, [r3, #0]
 8010c32:	693b      	ldr	r3, [r7, #16]
 8010c34:	09db      	lsrs	r3, r3, #7
 8010c36:	613b      	str	r3, [r7, #16]
 8010c38:	693b      	ldr	r3, [r7, #16]
 8010c3a:	2b7f      	cmp	r3, #127	; 0x7f
 8010c3c:	d8f0      	bhi.n	8010c20 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8010c3e:	697b      	ldr	r3, [r7, #20]
 8010c40:	1c5a      	adds	r2, r3, #1
 8010c42:	617a      	str	r2, [r7, #20]
 8010c44:	693a      	ldr	r2, [r7, #16]
 8010c46:	b2d2      	uxtb	r2, r2
 8010c48:	701a      	strb	r2, [r3, #0]
 8010c4a:	697b      	ldr	r3, [r7, #20]
 8010c4c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8010c4e:	221b      	movs	r2, #27
 8010c50:	6879      	ldr	r1, [r7, #4]
 8010c52:	68b8      	ldr	r0, [r7, #8]
 8010c54:	f7fe fe70 	bl	800f938 <_SendPacket>
  RECORD_END();
 8010c58:	68fb      	ldr	r3, [r7, #12]
 8010c5a:	f383 8811 	msr	BASEPRI, r3
}
 8010c5e:	bf00      	nop
 8010c60:	3718      	adds	r7, #24
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bd80      	pop	{r7, pc}
 8010c66:	bf00      	nop
 8010c68:	200116a8 	.word	0x200116a8
 8010c6c:	200116a4 	.word	0x200116a4

08010c70 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8010c70:	b580      	push	{r7, lr}
 8010c72:	b08a      	sub	sp, #40	; 0x28
 8010c74:	af00      	add	r7, sp, #0
 8010c76:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8010c78:	f3ef 8311 	mrs	r3, BASEPRI
 8010c7c:	f04f 0120 	mov.w	r1, #32
 8010c80:	f381 8811 	msr	BASEPRI, r1
 8010c84:	617b      	str	r3, [r7, #20]
 8010c86:	4827      	ldr	r0, [pc, #156]	; (8010d24 <SEGGER_SYSVIEW_Warn+0xb4>)
 8010c88:	f7fe fd68 	bl	800f75c <_PreparePacket>
 8010c8c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8010c8e:	2280      	movs	r2, #128	; 0x80
 8010c90:	6879      	ldr	r1, [r7, #4]
 8010c92:	6938      	ldr	r0, [r7, #16]
 8010c94:	f7fe fd12 	bl	800f6bc <_EncodeStr>
 8010c98:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8010c9e:	2301      	movs	r3, #1
 8010ca0:	623b      	str	r3, [r7, #32]
 8010ca2:	e00b      	b.n	8010cbc <SEGGER_SYSVIEW_Warn+0x4c>
 8010ca4:	6a3b      	ldr	r3, [r7, #32]
 8010ca6:	b2da      	uxtb	r2, r3
 8010ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010caa:	1c59      	adds	r1, r3, #1
 8010cac:	6279      	str	r1, [r7, #36]	; 0x24
 8010cae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010cb2:	b2d2      	uxtb	r2, r2
 8010cb4:	701a      	strb	r2, [r3, #0]
 8010cb6:	6a3b      	ldr	r3, [r7, #32]
 8010cb8:	09db      	lsrs	r3, r3, #7
 8010cba:	623b      	str	r3, [r7, #32]
 8010cbc:	6a3b      	ldr	r3, [r7, #32]
 8010cbe:	2b7f      	cmp	r3, #127	; 0x7f
 8010cc0:	d8f0      	bhi.n	8010ca4 <SEGGER_SYSVIEW_Warn+0x34>
 8010cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cc4:	1c5a      	adds	r2, r3, #1
 8010cc6:	627a      	str	r2, [r7, #36]	; 0x24
 8010cc8:	6a3a      	ldr	r2, [r7, #32]
 8010cca:	b2d2      	uxtb	r2, r2
 8010ccc:	701a      	strb	r2, [r3, #0]
 8010cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cd0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8010cd2:	68fb      	ldr	r3, [r7, #12]
 8010cd4:	61fb      	str	r3, [r7, #28]
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	61bb      	str	r3, [r7, #24]
 8010cda:	e00b      	b.n	8010cf4 <SEGGER_SYSVIEW_Warn+0x84>
 8010cdc:	69bb      	ldr	r3, [r7, #24]
 8010cde:	b2da      	uxtb	r2, r3
 8010ce0:	69fb      	ldr	r3, [r7, #28]
 8010ce2:	1c59      	adds	r1, r3, #1
 8010ce4:	61f9      	str	r1, [r7, #28]
 8010ce6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8010cea:	b2d2      	uxtb	r2, r2
 8010cec:	701a      	strb	r2, [r3, #0]
 8010cee:	69bb      	ldr	r3, [r7, #24]
 8010cf0:	09db      	lsrs	r3, r3, #7
 8010cf2:	61bb      	str	r3, [r7, #24]
 8010cf4:	69bb      	ldr	r3, [r7, #24]
 8010cf6:	2b7f      	cmp	r3, #127	; 0x7f
 8010cf8:	d8f0      	bhi.n	8010cdc <SEGGER_SYSVIEW_Warn+0x6c>
 8010cfa:	69fb      	ldr	r3, [r7, #28]
 8010cfc:	1c5a      	adds	r2, r3, #1
 8010cfe:	61fa      	str	r2, [r7, #28]
 8010d00:	69ba      	ldr	r2, [r7, #24]
 8010d02:	b2d2      	uxtb	r2, r2
 8010d04:	701a      	strb	r2, [r3, #0]
 8010d06:	69fb      	ldr	r3, [r7, #28]
 8010d08:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8010d0a:	221a      	movs	r2, #26
 8010d0c:	68f9      	ldr	r1, [r7, #12]
 8010d0e:	6938      	ldr	r0, [r7, #16]
 8010d10:	f7fe fe12 	bl	800f938 <_SendPacket>
  RECORD_END();
 8010d14:	697b      	ldr	r3, [r7, #20]
 8010d16:	f383 8811 	msr	BASEPRI, r3
}
 8010d1a:	bf00      	nop
 8010d1c:	3728      	adds	r7, #40	; 0x28
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	bd80      	pop	{r7, pc}
 8010d22:	bf00      	nop
 8010d24:	200116a8 	.word	0x200116a8

08010d28 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010d28:	b580      	push	{r7, lr}
 8010d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010d2c:	2200      	movs	r2, #0
 8010d2e:	4912      	ldr	r1, [pc, #72]	; (8010d78 <MX_USB_DEVICE_Init+0x50>)
 8010d30:	4812      	ldr	r0, [pc, #72]	; (8010d7c <MX_USB_DEVICE_Init+0x54>)
 8010d32:	f7f8 fd97 	bl	8009864 <USBD_Init>
 8010d36:	4603      	mov	r3, r0
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d001      	beq.n	8010d40 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010d3c:	f7f0 f850 	bl	8000de0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010d40:	490f      	ldr	r1, [pc, #60]	; (8010d80 <MX_USB_DEVICE_Init+0x58>)
 8010d42:	480e      	ldr	r0, [pc, #56]	; (8010d7c <MX_USB_DEVICE_Init+0x54>)
 8010d44:	f7f8 fdbe 	bl	80098c4 <USBD_RegisterClass>
 8010d48:	4603      	mov	r3, r0
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d001      	beq.n	8010d52 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010d4e:	f7f0 f847 	bl	8000de0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010d52:	490c      	ldr	r1, [pc, #48]	; (8010d84 <MX_USB_DEVICE_Init+0x5c>)
 8010d54:	4809      	ldr	r0, [pc, #36]	; (8010d7c <MX_USB_DEVICE_Init+0x54>)
 8010d56:	f7f8 fcaf 	bl	80096b8 <USBD_CDC_RegisterInterface>
 8010d5a:	4603      	mov	r3, r0
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d001      	beq.n	8010d64 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010d60:	f7f0 f83e 	bl	8000de0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010d64:	4805      	ldr	r0, [pc, #20]	; (8010d7c <MX_USB_DEVICE_Init+0x54>)
 8010d66:	f7f8 fde3 	bl	8009930 <USBD_Start>
 8010d6a:	4603      	mov	r3, r0
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d001      	beq.n	8010d74 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8010d70:	f7f0 f836 	bl	8000de0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010d74:	bf00      	nop
 8010d76:	bd80      	pop	{r7, pc}
 8010d78:	20002634 	.word	0x20002634
 8010d7c:	2001178c 	.word	0x2001178c
 8010d80:	2000259c 	.word	0x2000259c
 8010d84:	20002620 	.word	0x20002620

08010d88 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8010d88:	b580      	push	{r7, lr}
 8010d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010d8c:	2200      	movs	r2, #0
 8010d8e:	4905      	ldr	r1, [pc, #20]	; (8010da4 <CDC_Init_FS+0x1c>)
 8010d90:	4805      	ldr	r0, [pc, #20]	; (8010da8 <CDC_Init_FS+0x20>)
 8010d92:	f7f8 fcab 	bl	80096ec <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8010d96:	4905      	ldr	r1, [pc, #20]	; (8010dac <CDC_Init_FS+0x24>)
 8010d98:	4803      	ldr	r0, [pc, #12]	; (8010da8 <CDC_Init_FS+0x20>)
 8010d9a:	f7f8 fcc9 	bl	8009730 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8010d9e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010da0:	4618      	mov	r0, r3
 8010da2:	bd80      	pop	{r7, pc}
 8010da4:	20012268 	.word	0x20012268
 8010da8:	2001178c 	.word	0x2001178c
 8010dac:	20011a68 	.word	0x20011a68

08010db0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010db0:	b480      	push	{r7}
 8010db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010db4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8010db6:	4618      	mov	r0, r3
 8010db8:	46bd      	mov	sp, r7
 8010dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dbe:	4770      	bx	lr

08010dc0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010dc0:	b480      	push	{r7}
 8010dc2:	b083      	sub	sp, #12
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	4603      	mov	r3, r0
 8010dc8:	6039      	str	r1, [r7, #0]
 8010dca:	71fb      	strb	r3, [r7, #7]
 8010dcc:	4613      	mov	r3, r2
 8010dce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010dd0:	79fb      	ldrb	r3, [r7, #7]
 8010dd2:	2b23      	cmp	r3, #35	; 0x23
 8010dd4:	d84a      	bhi.n	8010e6c <CDC_Control_FS+0xac>
 8010dd6:	a201      	add	r2, pc, #4	; (adr r2, 8010ddc <CDC_Control_FS+0x1c>)
 8010dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ddc:	08010e6d 	.word	0x08010e6d
 8010de0:	08010e6d 	.word	0x08010e6d
 8010de4:	08010e6d 	.word	0x08010e6d
 8010de8:	08010e6d 	.word	0x08010e6d
 8010dec:	08010e6d 	.word	0x08010e6d
 8010df0:	08010e6d 	.word	0x08010e6d
 8010df4:	08010e6d 	.word	0x08010e6d
 8010df8:	08010e6d 	.word	0x08010e6d
 8010dfc:	08010e6d 	.word	0x08010e6d
 8010e00:	08010e6d 	.word	0x08010e6d
 8010e04:	08010e6d 	.word	0x08010e6d
 8010e08:	08010e6d 	.word	0x08010e6d
 8010e0c:	08010e6d 	.word	0x08010e6d
 8010e10:	08010e6d 	.word	0x08010e6d
 8010e14:	08010e6d 	.word	0x08010e6d
 8010e18:	08010e6d 	.word	0x08010e6d
 8010e1c:	08010e6d 	.word	0x08010e6d
 8010e20:	08010e6d 	.word	0x08010e6d
 8010e24:	08010e6d 	.word	0x08010e6d
 8010e28:	08010e6d 	.word	0x08010e6d
 8010e2c:	08010e6d 	.word	0x08010e6d
 8010e30:	08010e6d 	.word	0x08010e6d
 8010e34:	08010e6d 	.word	0x08010e6d
 8010e38:	08010e6d 	.word	0x08010e6d
 8010e3c:	08010e6d 	.word	0x08010e6d
 8010e40:	08010e6d 	.word	0x08010e6d
 8010e44:	08010e6d 	.word	0x08010e6d
 8010e48:	08010e6d 	.word	0x08010e6d
 8010e4c:	08010e6d 	.word	0x08010e6d
 8010e50:	08010e6d 	.word	0x08010e6d
 8010e54:	08010e6d 	.word	0x08010e6d
 8010e58:	08010e6d 	.word	0x08010e6d
 8010e5c:	08010e6d 	.word	0x08010e6d
 8010e60:	08010e6d 	.word	0x08010e6d
 8010e64:	08010e6d 	.word	0x08010e6d
 8010e68:	08010e6d 	.word	0x08010e6d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010e6c:	bf00      	nop
  }

  return (USBD_OK);
 8010e6e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010e70:	4618      	mov	r0, r3
 8010e72:	370c      	adds	r7, #12
 8010e74:	46bd      	mov	sp, r7
 8010e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e7a:	4770      	bx	lr

08010e7c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010e7c:	b580      	push	{r7, lr}
 8010e7e:	b082      	sub	sp, #8
 8010e80:	af00      	add	r7, sp, #0
 8010e82:	6078      	str	r0, [r7, #4]
 8010e84:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010e86:	6879      	ldr	r1, [r7, #4]
 8010e88:	4805      	ldr	r0, [pc, #20]	; (8010ea0 <CDC_Receive_FS+0x24>)
 8010e8a:	f7f8 fc51 	bl	8009730 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010e8e:	4804      	ldr	r0, [pc, #16]	; (8010ea0 <CDC_Receive_FS+0x24>)
 8010e90:	f7f8 fcb2 	bl	80097f8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8010e94:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010e96:	4618      	mov	r0, r3
 8010e98:	3708      	adds	r7, #8
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	bd80      	pop	{r7, pc}
 8010e9e:	bf00      	nop
 8010ea0:	2001178c 	.word	0x2001178c

08010ea4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010ea4:	b580      	push	{r7, lr}
 8010ea6:	b084      	sub	sp, #16
 8010ea8:	af00      	add	r7, sp, #0
 8010eaa:	6078      	str	r0, [r7, #4]
 8010eac:	460b      	mov	r3, r1
 8010eae:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010eb0:	2300      	movs	r3, #0
 8010eb2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010eb4:	4b0d      	ldr	r3, [pc, #52]	; (8010eec <CDC_Transmit_FS+0x48>)
 8010eb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010eba:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8010ebc:	68bb      	ldr	r3, [r7, #8]
 8010ebe:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d001      	beq.n	8010eca <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010ec6:	2301      	movs	r3, #1
 8010ec8:	e00b      	b.n	8010ee2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010eca:	887b      	ldrh	r3, [r7, #2]
 8010ecc:	461a      	mov	r2, r3
 8010ece:	6879      	ldr	r1, [r7, #4]
 8010ed0:	4806      	ldr	r0, [pc, #24]	; (8010eec <CDC_Transmit_FS+0x48>)
 8010ed2:	f7f8 fc0b 	bl	80096ec <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010ed6:	4805      	ldr	r0, [pc, #20]	; (8010eec <CDC_Transmit_FS+0x48>)
 8010ed8:	f7f8 fc48 	bl	800976c <USBD_CDC_TransmitPacket>
 8010edc:	4603      	mov	r3, r0
 8010ede:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ee2:	4618      	mov	r0, r3
 8010ee4:	3710      	adds	r7, #16
 8010ee6:	46bd      	mov	sp, r7
 8010ee8:	bd80      	pop	{r7, pc}
 8010eea:	bf00      	nop
 8010eec:	2001178c 	.word	0x2001178c

08010ef0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010ef0:	b480      	push	{r7}
 8010ef2:	b087      	sub	sp, #28
 8010ef4:	af00      	add	r7, sp, #0
 8010ef6:	60f8      	str	r0, [r7, #12]
 8010ef8:	60b9      	str	r1, [r7, #8]
 8010efa:	4613      	mov	r3, r2
 8010efc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8010efe:	2300      	movs	r3, #0
 8010f00:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010f02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010f06:	4618      	mov	r0, r3
 8010f08:	371c      	adds	r7, #28
 8010f0a:	46bd      	mov	sp, r7
 8010f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f10:	4770      	bx	lr
	...

08010f14 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f14:	b480      	push	{r7}
 8010f16:	b083      	sub	sp, #12
 8010f18:	af00      	add	r7, sp, #0
 8010f1a:	4603      	mov	r3, r0
 8010f1c:	6039      	str	r1, [r7, #0]
 8010f1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010f20:	683b      	ldr	r3, [r7, #0]
 8010f22:	2212      	movs	r2, #18
 8010f24:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010f26:	4b03      	ldr	r3, [pc, #12]	; (8010f34 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010f28:	4618      	mov	r0, r3
 8010f2a:	370c      	adds	r7, #12
 8010f2c:	46bd      	mov	sp, r7
 8010f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f32:	4770      	bx	lr
 8010f34:	20002654 	.word	0x20002654

08010f38 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f38:	b480      	push	{r7}
 8010f3a:	b083      	sub	sp, #12
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	4603      	mov	r3, r0
 8010f40:	6039      	str	r1, [r7, #0]
 8010f42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010f44:	683b      	ldr	r3, [r7, #0]
 8010f46:	2204      	movs	r2, #4
 8010f48:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010f4a:	4b03      	ldr	r3, [pc, #12]	; (8010f58 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010f4c:	4618      	mov	r0, r3
 8010f4e:	370c      	adds	r7, #12
 8010f50:	46bd      	mov	sp, r7
 8010f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f56:	4770      	bx	lr
 8010f58:	20002674 	.word	0x20002674

08010f5c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f5c:	b580      	push	{r7, lr}
 8010f5e:	b082      	sub	sp, #8
 8010f60:	af00      	add	r7, sp, #0
 8010f62:	4603      	mov	r3, r0
 8010f64:	6039      	str	r1, [r7, #0]
 8010f66:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010f68:	79fb      	ldrb	r3, [r7, #7]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d105      	bne.n	8010f7a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010f6e:	683a      	ldr	r2, [r7, #0]
 8010f70:	4907      	ldr	r1, [pc, #28]	; (8010f90 <USBD_FS_ProductStrDescriptor+0x34>)
 8010f72:	4808      	ldr	r0, [pc, #32]	; (8010f94 <USBD_FS_ProductStrDescriptor+0x38>)
 8010f74:	f7f9 feb2 	bl	800acdc <USBD_GetString>
 8010f78:	e004      	b.n	8010f84 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010f7a:	683a      	ldr	r2, [r7, #0]
 8010f7c:	4904      	ldr	r1, [pc, #16]	; (8010f90 <USBD_FS_ProductStrDescriptor+0x34>)
 8010f7e:	4805      	ldr	r0, [pc, #20]	; (8010f94 <USBD_FS_ProductStrDescriptor+0x38>)
 8010f80:	f7f9 feac 	bl	800acdc <USBD_GetString>
  }
  return USBD_StrDesc;
 8010f84:	4b02      	ldr	r3, [pc, #8]	; (8010f90 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010f86:	4618      	mov	r0, r3
 8010f88:	3708      	adds	r7, #8
 8010f8a:	46bd      	mov	sp, r7
 8010f8c:	bd80      	pop	{r7, pc}
 8010f8e:	bf00      	nop
 8010f90:	20012a68 	.word	0x20012a68
 8010f94:	08011d08 	.word	0x08011d08

08010f98 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f98:	b580      	push	{r7, lr}
 8010f9a:	b082      	sub	sp, #8
 8010f9c:	af00      	add	r7, sp, #0
 8010f9e:	4603      	mov	r3, r0
 8010fa0:	6039      	str	r1, [r7, #0]
 8010fa2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010fa4:	683a      	ldr	r2, [r7, #0]
 8010fa6:	4904      	ldr	r1, [pc, #16]	; (8010fb8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010fa8:	4804      	ldr	r0, [pc, #16]	; (8010fbc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010faa:	f7f9 fe97 	bl	800acdc <USBD_GetString>
  return USBD_StrDesc;
 8010fae:	4b02      	ldr	r3, [pc, #8]	; (8010fb8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010fb0:	4618      	mov	r0, r3
 8010fb2:	3708      	adds	r7, #8
 8010fb4:	46bd      	mov	sp, r7
 8010fb6:	bd80      	pop	{r7, pc}
 8010fb8:	20012a68 	.word	0x20012a68
 8010fbc:	08011d1c 	.word	0x08011d1c

08010fc0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fc0:	b580      	push	{r7, lr}
 8010fc2:	b082      	sub	sp, #8
 8010fc4:	af00      	add	r7, sp, #0
 8010fc6:	4603      	mov	r3, r0
 8010fc8:	6039      	str	r1, [r7, #0]
 8010fca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010fcc:	683b      	ldr	r3, [r7, #0]
 8010fce:	221a      	movs	r2, #26
 8010fd0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010fd2:	f000 f855 	bl	8011080 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010fd6:	4b02      	ldr	r3, [pc, #8]	; (8010fe0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010fd8:	4618      	mov	r0, r3
 8010fda:	3708      	adds	r7, #8
 8010fdc:	46bd      	mov	sp, r7
 8010fde:	bd80      	pop	{r7, pc}
 8010fe0:	20002678 	.word	0x20002678

08010fe4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fe4:	b580      	push	{r7, lr}
 8010fe6:	b082      	sub	sp, #8
 8010fe8:	af00      	add	r7, sp, #0
 8010fea:	4603      	mov	r3, r0
 8010fec:	6039      	str	r1, [r7, #0]
 8010fee:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010ff0:	79fb      	ldrb	r3, [r7, #7]
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d105      	bne.n	8011002 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010ff6:	683a      	ldr	r2, [r7, #0]
 8010ff8:	4907      	ldr	r1, [pc, #28]	; (8011018 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010ffa:	4808      	ldr	r0, [pc, #32]	; (801101c <USBD_FS_ConfigStrDescriptor+0x38>)
 8010ffc:	f7f9 fe6e 	bl	800acdc <USBD_GetString>
 8011000:	e004      	b.n	801100c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011002:	683a      	ldr	r2, [r7, #0]
 8011004:	4904      	ldr	r1, [pc, #16]	; (8011018 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011006:	4805      	ldr	r0, [pc, #20]	; (801101c <USBD_FS_ConfigStrDescriptor+0x38>)
 8011008:	f7f9 fe68 	bl	800acdc <USBD_GetString>
  }
  return USBD_StrDesc;
 801100c:	4b02      	ldr	r3, [pc, #8]	; (8011018 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801100e:	4618      	mov	r0, r3
 8011010:	3708      	adds	r7, #8
 8011012:	46bd      	mov	sp, r7
 8011014:	bd80      	pop	{r7, pc}
 8011016:	bf00      	nop
 8011018:	20012a68 	.word	0x20012a68
 801101c:	08011d20 	.word	0x08011d20

08011020 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011020:	b580      	push	{r7, lr}
 8011022:	b082      	sub	sp, #8
 8011024:	af00      	add	r7, sp, #0
 8011026:	4603      	mov	r3, r0
 8011028:	6039      	str	r1, [r7, #0]
 801102a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801102c:	79fb      	ldrb	r3, [r7, #7]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d105      	bne.n	801103e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011032:	683a      	ldr	r2, [r7, #0]
 8011034:	4907      	ldr	r1, [pc, #28]	; (8011054 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011036:	4808      	ldr	r0, [pc, #32]	; (8011058 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011038:	f7f9 fe50 	bl	800acdc <USBD_GetString>
 801103c:	e004      	b.n	8011048 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801103e:	683a      	ldr	r2, [r7, #0]
 8011040:	4904      	ldr	r1, [pc, #16]	; (8011054 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011042:	4805      	ldr	r0, [pc, #20]	; (8011058 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011044:	f7f9 fe4a 	bl	800acdc <USBD_GetString>
  }
  return USBD_StrDesc;
 8011048:	4b02      	ldr	r3, [pc, #8]	; (8011054 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801104a:	4618      	mov	r0, r3
 801104c:	3708      	adds	r7, #8
 801104e:	46bd      	mov	sp, r7
 8011050:	bd80      	pop	{r7, pc}
 8011052:	bf00      	nop
 8011054:	20012a68 	.word	0x20012a68
 8011058:	08011d2c 	.word	0x08011d2c

0801105c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801105c:	b480      	push	{r7}
 801105e:	b083      	sub	sp, #12
 8011060:	af00      	add	r7, sp, #0
 8011062:	4603      	mov	r3, r0
 8011064:	6039      	str	r1, [r7, #0]
 8011066:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8011068:	683b      	ldr	r3, [r7, #0]
 801106a:	220c      	movs	r2, #12
 801106c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 801106e:	4b03      	ldr	r3, [pc, #12]	; (801107c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8011070:	4618      	mov	r0, r3
 8011072:	370c      	adds	r7, #12
 8011074:	46bd      	mov	sp, r7
 8011076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801107a:	4770      	bx	lr
 801107c:	20002668 	.word	0x20002668

08011080 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011080:	b580      	push	{r7, lr}
 8011082:	b084      	sub	sp, #16
 8011084:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011086:	4b0f      	ldr	r3, [pc, #60]	; (80110c4 <Get_SerialNum+0x44>)
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801108c:	4b0e      	ldr	r3, [pc, #56]	; (80110c8 <Get_SerialNum+0x48>)
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011092:	4b0e      	ldr	r3, [pc, #56]	; (80110cc <Get_SerialNum+0x4c>)
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011098:	68fa      	ldr	r2, [r7, #12]
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	4413      	add	r3, r2
 801109e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d009      	beq.n	80110ba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80110a6:	2208      	movs	r2, #8
 80110a8:	4909      	ldr	r1, [pc, #36]	; (80110d0 <Get_SerialNum+0x50>)
 80110aa:	68f8      	ldr	r0, [r7, #12]
 80110ac:	f000 f814 	bl	80110d8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80110b0:	2204      	movs	r2, #4
 80110b2:	4908      	ldr	r1, [pc, #32]	; (80110d4 <Get_SerialNum+0x54>)
 80110b4:	68b8      	ldr	r0, [r7, #8]
 80110b6:	f000 f80f 	bl	80110d8 <IntToUnicode>
  }
}
 80110ba:	bf00      	nop
 80110bc:	3710      	adds	r7, #16
 80110be:	46bd      	mov	sp, r7
 80110c0:	bd80      	pop	{r7, pc}
 80110c2:	bf00      	nop
 80110c4:	1fff7a10 	.word	0x1fff7a10
 80110c8:	1fff7a14 	.word	0x1fff7a14
 80110cc:	1fff7a18 	.word	0x1fff7a18
 80110d0:	2000267a 	.word	0x2000267a
 80110d4:	2000268a 	.word	0x2000268a

080110d8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80110d8:	b480      	push	{r7}
 80110da:	b087      	sub	sp, #28
 80110dc:	af00      	add	r7, sp, #0
 80110de:	60f8      	str	r0, [r7, #12]
 80110e0:	60b9      	str	r1, [r7, #8]
 80110e2:	4613      	mov	r3, r2
 80110e4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80110e6:	2300      	movs	r3, #0
 80110e8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80110ea:	2300      	movs	r3, #0
 80110ec:	75fb      	strb	r3, [r7, #23]
 80110ee:	e027      	b.n	8011140 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	0f1b      	lsrs	r3, r3, #28
 80110f4:	2b09      	cmp	r3, #9
 80110f6:	d80b      	bhi.n	8011110 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	0f1b      	lsrs	r3, r3, #28
 80110fc:	b2da      	uxtb	r2, r3
 80110fe:	7dfb      	ldrb	r3, [r7, #23]
 8011100:	005b      	lsls	r3, r3, #1
 8011102:	4619      	mov	r1, r3
 8011104:	68bb      	ldr	r3, [r7, #8]
 8011106:	440b      	add	r3, r1
 8011108:	3230      	adds	r2, #48	; 0x30
 801110a:	b2d2      	uxtb	r2, r2
 801110c:	701a      	strb	r2, [r3, #0]
 801110e:	e00a      	b.n	8011126 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	0f1b      	lsrs	r3, r3, #28
 8011114:	b2da      	uxtb	r2, r3
 8011116:	7dfb      	ldrb	r3, [r7, #23]
 8011118:	005b      	lsls	r3, r3, #1
 801111a:	4619      	mov	r1, r3
 801111c:	68bb      	ldr	r3, [r7, #8]
 801111e:	440b      	add	r3, r1
 8011120:	3237      	adds	r2, #55	; 0x37
 8011122:	b2d2      	uxtb	r2, r2
 8011124:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011126:	68fb      	ldr	r3, [r7, #12]
 8011128:	011b      	lsls	r3, r3, #4
 801112a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801112c:	7dfb      	ldrb	r3, [r7, #23]
 801112e:	005b      	lsls	r3, r3, #1
 8011130:	3301      	adds	r3, #1
 8011132:	68ba      	ldr	r2, [r7, #8]
 8011134:	4413      	add	r3, r2
 8011136:	2200      	movs	r2, #0
 8011138:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801113a:	7dfb      	ldrb	r3, [r7, #23]
 801113c:	3301      	adds	r3, #1
 801113e:	75fb      	strb	r3, [r7, #23]
 8011140:	7dfa      	ldrb	r2, [r7, #23]
 8011142:	79fb      	ldrb	r3, [r7, #7]
 8011144:	429a      	cmp	r2, r3
 8011146:	d3d3      	bcc.n	80110f0 <IntToUnicode+0x18>
  }
}
 8011148:	bf00      	nop
 801114a:	bf00      	nop
 801114c:	371c      	adds	r7, #28
 801114e:	46bd      	mov	sp, r7
 8011150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011154:	4770      	bx	lr
	...

08011158 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011158:	b580      	push	{r7, lr}
 801115a:	b0a0      	sub	sp, #128	; 0x80
 801115c:	af00      	add	r7, sp, #0
 801115e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011160:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8011164:	2200      	movs	r2, #0
 8011166:	601a      	str	r2, [r3, #0]
 8011168:	605a      	str	r2, [r3, #4]
 801116a:	609a      	str	r2, [r3, #8]
 801116c:	60da      	str	r2, [r3, #12]
 801116e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8011170:	f107 0310 	add.w	r3, r7, #16
 8011174:	225c      	movs	r2, #92	; 0x5c
 8011176:	2100      	movs	r1, #0
 8011178:	4618      	mov	r0, r3
 801117a:	f000 fbbf 	bl	80118fc <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011186:	d149      	bne.n	801121c <HAL_PCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8011188:	f44f 7380 	mov.w	r3, #256	; 0x100
 801118c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 801118e:	2300      	movs	r3, #0
 8011190:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8011192:	f107 0310 	add.w	r3, r7, #16
 8011196:	4618      	mov	r0, r3
 8011198:	f7f3 fbfe 	bl	8004998 <HAL_RCCEx_PeriphCLKConfig>
 801119c:	4603      	mov	r3, r0
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d001      	beq.n	80111a6 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 80111a2:	f7ef fe1d 	bl	8000de0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80111a6:	2300      	movs	r3, #0
 80111a8:	60fb      	str	r3, [r7, #12]
 80111aa:	4b1e      	ldr	r3, [pc, #120]	; (8011224 <HAL_PCD_MspInit+0xcc>)
 80111ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111ae:	4a1d      	ldr	r2, [pc, #116]	; (8011224 <HAL_PCD_MspInit+0xcc>)
 80111b0:	f043 0301 	orr.w	r3, r3, #1
 80111b4:	6313      	str	r3, [r2, #48]	; 0x30
 80111b6:	4b1b      	ldr	r3, [pc, #108]	; (8011224 <HAL_PCD_MspInit+0xcc>)
 80111b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111ba:	f003 0301 	and.w	r3, r3, #1
 80111be:	60fb      	str	r3, [r7, #12]
 80111c0:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80111c2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80111c6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80111c8:	2302      	movs	r3, #2
 80111ca:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80111cc:	2300      	movs	r3, #0
 80111ce:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80111d0:	2303      	movs	r3, #3
 80111d2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80111d4:	230a      	movs	r3, #10
 80111d6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80111d8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80111dc:	4619      	mov	r1, r3
 80111de:	4812      	ldr	r0, [pc, #72]	; (8011228 <HAL_PCD_MspInit+0xd0>)
 80111e0:	f7f0 fe40 	bl	8001e64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80111e4:	4b0f      	ldr	r3, [pc, #60]	; (8011224 <HAL_PCD_MspInit+0xcc>)
 80111e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111e8:	4a0e      	ldr	r2, [pc, #56]	; (8011224 <HAL_PCD_MspInit+0xcc>)
 80111ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80111ee:	6353      	str	r3, [r2, #52]	; 0x34
 80111f0:	2300      	movs	r3, #0
 80111f2:	60bb      	str	r3, [r7, #8]
 80111f4:	4b0b      	ldr	r3, [pc, #44]	; (8011224 <HAL_PCD_MspInit+0xcc>)
 80111f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80111f8:	4a0a      	ldr	r2, [pc, #40]	; (8011224 <HAL_PCD_MspInit+0xcc>)
 80111fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80111fe:	6453      	str	r3, [r2, #68]	; 0x44
 8011200:	4b08      	ldr	r3, [pc, #32]	; (8011224 <HAL_PCD_MspInit+0xcc>)
 8011202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011204:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011208:	60bb      	str	r3, [r7, #8]
 801120a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801120c:	2200      	movs	r2, #0
 801120e:	2105      	movs	r1, #5
 8011210:	2043      	movs	r0, #67	; 0x43
 8011212:	f7f0 f9ed 	bl	80015f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011216:	2043      	movs	r0, #67	; 0x43
 8011218:	f7f0 fa06 	bl	8001628 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801121c:	bf00      	nop
 801121e:	3780      	adds	r7, #128	; 0x80
 8011220:	46bd      	mov	sp, r7
 8011222:	bd80      	pop	{r7, pc}
 8011224:	40023800 	.word	0x40023800
 8011228:	40020000 	.word	0x40020000

0801122c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801122c:	b580      	push	{r7, lr}
 801122e:	b082      	sub	sp, #8
 8011230:	af00      	add	r7, sp, #0
 8011232:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8011240:	4619      	mov	r1, r3
 8011242:	4610      	mov	r0, r2
 8011244:	f7f8 fbc1 	bl	80099ca <USBD_LL_SetupStage>
}
 8011248:	bf00      	nop
 801124a:	3708      	adds	r7, #8
 801124c:	46bd      	mov	sp, r7
 801124e:	bd80      	pop	{r7, pc}

08011250 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011250:	b580      	push	{r7, lr}
 8011252:	b082      	sub	sp, #8
 8011254:	af00      	add	r7, sp, #0
 8011256:	6078      	str	r0, [r7, #4]
 8011258:	460b      	mov	r3, r1
 801125a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8011262:	78fa      	ldrb	r2, [r7, #3]
 8011264:	6879      	ldr	r1, [r7, #4]
 8011266:	4613      	mov	r3, r2
 8011268:	00db      	lsls	r3, r3, #3
 801126a:	4413      	add	r3, r2
 801126c:	009b      	lsls	r3, r3, #2
 801126e:	440b      	add	r3, r1
 8011270:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8011274:	681a      	ldr	r2, [r3, #0]
 8011276:	78fb      	ldrb	r3, [r7, #3]
 8011278:	4619      	mov	r1, r3
 801127a:	f7f8 fbfb 	bl	8009a74 <USBD_LL_DataOutStage>
}
 801127e:	bf00      	nop
 8011280:	3708      	adds	r7, #8
 8011282:	46bd      	mov	sp, r7
 8011284:	bd80      	pop	{r7, pc}

08011286 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011286:	b580      	push	{r7, lr}
 8011288:	b082      	sub	sp, #8
 801128a:	af00      	add	r7, sp, #0
 801128c:	6078      	str	r0, [r7, #4]
 801128e:	460b      	mov	r3, r1
 8011290:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8011298:	78fa      	ldrb	r2, [r7, #3]
 801129a:	6879      	ldr	r1, [r7, #4]
 801129c:	4613      	mov	r3, r2
 801129e:	00db      	lsls	r3, r3, #3
 80112a0:	4413      	add	r3, r2
 80112a2:	009b      	lsls	r3, r3, #2
 80112a4:	440b      	add	r3, r1
 80112a6:	334c      	adds	r3, #76	; 0x4c
 80112a8:	681a      	ldr	r2, [r3, #0]
 80112aa:	78fb      	ldrb	r3, [r7, #3]
 80112ac:	4619      	mov	r1, r3
 80112ae:	f7f8 fc94 	bl	8009bda <USBD_LL_DataInStage>
}
 80112b2:	bf00      	nop
 80112b4:	3708      	adds	r7, #8
 80112b6:	46bd      	mov	sp, r7
 80112b8:	bd80      	pop	{r7, pc}

080112ba <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80112ba:	b580      	push	{r7, lr}
 80112bc:	b082      	sub	sp, #8
 80112be:	af00      	add	r7, sp, #0
 80112c0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80112c8:	4618      	mov	r0, r3
 80112ca:	f7f8 fdc8 	bl	8009e5e <USBD_LL_SOF>
}
 80112ce:	bf00      	nop
 80112d0:	3708      	adds	r7, #8
 80112d2:	46bd      	mov	sp, r7
 80112d4:	bd80      	pop	{r7, pc}

080112d6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80112d6:	b580      	push	{r7, lr}
 80112d8:	b084      	sub	sp, #16
 80112da:	af00      	add	r7, sp, #0
 80112dc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80112de:	2301      	movs	r3, #1
 80112e0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	68db      	ldr	r3, [r3, #12]
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d102      	bne.n	80112f0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80112ea:	2300      	movs	r3, #0
 80112ec:	73fb      	strb	r3, [r7, #15]
 80112ee:	e008      	b.n	8011302 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	68db      	ldr	r3, [r3, #12]
 80112f4:	2b02      	cmp	r3, #2
 80112f6:	d102      	bne.n	80112fe <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80112f8:	2301      	movs	r3, #1
 80112fa:	73fb      	strb	r3, [r7, #15]
 80112fc:	e001      	b.n	8011302 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80112fe:	f7ef fd6f 	bl	8000de0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8011308:	7bfa      	ldrb	r2, [r7, #15]
 801130a:	4611      	mov	r1, r2
 801130c:	4618      	mov	r0, r3
 801130e:	f7f8 fd68 	bl	8009de2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8011318:	4618      	mov	r0, r3
 801131a:	f7f8 fd10 	bl	8009d3e <USBD_LL_Reset>
}
 801131e:	bf00      	nop
 8011320:	3710      	adds	r7, #16
 8011322:	46bd      	mov	sp, r7
 8011324:	bd80      	pop	{r7, pc}
	...

08011328 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b082      	sub	sp, #8
 801132c:	af00      	add	r7, sp, #0
 801132e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8011336:	4618      	mov	r0, r3
 8011338:	f7f8 fd63 	bl	8009e02 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011344:	681b      	ldr	r3, [r3, #0]
 8011346:	687a      	ldr	r2, [r7, #4]
 8011348:	6812      	ldr	r2, [r2, #0]
 801134a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801134e:	f043 0301 	orr.w	r3, r3, #1
 8011352:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	6a1b      	ldr	r3, [r3, #32]
 8011358:	2b00      	cmp	r3, #0
 801135a:	d005      	beq.n	8011368 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801135c:	4b04      	ldr	r3, [pc, #16]	; (8011370 <HAL_PCD_SuspendCallback+0x48>)
 801135e:	691b      	ldr	r3, [r3, #16]
 8011360:	4a03      	ldr	r2, [pc, #12]	; (8011370 <HAL_PCD_SuspendCallback+0x48>)
 8011362:	f043 0306 	orr.w	r3, r3, #6
 8011366:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011368:	bf00      	nop
 801136a:	3708      	adds	r7, #8
 801136c:	46bd      	mov	sp, r7
 801136e:	bd80      	pop	{r7, pc}
 8011370:	e000ed00 	.word	0xe000ed00

08011374 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011374:	b580      	push	{r7, lr}
 8011376:	b082      	sub	sp, #8
 8011378:	af00      	add	r7, sp, #0
 801137a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8011382:	4618      	mov	r0, r3
 8011384:	f7f8 fd53 	bl	8009e2e <USBD_LL_Resume>
}
 8011388:	bf00      	nop
 801138a:	3708      	adds	r7, #8
 801138c:	46bd      	mov	sp, r7
 801138e:	bd80      	pop	{r7, pc}

08011390 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b082      	sub	sp, #8
 8011394:	af00      	add	r7, sp, #0
 8011396:	6078      	str	r0, [r7, #4]
 8011398:	460b      	mov	r3, r1
 801139a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80113a2:	78fa      	ldrb	r2, [r7, #3]
 80113a4:	4611      	mov	r1, r2
 80113a6:	4618      	mov	r0, r3
 80113a8:	f7f8 fdab 	bl	8009f02 <USBD_LL_IsoOUTIncomplete>
}
 80113ac:	bf00      	nop
 80113ae:	3708      	adds	r7, #8
 80113b0:	46bd      	mov	sp, r7
 80113b2:	bd80      	pop	{r7, pc}

080113b4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113b4:	b580      	push	{r7, lr}
 80113b6:	b082      	sub	sp, #8
 80113b8:	af00      	add	r7, sp, #0
 80113ba:	6078      	str	r0, [r7, #4]
 80113bc:	460b      	mov	r3, r1
 80113be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80113c6:	78fa      	ldrb	r2, [r7, #3]
 80113c8:	4611      	mov	r1, r2
 80113ca:	4618      	mov	r0, r3
 80113cc:	f7f8 fd67 	bl	8009e9e <USBD_LL_IsoINIncomplete>
}
 80113d0:	bf00      	nop
 80113d2:	3708      	adds	r7, #8
 80113d4:	46bd      	mov	sp, r7
 80113d6:	bd80      	pop	{r7, pc}

080113d8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113d8:	b580      	push	{r7, lr}
 80113da:	b082      	sub	sp, #8
 80113dc:	af00      	add	r7, sp, #0
 80113de:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80113e6:	4618      	mov	r0, r3
 80113e8:	f7f8 fdbd 	bl	8009f66 <USBD_LL_DevConnected>
}
 80113ec:	bf00      	nop
 80113ee:	3708      	adds	r7, #8
 80113f0:	46bd      	mov	sp, r7
 80113f2:	bd80      	pop	{r7, pc}

080113f4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113f4:	b580      	push	{r7, lr}
 80113f6:	b082      	sub	sp, #8
 80113f8:	af00      	add	r7, sp, #0
 80113fa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8011402:	4618      	mov	r0, r3
 8011404:	f7f8 fdba 	bl	8009f7c <USBD_LL_DevDisconnected>
}
 8011408:	bf00      	nop
 801140a:	3708      	adds	r7, #8
 801140c:	46bd      	mov	sp, r7
 801140e:	bd80      	pop	{r7, pc}

08011410 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011410:	b580      	push	{r7, lr}
 8011412:	b082      	sub	sp, #8
 8011414:	af00      	add	r7, sp, #0
 8011416:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	781b      	ldrb	r3, [r3, #0]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d13c      	bne.n	801149a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011420:	4a20      	ldr	r2, [pc, #128]	; (80114a4 <USBD_LL_Init+0x94>)
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	4a1e      	ldr	r2, [pc, #120]	; (80114a4 <USBD_LL_Init+0x94>)
 801142c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011430:	4b1c      	ldr	r3, [pc, #112]	; (80114a4 <USBD_LL_Init+0x94>)
 8011432:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011436:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8011438:	4b1a      	ldr	r3, [pc, #104]	; (80114a4 <USBD_LL_Init+0x94>)
 801143a:	2206      	movs	r2, #6
 801143c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801143e:	4b19      	ldr	r3, [pc, #100]	; (80114a4 <USBD_LL_Init+0x94>)
 8011440:	2202      	movs	r2, #2
 8011442:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011444:	4b17      	ldr	r3, [pc, #92]	; (80114a4 <USBD_LL_Init+0x94>)
 8011446:	2200      	movs	r2, #0
 8011448:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801144a:	4b16      	ldr	r3, [pc, #88]	; (80114a4 <USBD_LL_Init+0x94>)
 801144c:	2202      	movs	r2, #2
 801144e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011450:	4b14      	ldr	r3, [pc, #80]	; (80114a4 <USBD_LL_Init+0x94>)
 8011452:	2200      	movs	r2, #0
 8011454:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011456:	4b13      	ldr	r3, [pc, #76]	; (80114a4 <USBD_LL_Init+0x94>)
 8011458:	2200      	movs	r2, #0
 801145a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801145c:	4b11      	ldr	r3, [pc, #68]	; (80114a4 <USBD_LL_Init+0x94>)
 801145e:	2200      	movs	r2, #0
 8011460:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8011462:	4b10      	ldr	r3, [pc, #64]	; (80114a4 <USBD_LL_Init+0x94>)
 8011464:	2200      	movs	r2, #0
 8011466:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011468:	4b0e      	ldr	r3, [pc, #56]	; (80114a4 <USBD_LL_Init+0x94>)
 801146a:	2200      	movs	r2, #0
 801146c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801146e:	480d      	ldr	r0, [pc, #52]	; (80114a4 <USBD_LL_Init+0x94>)
 8011470:	f7f1 fe7d 	bl	800316e <HAL_PCD_Init>
 8011474:	4603      	mov	r3, r0
 8011476:	2b00      	cmp	r3, #0
 8011478:	d001      	beq.n	801147e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801147a:	f7ef fcb1 	bl	8000de0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801147e:	2180      	movs	r1, #128	; 0x80
 8011480:	4808      	ldr	r0, [pc, #32]	; (80114a4 <USBD_LL_Init+0x94>)
 8011482:	f7f3 f908 	bl	8004696 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011486:	2240      	movs	r2, #64	; 0x40
 8011488:	2100      	movs	r1, #0
 801148a:	4806      	ldr	r0, [pc, #24]	; (80114a4 <USBD_LL_Init+0x94>)
 801148c:	f7f3 f8bc 	bl	8004608 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011490:	2280      	movs	r2, #128	; 0x80
 8011492:	2101      	movs	r1, #1
 8011494:	4803      	ldr	r0, [pc, #12]	; (80114a4 <USBD_LL_Init+0x94>)
 8011496:	f7f3 f8b7 	bl	8004608 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801149a:	2300      	movs	r3, #0
}
 801149c:	4618      	mov	r0, r3
 801149e:	3708      	adds	r7, #8
 80114a0:	46bd      	mov	sp, r7
 80114a2:	bd80      	pop	{r7, pc}
 80114a4:	20012c68 	.word	0x20012c68

080114a8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80114a8:	b580      	push	{r7, lr}
 80114aa:	b084      	sub	sp, #16
 80114ac:	af00      	add	r7, sp, #0
 80114ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80114b0:	2300      	movs	r3, #0
 80114b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80114b4:	2300      	movs	r3, #0
 80114b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80114be:	4618      	mov	r0, r3
 80114c0:	f7f1 ff79 	bl	80033b6 <HAL_PCD_Start>
 80114c4:	4603      	mov	r3, r0
 80114c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80114c8:	7bfb      	ldrb	r3, [r7, #15]
 80114ca:	4618      	mov	r0, r3
 80114cc:	f000 f990 	bl	80117f0 <USBD_Get_USB_Status>
 80114d0:	4603      	mov	r3, r0
 80114d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80114d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80114d6:	4618      	mov	r0, r3
 80114d8:	3710      	adds	r7, #16
 80114da:	46bd      	mov	sp, r7
 80114dc:	bd80      	pop	{r7, pc}

080114de <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80114de:	b580      	push	{r7, lr}
 80114e0:	b084      	sub	sp, #16
 80114e2:	af00      	add	r7, sp, #0
 80114e4:	6078      	str	r0, [r7, #4]
 80114e6:	4608      	mov	r0, r1
 80114e8:	4611      	mov	r1, r2
 80114ea:	461a      	mov	r2, r3
 80114ec:	4603      	mov	r3, r0
 80114ee:	70fb      	strb	r3, [r7, #3]
 80114f0:	460b      	mov	r3, r1
 80114f2:	70bb      	strb	r3, [r7, #2]
 80114f4:	4613      	mov	r3, r2
 80114f6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80114f8:	2300      	movs	r3, #0
 80114fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80114fc:	2300      	movs	r3, #0
 80114fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8011506:	78bb      	ldrb	r3, [r7, #2]
 8011508:	883a      	ldrh	r2, [r7, #0]
 801150a:	78f9      	ldrb	r1, [r7, #3]
 801150c:	f7f2 fc77 	bl	8003dfe <HAL_PCD_EP_Open>
 8011510:	4603      	mov	r3, r0
 8011512:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011514:	7bfb      	ldrb	r3, [r7, #15]
 8011516:	4618      	mov	r0, r3
 8011518:	f000 f96a 	bl	80117f0 <USBD_Get_USB_Status>
 801151c:	4603      	mov	r3, r0
 801151e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011520:	7bbb      	ldrb	r3, [r7, #14]
}
 8011522:	4618      	mov	r0, r3
 8011524:	3710      	adds	r7, #16
 8011526:	46bd      	mov	sp, r7
 8011528:	bd80      	pop	{r7, pc}

0801152a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801152a:	b580      	push	{r7, lr}
 801152c:	b084      	sub	sp, #16
 801152e:	af00      	add	r7, sp, #0
 8011530:	6078      	str	r0, [r7, #4]
 8011532:	460b      	mov	r3, r1
 8011534:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011536:	2300      	movs	r3, #0
 8011538:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801153a:	2300      	movs	r3, #0
 801153c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8011544:	78fa      	ldrb	r2, [r7, #3]
 8011546:	4611      	mov	r1, r2
 8011548:	4618      	mov	r0, r3
 801154a:	f7f2 fcc0 	bl	8003ece <HAL_PCD_EP_Close>
 801154e:	4603      	mov	r3, r0
 8011550:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011552:	7bfb      	ldrb	r3, [r7, #15]
 8011554:	4618      	mov	r0, r3
 8011556:	f000 f94b 	bl	80117f0 <USBD_Get_USB_Status>
 801155a:	4603      	mov	r3, r0
 801155c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801155e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011560:	4618      	mov	r0, r3
 8011562:	3710      	adds	r7, #16
 8011564:	46bd      	mov	sp, r7
 8011566:	bd80      	pop	{r7, pc}

08011568 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011568:	b580      	push	{r7, lr}
 801156a:	b084      	sub	sp, #16
 801156c:	af00      	add	r7, sp, #0
 801156e:	6078      	str	r0, [r7, #4]
 8011570:	460b      	mov	r3, r1
 8011572:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011574:	2300      	movs	r3, #0
 8011576:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011578:	2300      	movs	r3, #0
 801157a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8011582:	78fa      	ldrb	r2, [r7, #3]
 8011584:	4611      	mov	r1, r2
 8011586:	4618      	mov	r0, r3
 8011588:	f7f2 fd98 	bl	80040bc <HAL_PCD_EP_SetStall>
 801158c:	4603      	mov	r3, r0
 801158e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011590:	7bfb      	ldrb	r3, [r7, #15]
 8011592:	4618      	mov	r0, r3
 8011594:	f000 f92c 	bl	80117f0 <USBD_Get_USB_Status>
 8011598:	4603      	mov	r3, r0
 801159a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801159c:	7bbb      	ldrb	r3, [r7, #14]
}
 801159e:	4618      	mov	r0, r3
 80115a0:	3710      	adds	r7, #16
 80115a2:	46bd      	mov	sp, r7
 80115a4:	bd80      	pop	{r7, pc}

080115a6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80115a6:	b580      	push	{r7, lr}
 80115a8:	b084      	sub	sp, #16
 80115aa:	af00      	add	r7, sp, #0
 80115ac:	6078      	str	r0, [r7, #4]
 80115ae:	460b      	mov	r3, r1
 80115b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80115b2:	2300      	movs	r3, #0
 80115b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80115b6:	2300      	movs	r3, #0
 80115b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80115c0:	78fa      	ldrb	r2, [r7, #3]
 80115c2:	4611      	mov	r1, r2
 80115c4:	4618      	mov	r0, r3
 80115c6:	f7f2 fddd 	bl	8004184 <HAL_PCD_EP_ClrStall>
 80115ca:	4603      	mov	r3, r0
 80115cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80115ce:	7bfb      	ldrb	r3, [r7, #15]
 80115d0:	4618      	mov	r0, r3
 80115d2:	f000 f90d 	bl	80117f0 <USBD_Get_USB_Status>
 80115d6:	4603      	mov	r3, r0
 80115d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80115da:	7bbb      	ldrb	r3, [r7, #14]
}
 80115dc:	4618      	mov	r0, r3
 80115de:	3710      	adds	r7, #16
 80115e0:	46bd      	mov	sp, r7
 80115e2:	bd80      	pop	{r7, pc}

080115e4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80115e4:	b480      	push	{r7}
 80115e6:	b085      	sub	sp, #20
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	6078      	str	r0, [r7, #4]
 80115ec:	460b      	mov	r3, r1
 80115ee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80115f6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80115f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	da0b      	bge.n	8011618 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011600:	78fb      	ldrb	r3, [r7, #3]
 8011602:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011606:	68f9      	ldr	r1, [r7, #12]
 8011608:	4613      	mov	r3, r2
 801160a:	00db      	lsls	r3, r3, #3
 801160c:	4413      	add	r3, r2
 801160e:	009b      	lsls	r3, r3, #2
 8011610:	440b      	add	r3, r1
 8011612:	333e      	adds	r3, #62	; 0x3e
 8011614:	781b      	ldrb	r3, [r3, #0]
 8011616:	e00b      	b.n	8011630 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011618:	78fb      	ldrb	r3, [r7, #3]
 801161a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801161e:	68f9      	ldr	r1, [r7, #12]
 8011620:	4613      	mov	r3, r2
 8011622:	00db      	lsls	r3, r3, #3
 8011624:	4413      	add	r3, r2
 8011626:	009b      	lsls	r3, r3, #2
 8011628:	440b      	add	r3, r1
 801162a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801162e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011630:	4618      	mov	r0, r3
 8011632:	3714      	adds	r7, #20
 8011634:	46bd      	mov	sp, r7
 8011636:	f85d 7b04 	ldr.w	r7, [sp], #4
 801163a:	4770      	bx	lr

0801163c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b084      	sub	sp, #16
 8011640:	af00      	add	r7, sp, #0
 8011642:	6078      	str	r0, [r7, #4]
 8011644:	460b      	mov	r3, r1
 8011646:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011648:	2300      	movs	r3, #0
 801164a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801164c:	2300      	movs	r3, #0
 801164e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8011656:	78fa      	ldrb	r2, [r7, #3]
 8011658:	4611      	mov	r1, r2
 801165a:	4618      	mov	r0, r3
 801165c:	f7f2 fbaa 	bl	8003db4 <HAL_PCD_SetAddress>
 8011660:	4603      	mov	r3, r0
 8011662:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011664:	7bfb      	ldrb	r3, [r7, #15]
 8011666:	4618      	mov	r0, r3
 8011668:	f000 f8c2 	bl	80117f0 <USBD_Get_USB_Status>
 801166c:	4603      	mov	r3, r0
 801166e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011670:	7bbb      	ldrb	r3, [r7, #14]
}
 8011672:	4618      	mov	r0, r3
 8011674:	3710      	adds	r7, #16
 8011676:	46bd      	mov	sp, r7
 8011678:	bd80      	pop	{r7, pc}

0801167a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801167a:	b580      	push	{r7, lr}
 801167c:	b086      	sub	sp, #24
 801167e:	af00      	add	r7, sp, #0
 8011680:	60f8      	str	r0, [r7, #12]
 8011682:	607a      	str	r2, [r7, #4]
 8011684:	603b      	str	r3, [r7, #0]
 8011686:	460b      	mov	r3, r1
 8011688:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801168a:	2300      	movs	r3, #0
 801168c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801168e:	2300      	movs	r3, #0
 8011690:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011692:	68fb      	ldr	r3, [r7, #12]
 8011694:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8011698:	7af9      	ldrb	r1, [r7, #11]
 801169a:	683b      	ldr	r3, [r7, #0]
 801169c:	687a      	ldr	r2, [r7, #4]
 801169e:	f7f2 fcc3 	bl	8004028 <HAL_PCD_EP_Transmit>
 80116a2:	4603      	mov	r3, r0
 80116a4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80116a6:	7dfb      	ldrb	r3, [r7, #23]
 80116a8:	4618      	mov	r0, r3
 80116aa:	f000 f8a1 	bl	80117f0 <USBD_Get_USB_Status>
 80116ae:	4603      	mov	r3, r0
 80116b0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80116b2:	7dbb      	ldrb	r3, [r7, #22]
}
 80116b4:	4618      	mov	r0, r3
 80116b6:	3718      	adds	r7, #24
 80116b8:	46bd      	mov	sp, r7
 80116ba:	bd80      	pop	{r7, pc}

080116bc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80116bc:	b580      	push	{r7, lr}
 80116be:	b086      	sub	sp, #24
 80116c0:	af00      	add	r7, sp, #0
 80116c2:	60f8      	str	r0, [r7, #12]
 80116c4:	607a      	str	r2, [r7, #4]
 80116c6:	603b      	str	r3, [r7, #0]
 80116c8:	460b      	mov	r3, r1
 80116ca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80116cc:	2300      	movs	r3, #0
 80116ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80116d0:	2300      	movs	r3, #0
 80116d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80116da:	7af9      	ldrb	r1, [r7, #11]
 80116dc:	683b      	ldr	r3, [r7, #0]
 80116de:	687a      	ldr	r2, [r7, #4]
 80116e0:	f7f2 fc3f 	bl	8003f62 <HAL_PCD_EP_Receive>
 80116e4:	4603      	mov	r3, r0
 80116e6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80116e8:	7dfb      	ldrb	r3, [r7, #23]
 80116ea:	4618      	mov	r0, r3
 80116ec:	f000 f880 	bl	80117f0 <USBD_Get_USB_Status>
 80116f0:	4603      	mov	r3, r0
 80116f2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80116f4:	7dbb      	ldrb	r3, [r7, #22]
}
 80116f6:	4618      	mov	r0, r3
 80116f8:	3718      	adds	r7, #24
 80116fa:	46bd      	mov	sp, r7
 80116fc:	bd80      	pop	{r7, pc}

080116fe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80116fe:	b580      	push	{r7, lr}
 8011700:	b082      	sub	sp, #8
 8011702:	af00      	add	r7, sp, #0
 8011704:	6078      	str	r0, [r7, #4]
 8011706:	460b      	mov	r3, r1
 8011708:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8011710:	78fa      	ldrb	r2, [r7, #3]
 8011712:	4611      	mov	r1, r2
 8011714:	4618      	mov	r0, r3
 8011716:	f7f2 fc6f 	bl	8003ff8 <HAL_PCD_EP_GetRxCount>
 801171a:	4603      	mov	r3, r0
}
 801171c:	4618      	mov	r0, r3
 801171e:	3708      	adds	r7, #8
 8011720:	46bd      	mov	sp, r7
 8011722:	bd80      	pop	{r7, pc}

08011724 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8011724:	b580      	push	{r7, lr}
 8011726:	b082      	sub	sp, #8
 8011728:	af00      	add	r7, sp, #0
 801172a:	6078      	str	r0, [r7, #4]
 801172c:	460b      	mov	r3, r1
 801172e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8011730:	78fb      	ldrb	r3, [r7, #3]
 8011732:	2b00      	cmp	r3, #0
 8011734:	d002      	beq.n	801173c <HAL_PCDEx_LPM_Callback+0x18>
 8011736:	2b01      	cmp	r3, #1
 8011738:	d01f      	beq.n	801177a <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 801173a:	e03b      	b.n	80117b4 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	6a1b      	ldr	r3, [r3, #32]
 8011740:	2b00      	cmp	r3, #0
 8011742:	d007      	beq.n	8011754 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 8011744:	f7ef f848 	bl	80007d8 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011748:	4b1c      	ldr	r3, [pc, #112]	; (80117bc <HAL_PCDEx_LPM_Callback+0x98>)
 801174a:	691b      	ldr	r3, [r3, #16]
 801174c:	4a1b      	ldr	r2, [pc, #108]	; (80117bc <HAL_PCDEx_LPM_Callback+0x98>)
 801174e:	f023 0306 	bic.w	r3, r3, #6
 8011752:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	687a      	ldr	r2, [r7, #4]
 8011760:	6812      	ldr	r2, [r2, #0]
 8011762:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011766:	f023 0301 	bic.w	r3, r3, #1
 801176a:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8011772:	4618      	mov	r0, r3
 8011774:	f7f8 fb5b 	bl	8009e2e <USBD_LL_Resume>
    break;
 8011778:	e01c      	b.n	80117b4 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	687a      	ldr	r2, [r7, #4]
 8011786:	6812      	ldr	r2, [r2, #0]
 8011788:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801178c:	f043 0301 	orr.w	r3, r3, #1
 8011790:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8011798:	4618      	mov	r0, r3
 801179a:	f7f8 fb32 	bl	8009e02 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	6a1b      	ldr	r3, [r3, #32]
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d005      	beq.n	80117b2 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80117a6:	4b05      	ldr	r3, [pc, #20]	; (80117bc <HAL_PCDEx_LPM_Callback+0x98>)
 80117a8:	691b      	ldr	r3, [r3, #16]
 80117aa:	4a04      	ldr	r2, [pc, #16]	; (80117bc <HAL_PCDEx_LPM_Callback+0x98>)
 80117ac:	f043 0306 	orr.w	r3, r3, #6
 80117b0:	6113      	str	r3, [r2, #16]
    break;
 80117b2:	bf00      	nop
}
 80117b4:	bf00      	nop
 80117b6:	3708      	adds	r7, #8
 80117b8:	46bd      	mov	sp, r7
 80117ba:	bd80      	pop	{r7, pc}
 80117bc:	e000ed00 	.word	0xe000ed00

080117c0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80117c0:	b480      	push	{r7}
 80117c2:	b083      	sub	sp, #12
 80117c4:	af00      	add	r7, sp, #0
 80117c6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80117c8:	4b03      	ldr	r3, [pc, #12]	; (80117d8 <USBD_static_malloc+0x18>)
}
 80117ca:	4618      	mov	r0, r3
 80117cc:	370c      	adds	r7, #12
 80117ce:	46bd      	mov	sp, r7
 80117d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d4:	4770      	bx	lr
 80117d6:	bf00      	nop
 80117d8:	20013174 	.word	0x20013174

080117dc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80117dc:	b480      	push	{r7}
 80117de:	b083      	sub	sp, #12
 80117e0:	af00      	add	r7, sp, #0
 80117e2:	6078      	str	r0, [r7, #4]

}
 80117e4:	bf00      	nop
 80117e6:	370c      	adds	r7, #12
 80117e8:	46bd      	mov	sp, r7
 80117ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ee:	4770      	bx	lr

080117f0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80117f0:	b480      	push	{r7}
 80117f2:	b085      	sub	sp, #20
 80117f4:	af00      	add	r7, sp, #0
 80117f6:	4603      	mov	r3, r0
 80117f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80117fa:	2300      	movs	r3, #0
 80117fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80117fe:	79fb      	ldrb	r3, [r7, #7]
 8011800:	2b03      	cmp	r3, #3
 8011802:	d817      	bhi.n	8011834 <USBD_Get_USB_Status+0x44>
 8011804:	a201      	add	r2, pc, #4	; (adr r2, 801180c <USBD_Get_USB_Status+0x1c>)
 8011806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801180a:	bf00      	nop
 801180c:	0801181d 	.word	0x0801181d
 8011810:	08011823 	.word	0x08011823
 8011814:	08011829 	.word	0x08011829
 8011818:	0801182f 	.word	0x0801182f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801181c:	2300      	movs	r3, #0
 801181e:	73fb      	strb	r3, [r7, #15]
    break;
 8011820:	e00b      	b.n	801183a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011822:	2303      	movs	r3, #3
 8011824:	73fb      	strb	r3, [r7, #15]
    break;
 8011826:	e008      	b.n	801183a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011828:	2301      	movs	r3, #1
 801182a:	73fb      	strb	r3, [r7, #15]
    break;
 801182c:	e005      	b.n	801183a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801182e:	2303      	movs	r3, #3
 8011830:	73fb      	strb	r3, [r7, #15]
    break;
 8011832:	e002      	b.n	801183a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011834:	2303      	movs	r3, #3
 8011836:	73fb      	strb	r3, [r7, #15]
    break;
 8011838:	bf00      	nop
  }
  return usb_status;
 801183a:	7bfb      	ldrb	r3, [r7, #15]
}
 801183c:	4618      	mov	r0, r3
 801183e:	3714      	adds	r7, #20
 8011840:	46bd      	mov	sp, r7
 8011842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011846:	4770      	bx	lr

08011848 <__errno>:
 8011848:	4b01      	ldr	r3, [pc, #4]	; (8011850 <__errno+0x8>)
 801184a:	6818      	ldr	r0, [r3, #0]
 801184c:	4770      	bx	lr
 801184e:	bf00      	nop
 8011850:	20002694 	.word	0x20002694

08011854 <__libc_init_array>:
 8011854:	b570      	push	{r4, r5, r6, lr}
 8011856:	4d0d      	ldr	r5, [pc, #52]	; (801188c <__libc_init_array+0x38>)
 8011858:	4c0d      	ldr	r4, [pc, #52]	; (8011890 <__libc_init_array+0x3c>)
 801185a:	1b64      	subs	r4, r4, r5
 801185c:	10a4      	asrs	r4, r4, #2
 801185e:	2600      	movs	r6, #0
 8011860:	42a6      	cmp	r6, r4
 8011862:	d109      	bne.n	8011878 <__libc_init_array+0x24>
 8011864:	4d0b      	ldr	r5, [pc, #44]	; (8011894 <__libc_init_array+0x40>)
 8011866:	4c0c      	ldr	r4, [pc, #48]	; (8011898 <__libc_init_array+0x44>)
 8011868:	f000 f9b6 	bl	8011bd8 <_init>
 801186c:	1b64      	subs	r4, r4, r5
 801186e:	10a4      	asrs	r4, r4, #2
 8011870:	2600      	movs	r6, #0
 8011872:	42a6      	cmp	r6, r4
 8011874:	d105      	bne.n	8011882 <__libc_init_array+0x2e>
 8011876:	bd70      	pop	{r4, r5, r6, pc}
 8011878:	f855 3b04 	ldr.w	r3, [r5], #4
 801187c:	4798      	blx	r3
 801187e:	3601      	adds	r6, #1
 8011880:	e7ee      	b.n	8011860 <__libc_init_array+0xc>
 8011882:	f855 3b04 	ldr.w	r3, [r5], #4
 8011886:	4798      	blx	r3
 8011888:	3601      	adds	r6, #1
 801188a:	e7f2      	b.n	8011872 <__libc_init_array+0x1e>
 801188c:	08011e4c 	.word	0x08011e4c
 8011890:	08011e4c 	.word	0x08011e4c
 8011894:	08011e4c 	.word	0x08011e4c
 8011898:	08011e50 	.word	0x08011e50

0801189c <__retarget_lock_acquire_recursive>:
 801189c:	4770      	bx	lr

0801189e <__retarget_lock_release_recursive>:
 801189e:	4770      	bx	lr

080118a0 <malloc>:
 80118a0:	4b02      	ldr	r3, [pc, #8]	; (80118ac <malloc+0xc>)
 80118a2:	4601      	mov	r1, r0
 80118a4:	6818      	ldr	r0, [r3, #0]
 80118a6:	f000 b89d 	b.w	80119e4 <_malloc_r>
 80118aa:	bf00      	nop
 80118ac:	20002694 	.word	0x20002694

080118b0 <free>:
 80118b0:	4b02      	ldr	r3, [pc, #8]	; (80118bc <free+0xc>)
 80118b2:	4601      	mov	r1, r0
 80118b4:	6818      	ldr	r0, [r3, #0]
 80118b6:	f000 b829 	b.w	801190c <_free_r>
 80118ba:	bf00      	nop
 80118bc:	20002694 	.word	0x20002694

080118c0 <memcmp>:
 80118c0:	b510      	push	{r4, lr}
 80118c2:	3901      	subs	r1, #1
 80118c4:	4402      	add	r2, r0
 80118c6:	4290      	cmp	r0, r2
 80118c8:	d101      	bne.n	80118ce <memcmp+0xe>
 80118ca:	2000      	movs	r0, #0
 80118cc:	e005      	b.n	80118da <memcmp+0x1a>
 80118ce:	7803      	ldrb	r3, [r0, #0]
 80118d0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80118d4:	42a3      	cmp	r3, r4
 80118d6:	d001      	beq.n	80118dc <memcmp+0x1c>
 80118d8:	1b18      	subs	r0, r3, r4
 80118da:	bd10      	pop	{r4, pc}
 80118dc:	3001      	adds	r0, #1
 80118de:	e7f2      	b.n	80118c6 <memcmp+0x6>

080118e0 <memcpy>:
 80118e0:	440a      	add	r2, r1
 80118e2:	4291      	cmp	r1, r2
 80118e4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80118e8:	d100      	bne.n	80118ec <memcpy+0xc>
 80118ea:	4770      	bx	lr
 80118ec:	b510      	push	{r4, lr}
 80118ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80118f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80118f6:	4291      	cmp	r1, r2
 80118f8:	d1f9      	bne.n	80118ee <memcpy+0xe>
 80118fa:	bd10      	pop	{r4, pc}

080118fc <memset>:
 80118fc:	4402      	add	r2, r0
 80118fe:	4603      	mov	r3, r0
 8011900:	4293      	cmp	r3, r2
 8011902:	d100      	bne.n	8011906 <memset+0xa>
 8011904:	4770      	bx	lr
 8011906:	f803 1b01 	strb.w	r1, [r3], #1
 801190a:	e7f9      	b.n	8011900 <memset+0x4>

0801190c <_free_r>:
 801190c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801190e:	2900      	cmp	r1, #0
 8011910:	d044      	beq.n	801199c <_free_r+0x90>
 8011912:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011916:	9001      	str	r0, [sp, #4]
 8011918:	2b00      	cmp	r3, #0
 801191a:	f1a1 0404 	sub.w	r4, r1, #4
 801191e:	bfb8      	it	lt
 8011920:	18e4      	addlt	r4, r4, r3
 8011922:	f000 f94d 	bl	8011bc0 <__malloc_lock>
 8011926:	4a1e      	ldr	r2, [pc, #120]	; (80119a0 <_free_r+0x94>)
 8011928:	9801      	ldr	r0, [sp, #4]
 801192a:	6813      	ldr	r3, [r2, #0]
 801192c:	b933      	cbnz	r3, 801193c <_free_r+0x30>
 801192e:	6063      	str	r3, [r4, #4]
 8011930:	6014      	str	r4, [r2, #0]
 8011932:	b003      	add	sp, #12
 8011934:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011938:	f000 b948 	b.w	8011bcc <__malloc_unlock>
 801193c:	42a3      	cmp	r3, r4
 801193e:	d908      	bls.n	8011952 <_free_r+0x46>
 8011940:	6825      	ldr	r5, [r4, #0]
 8011942:	1961      	adds	r1, r4, r5
 8011944:	428b      	cmp	r3, r1
 8011946:	bf01      	itttt	eq
 8011948:	6819      	ldreq	r1, [r3, #0]
 801194a:	685b      	ldreq	r3, [r3, #4]
 801194c:	1949      	addeq	r1, r1, r5
 801194e:	6021      	streq	r1, [r4, #0]
 8011950:	e7ed      	b.n	801192e <_free_r+0x22>
 8011952:	461a      	mov	r2, r3
 8011954:	685b      	ldr	r3, [r3, #4]
 8011956:	b10b      	cbz	r3, 801195c <_free_r+0x50>
 8011958:	42a3      	cmp	r3, r4
 801195a:	d9fa      	bls.n	8011952 <_free_r+0x46>
 801195c:	6811      	ldr	r1, [r2, #0]
 801195e:	1855      	adds	r5, r2, r1
 8011960:	42a5      	cmp	r5, r4
 8011962:	d10b      	bne.n	801197c <_free_r+0x70>
 8011964:	6824      	ldr	r4, [r4, #0]
 8011966:	4421      	add	r1, r4
 8011968:	1854      	adds	r4, r2, r1
 801196a:	42a3      	cmp	r3, r4
 801196c:	6011      	str	r1, [r2, #0]
 801196e:	d1e0      	bne.n	8011932 <_free_r+0x26>
 8011970:	681c      	ldr	r4, [r3, #0]
 8011972:	685b      	ldr	r3, [r3, #4]
 8011974:	6053      	str	r3, [r2, #4]
 8011976:	4421      	add	r1, r4
 8011978:	6011      	str	r1, [r2, #0]
 801197a:	e7da      	b.n	8011932 <_free_r+0x26>
 801197c:	d902      	bls.n	8011984 <_free_r+0x78>
 801197e:	230c      	movs	r3, #12
 8011980:	6003      	str	r3, [r0, #0]
 8011982:	e7d6      	b.n	8011932 <_free_r+0x26>
 8011984:	6825      	ldr	r5, [r4, #0]
 8011986:	1961      	adds	r1, r4, r5
 8011988:	428b      	cmp	r3, r1
 801198a:	bf04      	itt	eq
 801198c:	6819      	ldreq	r1, [r3, #0]
 801198e:	685b      	ldreq	r3, [r3, #4]
 8011990:	6063      	str	r3, [r4, #4]
 8011992:	bf04      	itt	eq
 8011994:	1949      	addeq	r1, r1, r5
 8011996:	6021      	streq	r1, [r4, #0]
 8011998:	6054      	str	r4, [r2, #4]
 801199a:	e7ca      	b.n	8011932 <_free_r+0x26>
 801199c:	b003      	add	sp, #12
 801199e:	bd30      	pop	{r4, r5, pc}
 80119a0:	20013398 	.word	0x20013398

080119a4 <sbrk_aligned>:
 80119a4:	b570      	push	{r4, r5, r6, lr}
 80119a6:	4e0e      	ldr	r6, [pc, #56]	; (80119e0 <sbrk_aligned+0x3c>)
 80119a8:	460c      	mov	r4, r1
 80119aa:	6831      	ldr	r1, [r6, #0]
 80119ac:	4605      	mov	r5, r0
 80119ae:	b911      	cbnz	r1, 80119b6 <sbrk_aligned+0x12>
 80119b0:	f000 f8f6 	bl	8011ba0 <_sbrk_r>
 80119b4:	6030      	str	r0, [r6, #0]
 80119b6:	4621      	mov	r1, r4
 80119b8:	4628      	mov	r0, r5
 80119ba:	f000 f8f1 	bl	8011ba0 <_sbrk_r>
 80119be:	1c43      	adds	r3, r0, #1
 80119c0:	d00a      	beq.n	80119d8 <sbrk_aligned+0x34>
 80119c2:	1cc4      	adds	r4, r0, #3
 80119c4:	f024 0403 	bic.w	r4, r4, #3
 80119c8:	42a0      	cmp	r0, r4
 80119ca:	d007      	beq.n	80119dc <sbrk_aligned+0x38>
 80119cc:	1a21      	subs	r1, r4, r0
 80119ce:	4628      	mov	r0, r5
 80119d0:	f000 f8e6 	bl	8011ba0 <_sbrk_r>
 80119d4:	3001      	adds	r0, #1
 80119d6:	d101      	bne.n	80119dc <sbrk_aligned+0x38>
 80119d8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80119dc:	4620      	mov	r0, r4
 80119de:	bd70      	pop	{r4, r5, r6, pc}
 80119e0:	2001339c 	.word	0x2001339c

080119e4 <_malloc_r>:
 80119e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119e8:	1ccd      	adds	r5, r1, #3
 80119ea:	f025 0503 	bic.w	r5, r5, #3
 80119ee:	3508      	adds	r5, #8
 80119f0:	2d0c      	cmp	r5, #12
 80119f2:	bf38      	it	cc
 80119f4:	250c      	movcc	r5, #12
 80119f6:	2d00      	cmp	r5, #0
 80119f8:	4607      	mov	r7, r0
 80119fa:	db01      	blt.n	8011a00 <_malloc_r+0x1c>
 80119fc:	42a9      	cmp	r1, r5
 80119fe:	d905      	bls.n	8011a0c <_malloc_r+0x28>
 8011a00:	230c      	movs	r3, #12
 8011a02:	603b      	str	r3, [r7, #0]
 8011a04:	2600      	movs	r6, #0
 8011a06:	4630      	mov	r0, r6
 8011a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a0c:	4e2e      	ldr	r6, [pc, #184]	; (8011ac8 <_malloc_r+0xe4>)
 8011a0e:	f000 f8d7 	bl	8011bc0 <__malloc_lock>
 8011a12:	6833      	ldr	r3, [r6, #0]
 8011a14:	461c      	mov	r4, r3
 8011a16:	bb34      	cbnz	r4, 8011a66 <_malloc_r+0x82>
 8011a18:	4629      	mov	r1, r5
 8011a1a:	4638      	mov	r0, r7
 8011a1c:	f7ff ffc2 	bl	80119a4 <sbrk_aligned>
 8011a20:	1c43      	adds	r3, r0, #1
 8011a22:	4604      	mov	r4, r0
 8011a24:	d14d      	bne.n	8011ac2 <_malloc_r+0xde>
 8011a26:	6834      	ldr	r4, [r6, #0]
 8011a28:	4626      	mov	r6, r4
 8011a2a:	2e00      	cmp	r6, #0
 8011a2c:	d140      	bne.n	8011ab0 <_malloc_r+0xcc>
 8011a2e:	6823      	ldr	r3, [r4, #0]
 8011a30:	4631      	mov	r1, r6
 8011a32:	4638      	mov	r0, r7
 8011a34:	eb04 0803 	add.w	r8, r4, r3
 8011a38:	f000 f8b2 	bl	8011ba0 <_sbrk_r>
 8011a3c:	4580      	cmp	r8, r0
 8011a3e:	d13a      	bne.n	8011ab6 <_malloc_r+0xd2>
 8011a40:	6821      	ldr	r1, [r4, #0]
 8011a42:	3503      	adds	r5, #3
 8011a44:	1a6d      	subs	r5, r5, r1
 8011a46:	f025 0503 	bic.w	r5, r5, #3
 8011a4a:	3508      	adds	r5, #8
 8011a4c:	2d0c      	cmp	r5, #12
 8011a4e:	bf38      	it	cc
 8011a50:	250c      	movcc	r5, #12
 8011a52:	4629      	mov	r1, r5
 8011a54:	4638      	mov	r0, r7
 8011a56:	f7ff ffa5 	bl	80119a4 <sbrk_aligned>
 8011a5a:	3001      	adds	r0, #1
 8011a5c:	d02b      	beq.n	8011ab6 <_malloc_r+0xd2>
 8011a5e:	6823      	ldr	r3, [r4, #0]
 8011a60:	442b      	add	r3, r5
 8011a62:	6023      	str	r3, [r4, #0]
 8011a64:	e00e      	b.n	8011a84 <_malloc_r+0xa0>
 8011a66:	6822      	ldr	r2, [r4, #0]
 8011a68:	1b52      	subs	r2, r2, r5
 8011a6a:	d41e      	bmi.n	8011aaa <_malloc_r+0xc6>
 8011a6c:	2a0b      	cmp	r2, #11
 8011a6e:	d916      	bls.n	8011a9e <_malloc_r+0xba>
 8011a70:	1961      	adds	r1, r4, r5
 8011a72:	42a3      	cmp	r3, r4
 8011a74:	6025      	str	r5, [r4, #0]
 8011a76:	bf18      	it	ne
 8011a78:	6059      	strne	r1, [r3, #4]
 8011a7a:	6863      	ldr	r3, [r4, #4]
 8011a7c:	bf08      	it	eq
 8011a7e:	6031      	streq	r1, [r6, #0]
 8011a80:	5162      	str	r2, [r4, r5]
 8011a82:	604b      	str	r3, [r1, #4]
 8011a84:	4638      	mov	r0, r7
 8011a86:	f104 060b 	add.w	r6, r4, #11
 8011a8a:	f000 f89f 	bl	8011bcc <__malloc_unlock>
 8011a8e:	f026 0607 	bic.w	r6, r6, #7
 8011a92:	1d23      	adds	r3, r4, #4
 8011a94:	1af2      	subs	r2, r6, r3
 8011a96:	d0b6      	beq.n	8011a06 <_malloc_r+0x22>
 8011a98:	1b9b      	subs	r3, r3, r6
 8011a9a:	50a3      	str	r3, [r4, r2]
 8011a9c:	e7b3      	b.n	8011a06 <_malloc_r+0x22>
 8011a9e:	6862      	ldr	r2, [r4, #4]
 8011aa0:	42a3      	cmp	r3, r4
 8011aa2:	bf0c      	ite	eq
 8011aa4:	6032      	streq	r2, [r6, #0]
 8011aa6:	605a      	strne	r2, [r3, #4]
 8011aa8:	e7ec      	b.n	8011a84 <_malloc_r+0xa0>
 8011aaa:	4623      	mov	r3, r4
 8011aac:	6864      	ldr	r4, [r4, #4]
 8011aae:	e7b2      	b.n	8011a16 <_malloc_r+0x32>
 8011ab0:	4634      	mov	r4, r6
 8011ab2:	6876      	ldr	r6, [r6, #4]
 8011ab4:	e7b9      	b.n	8011a2a <_malloc_r+0x46>
 8011ab6:	230c      	movs	r3, #12
 8011ab8:	603b      	str	r3, [r7, #0]
 8011aba:	4638      	mov	r0, r7
 8011abc:	f000 f886 	bl	8011bcc <__malloc_unlock>
 8011ac0:	e7a1      	b.n	8011a06 <_malloc_r+0x22>
 8011ac2:	6025      	str	r5, [r4, #0]
 8011ac4:	e7de      	b.n	8011a84 <_malloc_r+0xa0>
 8011ac6:	bf00      	nop
 8011ac8:	20013398 	.word	0x20013398

08011acc <cleanup_glue>:
 8011acc:	b538      	push	{r3, r4, r5, lr}
 8011ace:	460c      	mov	r4, r1
 8011ad0:	6809      	ldr	r1, [r1, #0]
 8011ad2:	4605      	mov	r5, r0
 8011ad4:	b109      	cbz	r1, 8011ada <cleanup_glue+0xe>
 8011ad6:	f7ff fff9 	bl	8011acc <cleanup_glue>
 8011ada:	4621      	mov	r1, r4
 8011adc:	4628      	mov	r0, r5
 8011ade:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011ae2:	f7ff bf13 	b.w	801190c <_free_r>
	...

08011ae8 <_reclaim_reent>:
 8011ae8:	4b2c      	ldr	r3, [pc, #176]	; (8011b9c <_reclaim_reent+0xb4>)
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	4283      	cmp	r3, r0
 8011aee:	b570      	push	{r4, r5, r6, lr}
 8011af0:	4604      	mov	r4, r0
 8011af2:	d051      	beq.n	8011b98 <_reclaim_reent+0xb0>
 8011af4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8011af6:	b143      	cbz	r3, 8011b0a <_reclaim_reent+0x22>
 8011af8:	68db      	ldr	r3, [r3, #12]
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d14a      	bne.n	8011b94 <_reclaim_reent+0xac>
 8011afe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011b00:	6819      	ldr	r1, [r3, #0]
 8011b02:	b111      	cbz	r1, 8011b0a <_reclaim_reent+0x22>
 8011b04:	4620      	mov	r0, r4
 8011b06:	f7ff ff01 	bl	801190c <_free_r>
 8011b0a:	6961      	ldr	r1, [r4, #20]
 8011b0c:	b111      	cbz	r1, 8011b14 <_reclaim_reent+0x2c>
 8011b0e:	4620      	mov	r0, r4
 8011b10:	f7ff fefc 	bl	801190c <_free_r>
 8011b14:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8011b16:	b111      	cbz	r1, 8011b1e <_reclaim_reent+0x36>
 8011b18:	4620      	mov	r0, r4
 8011b1a:	f7ff fef7 	bl	801190c <_free_r>
 8011b1e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8011b20:	b111      	cbz	r1, 8011b28 <_reclaim_reent+0x40>
 8011b22:	4620      	mov	r0, r4
 8011b24:	f7ff fef2 	bl	801190c <_free_r>
 8011b28:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8011b2a:	b111      	cbz	r1, 8011b32 <_reclaim_reent+0x4a>
 8011b2c:	4620      	mov	r0, r4
 8011b2e:	f7ff feed 	bl	801190c <_free_r>
 8011b32:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8011b34:	b111      	cbz	r1, 8011b3c <_reclaim_reent+0x54>
 8011b36:	4620      	mov	r0, r4
 8011b38:	f7ff fee8 	bl	801190c <_free_r>
 8011b3c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8011b3e:	b111      	cbz	r1, 8011b46 <_reclaim_reent+0x5e>
 8011b40:	4620      	mov	r0, r4
 8011b42:	f7ff fee3 	bl	801190c <_free_r>
 8011b46:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8011b48:	b111      	cbz	r1, 8011b50 <_reclaim_reent+0x68>
 8011b4a:	4620      	mov	r0, r4
 8011b4c:	f7ff fede 	bl	801190c <_free_r>
 8011b50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011b52:	b111      	cbz	r1, 8011b5a <_reclaim_reent+0x72>
 8011b54:	4620      	mov	r0, r4
 8011b56:	f7ff fed9 	bl	801190c <_free_r>
 8011b5a:	69a3      	ldr	r3, [r4, #24]
 8011b5c:	b1e3      	cbz	r3, 8011b98 <_reclaim_reent+0xb0>
 8011b5e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8011b60:	4620      	mov	r0, r4
 8011b62:	4798      	blx	r3
 8011b64:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8011b66:	b1b9      	cbz	r1, 8011b98 <_reclaim_reent+0xb0>
 8011b68:	4620      	mov	r0, r4
 8011b6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011b6e:	f7ff bfad 	b.w	8011acc <cleanup_glue>
 8011b72:	5949      	ldr	r1, [r1, r5]
 8011b74:	b941      	cbnz	r1, 8011b88 <_reclaim_reent+0xa0>
 8011b76:	3504      	adds	r5, #4
 8011b78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011b7a:	2d80      	cmp	r5, #128	; 0x80
 8011b7c:	68d9      	ldr	r1, [r3, #12]
 8011b7e:	d1f8      	bne.n	8011b72 <_reclaim_reent+0x8a>
 8011b80:	4620      	mov	r0, r4
 8011b82:	f7ff fec3 	bl	801190c <_free_r>
 8011b86:	e7ba      	b.n	8011afe <_reclaim_reent+0x16>
 8011b88:	680e      	ldr	r6, [r1, #0]
 8011b8a:	4620      	mov	r0, r4
 8011b8c:	f7ff febe 	bl	801190c <_free_r>
 8011b90:	4631      	mov	r1, r6
 8011b92:	e7ef      	b.n	8011b74 <_reclaim_reent+0x8c>
 8011b94:	2500      	movs	r5, #0
 8011b96:	e7ef      	b.n	8011b78 <_reclaim_reent+0x90>
 8011b98:	bd70      	pop	{r4, r5, r6, pc}
 8011b9a:	bf00      	nop
 8011b9c:	20002694 	.word	0x20002694

08011ba0 <_sbrk_r>:
 8011ba0:	b538      	push	{r3, r4, r5, lr}
 8011ba2:	4d06      	ldr	r5, [pc, #24]	; (8011bbc <_sbrk_r+0x1c>)
 8011ba4:	2300      	movs	r3, #0
 8011ba6:	4604      	mov	r4, r0
 8011ba8:	4608      	mov	r0, r1
 8011baa:	602b      	str	r3, [r5, #0]
 8011bac:	f7ef fb6c 	bl	8001288 <_sbrk>
 8011bb0:	1c43      	adds	r3, r0, #1
 8011bb2:	d102      	bne.n	8011bba <_sbrk_r+0x1a>
 8011bb4:	682b      	ldr	r3, [r5, #0]
 8011bb6:	b103      	cbz	r3, 8011bba <_sbrk_r+0x1a>
 8011bb8:	6023      	str	r3, [r4, #0]
 8011bba:	bd38      	pop	{r3, r4, r5, pc}
 8011bbc:	200133a0 	.word	0x200133a0

08011bc0 <__malloc_lock>:
 8011bc0:	4801      	ldr	r0, [pc, #4]	; (8011bc8 <__malloc_lock+0x8>)
 8011bc2:	f7ff be6b 	b.w	801189c <__retarget_lock_acquire_recursive>
 8011bc6:	bf00      	nop
 8011bc8:	20013394 	.word	0x20013394

08011bcc <__malloc_unlock>:
 8011bcc:	4801      	ldr	r0, [pc, #4]	; (8011bd4 <__malloc_unlock+0x8>)
 8011bce:	f7ff be66 	b.w	801189e <__retarget_lock_release_recursive>
 8011bd2:	bf00      	nop
 8011bd4:	20013394 	.word	0x20013394

08011bd8 <_init>:
 8011bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011bda:	bf00      	nop
 8011bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bde:	bc08      	pop	{r3}
 8011be0:	469e      	mov	lr, r3
 8011be2:	4770      	bx	lr

08011be4 <_fini>:
 8011be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011be6:	bf00      	nop
 8011be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011bea:	bc08      	pop	{r3}
 8011bec:	469e      	mov	lr, r3
 8011bee:	4770      	bx	lr
