<stg><name>expand_mat</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="35">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="4">
<condition id="40">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="2">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="5">
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="5" to="6">
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="4">
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="6" to="7">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="7" to="8">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="8" to="9">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="10">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="10" to="11">
<condition id="50">
<or_exp><and_exp><literal name="tmp_176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="10" to="5">
<condition id="56">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="11" to="12">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="12" to="10">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64">
<![CDATA[
:0  %s = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="64">
<![CDATA[
:1  %inbuf = alloca [33 x i8], align 16

]]></Node>
<StgValue><ssdm name="inbuf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
:2  %output_assign = alloca [840 x i8], align 16

]]></Node>
<StgValue><ssdm name="output_assign"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 0, %0 ], [ %i_63, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_63 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_63"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %.preheader2.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_s = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rho_addr = getelementptr [112 x i8]* %rho, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="rho_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="7">
<![CDATA[
:2  %rho_load = load i8* %rho_addr, align 1

]]></Node>
<StgValue><ssdm name="rho_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2.preheader:0  %inbuf_addr = getelementptr inbounds [33 x i8]* %inbuf, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="inbuf_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="7">
<![CDATA[
:2  %rho_load = load i8* %rho_addr, align 1

]]></Node>
<StgValue><ssdm name="rho_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inbuf_addr_1 = getelementptr inbounds [33 x i8]* %inbuf, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="inbuf_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:4  store i8 %rho_load, i8* %inbuf_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader2:0  %i_1 = phi i3 [ 0, %.preheader2.preheader ], [ %i_64, %.preheader2.loopexit ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1  %exitcond1 = icmp eq i3 %i_1, -3

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3  %i_64 = add i3 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_64"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %exitcond1, label %6, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_173 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %tmp_175_cast = zext i5 %tmp_173 to i6

]]></Node>
<StgValue><ssdm name="tmp_175_cast"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i3 [ 0, %.preheader.preheader ], [ %j_8, %.preheader.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond = icmp eq i3 %j, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %j_8 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader2.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_174 = trunc i3 %j to i2

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="3">
<![CDATA[
:1  %tmp_165 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3(i2 %tmp_174, i1 false, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="6">
<![CDATA[
:2  %tmp_256_cast = zext i6 %tmp_165 to i8

]]></Node>
<StgValue><ssdm name="tmp_256_cast"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:3  store i8 %tmp_256_cast, i8* %inbuf_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="3">
<![CDATA[
:6  %tmp_166_cast = zext i3 %j to i6

]]></Node>
<StgValue><ssdm name="tmp_166_cast"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %tmp_175 = add i6 %tmp_175_cast, %tmp_166_cast

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:4  call fastcc void @keccak_absorb.3([25 x i64]* %s, [33 x i8]* %inbuf)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:4  call fastcc void @keccak_absorb.3([25 x i64]* %s, [33 x i8]* %inbuf)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64">
<![CDATA[
:5  call fastcc void @keccak_squeezeblocks.3([840 x i8]* %output_assign, [25 x i64]* %s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="55" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64">
<![CDATA[
:5  call fastcc void @keccak_squeezeblocks.3([840 x i8]* %output_assign, [25 x i64]* %s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
:8  %tmp_178_cast = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_175, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge:0  %pos = phi i32 [ 0, %3 ], [ %pos_4, %.backedge.backedge ]

]]></Node>
<StgValue><ssdm name="pos"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.backedge:1  %ctr = phi i9 [ 0, %3 ], [ %ctr_be, %.backedge.backedge ]

]]></Node>
<StgValue><ssdm name="ctr"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.backedge:2  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %ctr, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:3  br i1 %tmp_176, label %.preheader.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_168 = zext i32 %pos to i64

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_assign_addr = getelementptr inbounds [840 x i8]* %output_assign, i64 0, i64 %tmp_168

]]></Node>
<StgValue><ssdm name="output_assign_addr"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="10">
<![CDATA[
:3  %output_assign_load = load i8* %output_assign_addr, align 1

]]></Node>
<StgValue><ssdm name="output_assign_load"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %pos_2 = add i32 1, %pos

]]></Node>
<StgValue><ssdm name="pos_2"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="10">
<![CDATA[
:3  %output_assign_load = load i8* %output_assign_addr, align 1

]]></Node>
<StgValue><ssdm name="output_assign_load"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %pos_3 = add i32 2, %pos

]]></Node>
<StgValue><ssdm name="pos_3"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_169 = zext i32 %pos_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %output_assign_addr_1 = getelementptr inbounds [840 x i8]* %output_assign, i64 0, i64 %tmp_169

]]></Node>
<StgValue><ssdm name="output_assign_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="10">
<![CDATA[
:7  %output_assign_load_1 = load i8* %output_assign_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_assign_load_1"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %pos_4 = add i32 3, %pos

]]></Node>
<StgValue><ssdm name="pos_4"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_170 = zext i32 %pos_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %output_assign_addr_2 = getelementptr inbounds [840 x i8]* %output_assign, i64 0, i64 %tmp_170

]]></Node>
<StgValue><ssdm name="output_assign_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="10">
<![CDATA[
:11  %output_assign_load_2 = load i8* %output_assign_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_assign_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="76" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="10">
<![CDATA[
:7  %output_assign_load_1 = load i8* %output_assign_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_assign_load_1"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="10">
<![CDATA[
:11  %output_assign_load_2 = load i8* %output_assign_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_assign_load_2"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="8">
<![CDATA[
:12  %tmp_177 = trunc i8 %output_assign_load_2 to i7

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="23" op_0_bw="23" op_1_bw="7" op_2_bw="8" op_3_bw="8">
<![CDATA[
:13  %tmp_34 = call i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8(i7 %tmp_177, i8 %output_assign_load_1, i8 %output_assign_load)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %tmp_171 = icmp ult i23 %tmp_34, -8191

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_171, label %5, label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %ctr_6 = add i9 %ctr, 1

]]></Node>
<StgValue><ssdm name="ctr_6"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="9">
<![CDATA[
:1  %tmp_172_cast = zext i9 %ctr to i14

]]></Node>
<StgValue><ssdm name="tmp_172_cast"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_178 = add i14 %tmp_178_cast, %tmp_172_cast

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_179_cast = zext i14 %tmp_178 to i64

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %mat_vec_coeffs_addr = getelementptr [5120 x i23]* %mat_vec_coeffs, i64 0, i64 %tmp_179_cast

]]></Node>
<StgValue><ssdm name="mat_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="23" op_1_bw="13">
<![CDATA[
:5  store i23 %tmp_34, i23* %mat_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.backedge.backedge:0  %ctr_be = phi i9 [ %ctr_6, %5 ], [ %ctr, %4 ]

]]></Node>
<StgValue><ssdm name="ctr_be"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.backedge.backedge:1  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="109" name="mat_vec_coeffs" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="mat_vec_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="rho" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="rho"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="KeccakF_RoundConstan" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="113" from="StgValue_112" to="s" fromId="112" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_112" to="inbuf" fromId="112" toId="14">
</dataflow>
<dataflow id="115" from="StgValue_112" to="output_assign" fromId="112" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_116" to="i" fromId="116" toId="17">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="StgValue_16" to="i" fromId="16" toId="17">
</dataflow>
<dataflow id="119" from="i_63" to="i" fromId="20" toId="17">
<BackEdge/>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="StgValue_30" to="i" fromId="30" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="121" from="i" to="tmp" fromId="17" toId="18">
</dataflow>
<dataflow id="123" from="StgValue_122" to="tmp" fromId="122" toId="18">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="124" toId="19">
</dataflow>
<dataflow id="127" from="StgValue_126" to="empty" fromId="126" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_126" to="empty" fromId="126" toId="19">
</dataflow>
<dataflow id="129" from="StgValue_126" to="empty" fromId="126" toId="19">
</dataflow>
<dataflow id="130" from="i" to="i_63" fromId="17" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="i_63" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="tmp" to="StgValue_21" fromId="18" toId="21">
</dataflow>
<dataflow id="134" from="i" to="tmp_s" fromId="17" toId="22">
</dataflow>
<dataflow id="135" from="rho" to="rho_addr" fromId="110" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_136" to="rho_addr" fromId="136" toId="23">
</dataflow>
<dataflow id="138" from="tmp_s" to="rho_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="139" from="rho_addr" to="rho_load" fromId="23" toId="24">
</dataflow>
<dataflow id="140" from="inbuf" to="inbuf_addr" fromId="14" toId="25">
</dataflow>
<dataflow id="141" from="StgValue_136" to="inbuf_addr" fromId="136" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_126" to="inbuf_addr" fromId="126" toId="25">
</dataflow>
<dataflow id="143" from="rho_addr" to="rho_load" fromId="23" toId="27">
</dataflow>
<dataflow id="144" from="inbuf" to="inbuf_addr_1" fromId="14" toId="28">
</dataflow>
<dataflow id="145" from="StgValue_136" to="inbuf_addr_1" fromId="136" toId="28">
</dataflow>
<dataflow id="146" from="tmp_s" to="inbuf_addr_1" fromId="22" toId="28">
</dataflow>
<dataflow id="147" from="rho_load" to="StgValue_29" fromId="27" toId="29">
</dataflow>
<dataflow id="148" from="inbuf_addr_1" to="StgValue_29" fromId="28" toId="29">
</dataflow>
<dataflow id="150" from="StgValue_149" to="i_1" fromId="149" toId="31">
<condition id="73">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="151" from="StgValue_26" to="i_1" fromId="26" toId="31">
</dataflow>
<dataflow id="152" from="i_64" to="i_1" fromId="34" toId="31">
<BackEdge/>
<condition id="74">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="153" from="StgValue_51" to="i_1" fromId="51" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="154" from="i_1" to="exitcond1" fromId="31" toId="32">
</dataflow>
<dataflow id="156" from="StgValue_155" to="exitcond1" fromId="155" toId="32">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopTripCount" to="empty_86" fromId="124" toId="33">
</dataflow>
<dataflow id="159" from="StgValue_158" to="empty_86" fromId="158" toId="33">
</dataflow>
<dataflow id="160" from="StgValue_158" to="empty_86" fromId="158" toId="33">
</dataflow>
<dataflow id="161" from="StgValue_158" to="empty_86" fromId="158" toId="33">
</dataflow>
<dataflow id="162" from="i_1" to="i_64" fromId="31" toId="34">
</dataflow>
<dataflow id="164" from="StgValue_163" to="i_64" fromId="163" toId="34">
</dataflow>
<dataflow id="165" from="exitcond1" to="StgValue_35" fromId="32" toId="35">
</dataflow>
<dataflow id="167" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_173" fromId="166" toId="36">
</dataflow>
<dataflow id="168" from="i_1" to="tmp_173" fromId="31" toId="36">
</dataflow>
<dataflow id="170" from="StgValue_169" to="tmp_173" fromId="169" toId="36">
</dataflow>
<dataflow id="171" from="tmp_173" to="tmp_175_cast" fromId="36" toId="37">
</dataflow>
<dataflow id="172" from="StgValue_149" to="j" fromId="149" toId="40">
<condition id="75">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="StgValue_38" to="j" fromId="38" toId="40">
</dataflow>
<dataflow id="174" from="j_8" to="j" fromId="43" toId="40">
<BackEdge/>
<condition id="76">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="175" from="StgValue_65" to="j" fromId="65" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="176" from="j" to="exitcond" fromId="40" toId="41">
</dataflow>
<dataflow id="178" from="StgValue_177" to="exitcond" fromId="177" toId="41">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecLoopTripCount" to="empty_87" fromId="124" toId="42">
</dataflow>
<dataflow id="181" from="StgValue_180" to="empty_87" fromId="180" toId="42">
</dataflow>
<dataflow id="182" from="StgValue_180" to="empty_87" fromId="180" toId="42">
</dataflow>
<dataflow id="183" from="StgValue_180" to="empty_87" fromId="180" toId="42">
</dataflow>
<dataflow id="184" from="j" to="j_8" fromId="40" toId="43">
</dataflow>
<dataflow id="185" from="StgValue_163" to="j_8" fromId="163" toId="43">
</dataflow>
<dataflow id="186" from="exitcond" to="StgValue_44" fromId="41" toId="44">
</dataflow>
<dataflow id="187" from="j" to="tmp_174" fromId="40" toId="45">
</dataflow>
<dataflow id="189" from="_ssdm_op_BitConcatenate.i6.i2.i1.i3" to="tmp_165" fromId="188" toId="46">
</dataflow>
<dataflow id="190" from="tmp_174" to="tmp_165" fromId="45" toId="46">
</dataflow>
<dataflow id="192" from="StgValue_191" to="tmp_165" fromId="191" toId="46">
</dataflow>
<dataflow id="193" from="i_1" to="tmp_165" fromId="31" toId="46">
</dataflow>
<dataflow id="194" from="tmp_165" to="tmp_256_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="195" from="tmp_256_cast" to="StgValue_48" fromId="47" toId="48">
</dataflow>
<dataflow id="196" from="inbuf_addr" to="StgValue_48" fromId="25" toId="48">
</dataflow>
<dataflow id="197" from="j" to="tmp_166_cast" fromId="40" toId="49">
</dataflow>
<dataflow id="198" from="tmp_175_cast" to="tmp_175" fromId="37" toId="50">
</dataflow>
<dataflow id="199" from="tmp_166_cast" to="tmp_175" fromId="49" toId="50">
</dataflow>
<dataflow id="201" from="keccak_absorb.3" to="StgValue_52" fromId="200" toId="52">
</dataflow>
<dataflow id="202" from="s" to="StgValue_52" fromId="13" toId="52">
</dataflow>
<dataflow id="203" from="inbuf" to="StgValue_52" fromId="14" toId="52">
</dataflow>
<dataflow id="204" from="keccak_absorb.3" to="StgValue_53" fromId="200" toId="53">
</dataflow>
<dataflow id="205" from="s" to="StgValue_53" fromId="13" toId="53">
</dataflow>
<dataflow id="206" from="inbuf" to="StgValue_53" fromId="14" toId="53">
</dataflow>
<dataflow id="208" from="keccak_squeezeblocks.3" to="StgValue_54" fromId="207" toId="54">
</dataflow>
<dataflow id="209" from="output_assign" to="StgValue_54" fromId="15" toId="54">
</dataflow>
<dataflow id="210" from="s" to="StgValue_54" fromId="13" toId="54">
</dataflow>
<dataflow id="211" from="KeccakF_RoundConstan" to="StgValue_54" fromId="111" toId="54">
</dataflow>
<dataflow id="212" from="keccak_squeezeblocks.3" to="StgValue_55" fromId="207" toId="55">
</dataflow>
<dataflow id="213" from="output_assign" to="StgValue_55" fromId="15" toId="55">
</dataflow>
<dataflow id="214" from="s" to="StgValue_55" fromId="13" toId="55">
</dataflow>
<dataflow id="215" from="KeccakF_RoundConstan" to="StgValue_55" fromId="111" toId="55">
</dataflow>
<dataflow id="217" from="_ssdm_op_BitConcatenate.i14.i6.i8" to="tmp_178_cast" fromId="216" toId="56">
</dataflow>
<dataflow id="218" from="tmp_175" to="tmp_178_cast" fromId="50" toId="56">
</dataflow>
<dataflow id="220" from="StgValue_219" to="tmp_178_cast" fromId="219" toId="56">
</dataflow>
<dataflow id="222" from="StgValue_221" to="pos" fromId="221" toId="58">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="223" from="StgValue_57" to="pos" fromId="57" toId="58">
</dataflow>
<dataflow id="224" from="pos_4" to="pos" fromId="72" toId="58">
<BackEdge/>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="225" from="StgValue_90" to="pos" fromId="90" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="227" from="StgValue_226" to="ctr" fromId="226" toId="59">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="228" from="StgValue_57" to="ctr" fromId="57" toId="59">
</dataflow>
<dataflow id="229" from="ctr_be" to="ctr" fromId="89" toId="59">
<BackEdge/>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="230" from="StgValue_90" to="ctr" fromId="90" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="232" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_176" fromId="231" toId="60">
</dataflow>
<dataflow id="233" from="ctr" to="tmp_176" fromId="59" toId="60">
</dataflow>
<dataflow id="235" from="StgValue_234" to="tmp_176" fromId="234" toId="60">
</dataflow>
<dataflow id="236" from="tmp_176" to="StgValue_61" fromId="60" toId="61">
</dataflow>
<dataflow id="237" from="pos" to="tmp_168" fromId="58" toId="62">
</dataflow>
<dataflow id="238" from="output_assign" to="output_assign_addr" fromId="15" toId="63">
</dataflow>
<dataflow id="239" from="StgValue_136" to="output_assign_addr" fromId="136" toId="63">
</dataflow>
<dataflow id="240" from="tmp_168" to="output_assign_addr" fromId="62" toId="63">
</dataflow>
<dataflow id="241" from="output_assign_addr" to="output_assign_load" fromId="63" toId="64">
</dataflow>
<dataflow id="243" from="StgValue_242" to="pos_2" fromId="242" toId="66">
</dataflow>
<dataflow id="244" from="pos" to="pos_2" fromId="58" toId="66">
</dataflow>
<dataflow id="245" from="output_assign_addr" to="output_assign_load" fromId="63" toId="67">
</dataflow>
<dataflow id="247" from="StgValue_246" to="pos_3" fromId="246" toId="68">
</dataflow>
<dataflow id="248" from="pos" to="pos_3" fromId="58" toId="68">
</dataflow>
<dataflow id="249" from="pos_2" to="tmp_169" fromId="66" toId="69">
</dataflow>
<dataflow id="250" from="output_assign" to="output_assign_addr_1" fromId="15" toId="70">
</dataflow>
<dataflow id="251" from="StgValue_136" to="output_assign_addr_1" fromId="136" toId="70">
</dataflow>
<dataflow id="252" from="tmp_169" to="output_assign_addr_1" fromId="69" toId="70">
</dataflow>
<dataflow id="253" from="output_assign_addr_1" to="output_assign_load_1" fromId="70" toId="71">
</dataflow>
<dataflow id="255" from="StgValue_254" to="pos_4" fromId="254" toId="72">
</dataflow>
<dataflow id="256" from="pos" to="pos_4" fromId="58" toId="72">
</dataflow>
<dataflow id="257" from="pos_3" to="tmp_170" fromId="68" toId="73">
</dataflow>
<dataflow id="258" from="output_assign" to="output_assign_addr_2" fromId="15" toId="74">
</dataflow>
<dataflow id="259" from="StgValue_136" to="output_assign_addr_2" fromId="136" toId="74">
</dataflow>
<dataflow id="260" from="tmp_170" to="output_assign_addr_2" fromId="73" toId="74">
</dataflow>
<dataflow id="261" from="output_assign_addr_2" to="output_assign_load_2" fromId="74" toId="75">
</dataflow>
<dataflow id="262" from="output_assign_addr_1" to="output_assign_load_1" fromId="70" toId="76">
</dataflow>
<dataflow id="263" from="output_assign_addr_2" to="output_assign_load_2" fromId="74" toId="77">
</dataflow>
<dataflow id="264" from="output_assign_load_2" to="tmp_177" fromId="77" toId="78">
</dataflow>
<dataflow id="266" from="_ssdm_op_BitConcatenate.i23.i7.i8.i8" to="tmp_34" fromId="265" toId="79">
</dataflow>
<dataflow id="267" from="tmp_177" to="tmp_34" fromId="78" toId="79">
</dataflow>
<dataflow id="268" from="output_assign_load_1" to="tmp_34" fromId="76" toId="79">
</dataflow>
<dataflow id="269" from="output_assign_load" to="tmp_34" fromId="67" toId="79">
</dataflow>
<dataflow id="270" from="tmp_34" to="tmp_171" fromId="79" toId="80">
</dataflow>
<dataflow id="272" from="StgValue_271" to="tmp_171" fromId="271" toId="80">
</dataflow>
<dataflow id="273" from="tmp_171" to="StgValue_81" fromId="80" toId="81">
</dataflow>
<dataflow id="274" from="ctr" to="ctr_6" fromId="59" toId="82">
</dataflow>
<dataflow id="276" from="StgValue_275" to="ctr_6" fromId="275" toId="82">
</dataflow>
<dataflow id="277" from="ctr" to="tmp_172_cast" fromId="59" toId="83">
</dataflow>
<dataflow id="278" from="tmp_178_cast" to="tmp_178" fromId="56" toId="84">
</dataflow>
<dataflow id="279" from="tmp_172_cast" to="tmp_178" fromId="83" toId="84">
</dataflow>
<dataflow id="280" from="tmp_178" to="tmp_179_cast" fromId="84" toId="85">
</dataflow>
<dataflow id="281" from="mat_vec_coeffs" to="mat_vec_coeffs_addr" fromId="109" toId="86">
</dataflow>
<dataflow id="282" from="StgValue_136" to="mat_vec_coeffs_addr" fromId="136" toId="86">
</dataflow>
<dataflow id="283" from="tmp_179_cast" to="mat_vec_coeffs_addr" fromId="85" toId="86">
</dataflow>
<dataflow id="284" from="tmp_34" to="StgValue_87" fromId="79" toId="87">
</dataflow>
<dataflow id="285" from="mat_vec_coeffs_addr" to="StgValue_87" fromId="86" toId="87">
</dataflow>
<dataflow id="286" from="ctr_6" to="ctr_be" fromId="82" toId="89">
<condition id="81">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="287" from="StgValue_88" to="ctr_be" fromId="88" toId="89">
</dataflow>
<dataflow id="288" from="ctr" to="ctr_be" fromId="59" toId="89">
<condition id="82">
<or_exp><and_exp><literal name="tmp_171" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="289" from="StgValue_81" to="ctr_be" fromId="81" toId="89">
</dataflow>
<dataflow id="290" from="tmp" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="291" from="exitcond1" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="292" from="exitcond" to="StgValue_5" fromId="41" toId="5">
</dataflow>
<dataflow id="293" from="tmp_176" to="StgValue_10" fromId="60" toId="10">
</dataflow>
<dataflow id="294" from="tmp_171" to="StgValue_12" fromId="80" toId="12">
</dataflow>
</dataflows>


</stg>
