<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf548 › include › mach › irq.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irq.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _BF548_IRQ_H_</span>
<span class="cp">#define _BF548_IRQ_H_</span>

<span class="cp">#include &lt;mach-common/irq.h&gt;</span>

<span class="cp">#define NR_PERI_INTS		(3 * 32)</span>

<span class="cp">#define IRQ_PLL_WAKEUP		BFIN_IRQ(0)	</span><span class="cm">/* PLL Wakeup Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMAC0_ERROR		BFIN_IRQ(1)	</span><span class="cm">/* DMAC0 Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI0_ERROR		BFIN_IRQ(2)	</span><span class="cm">/* EPPI0 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_ERROR	BFIN_IRQ(3)	</span><span class="cm">/* SPORT0 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_ERROR	BFIN_IRQ(4)	</span><span class="cm">/* SPORT1 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI0_ERROR		BFIN_IRQ(5)	</span><span class="cm">/* SPI0 Status(Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_ERROR		BFIN_IRQ(6)	</span><span class="cm">/* UART0 Status(Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RTC			BFIN_IRQ(7)	</span><span class="cm">/* RTC Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI0		BFIN_IRQ(8)	</span><span class="cm">/* EPPI0 Interrupt (DMA12) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_RX		BFIN_IRQ(9)	</span><span class="cm">/* SPORT0 RX Interrupt (DMA0) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_TX		BFIN_IRQ(10)	</span><span class="cm">/* SPORT0 TX Interrupt (DMA1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_RX		BFIN_IRQ(11)	</span><span class="cm">/* SPORT1 RX Interrupt (DMA2) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_TX		BFIN_IRQ(12)	</span><span class="cm">/* SPORT1 TX Interrupt (DMA3) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI0		BFIN_IRQ(13)	</span><span class="cm">/* SPI0 Interrupt (DMA4) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_RX		BFIN_IRQ(14)	</span><span class="cm">/* UART0 RX Interrupt (DMA6) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_TX		BFIN_IRQ(15)	</span><span class="cm">/* UART0 TX Interrupt (DMA7) */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER8		BFIN_IRQ(16)	</span><span class="cm">/* TIMER 8 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER9		BFIN_IRQ(17)	</span><span class="cm">/* TIMER 9 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER10		BFIN_IRQ(18)	</span><span class="cm">/* TIMER 10 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PINT0		BFIN_IRQ(19)	</span><span class="cm">/* PINT0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PINT1		BFIN_IRQ(20)	</span><span class="cm">/* PINT1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMAS0		BFIN_IRQ(21)	</span><span class="cm">/* MDMA Stream 0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMAS1		BFIN_IRQ(22)	</span><span class="cm">/* MDMA Stream 1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_WATCH		BFIN_IRQ(23)	</span><span class="cm">/* Watchdog Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMAC1_ERROR		BFIN_IRQ(24)	</span><span class="cm">/* DMAC1 Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT2_ERROR	BFIN_IRQ(25)	</span><span class="cm">/* SPORT2 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT3_ERROR	BFIN_IRQ(26)	</span><span class="cm">/* SPORT3 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MXVR_DATA		BFIN_IRQ(27)	</span><span class="cm">/* MXVR Data Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI1_ERROR		BFIN_IRQ(28)	</span><span class="cm">/* SPI1 Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI2_ERROR		BFIN_IRQ(29)	</span><span class="cm">/* SPI2 Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_ERROR		BFIN_IRQ(30)	</span><span class="cm">/* UART1 Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART2_ERROR		BFIN_IRQ(31)	</span><span class="cm">/* UART2 Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN0_ERROR		BFIN_IRQ(32)	</span><span class="cm">/* CAN0 Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT2_RX		BFIN_IRQ(33)	</span><span class="cm">/* SPORT2 RX (DMA18) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT2_TX		BFIN_IRQ(34)	</span><span class="cm">/* SPORT2 TX (DMA19) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT3_RX		BFIN_IRQ(35)	</span><span class="cm">/* SPORT3 RX (DMA20) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT3_TX		BFIN_IRQ(36)	</span><span class="cm">/* SPORT3 TX (DMA21) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI1		BFIN_IRQ(37)	</span><span class="cm">/* EPP1 (DMA13) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI2		BFIN_IRQ(38)	</span><span class="cm">/* EPP2 (DMA14) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI1		BFIN_IRQ(39)	</span><span class="cm">/* SPI1 (DMA5) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI2		BFIN_IRQ(40)	</span><span class="cm">/* SPI2 (DMA23) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_RX		BFIN_IRQ(41)	</span><span class="cm">/* UART1 RX (DMA8) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_TX		BFIN_IRQ(42)	</span><span class="cm">/* UART1 TX (DMA9) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_ATAPI_RX		BFIN_IRQ(43)	</span><span class="cm">/* ATAPI RX (DMA10) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_ATAPI_TX		BFIN_IRQ(44)	</span><span class="cm">/* ATAPI TX (DMA11) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TWI0		BFIN_IRQ(45)	</span><span class="cm">/* TWI0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TWI1		BFIN_IRQ(46)	</span><span class="cm">/* TWI1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN0_RX		BFIN_IRQ(47)	</span><span class="cm">/* CAN0 Receive Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN0_TX		BFIN_IRQ(48)	</span><span class="cm">/* CAN0 Transmit Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMAS2		BFIN_IRQ(49)	</span><span class="cm">/* MDMA Stream 2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MDMAS3		BFIN_IRQ(50)	</span><span class="cm">/* MDMA Stream 3 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MXVR_ERROR		BFIN_IRQ(51)	</span><span class="cm">/* MXVR Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MXVR_MSG		BFIN_IRQ(52)	</span><span class="cm">/* MXVR Message Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MXVR_PKT		BFIN_IRQ(53)	</span><span class="cm">/* MXVR Packet Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI1_ERROR		BFIN_IRQ(54)	</span><span class="cm">/* EPPI1 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_EPPI2_ERROR		BFIN_IRQ(55)	</span><span class="cm">/* EPPI2 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART3_ERROR		BFIN_IRQ(56)	</span><span class="cm">/* UART3 Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_HOST_ERROR		BFIN_IRQ(57)	</span><span class="cm">/* HOST Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PIXC_ERROR		BFIN_IRQ(59)	</span><span class="cm">/* PIXC Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_NFC_ERROR		BFIN_IRQ(60)	</span><span class="cm">/* NFC Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_ATAPI_ERROR		BFIN_IRQ(61)	</span><span class="cm">/* ATAPI Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN1_ERROR		BFIN_IRQ(62)	</span><span class="cm">/* CAN1 Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_HS_DMA_ERROR	BFIN_IRQ(63)	</span><span class="cm">/* Handshake DMA Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PIXC_IN0		BFIN_IRQ(64)	</span><span class="cm">/* PIXC IN0 (DMA15) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PIXC_IN1		BFIN_IRQ(65)	</span><span class="cm">/* PIXC IN1 (DMA16) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PIXC_OUT		BFIN_IRQ(66)	</span><span class="cm">/* PIXC OUT (DMA17) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SDH			BFIN_IRQ(67)	</span><span class="cm">/* SDH/NFC (DMA22) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CNT			BFIN_IRQ(68)	</span><span class="cm">/* CNT Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_KEY			BFIN_IRQ(69)	</span><span class="cm">/* KEY Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN1_RX		BFIN_IRQ(70)	</span><span class="cm">/* CAN1 RX Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN1_TX		BFIN_IRQ(71)	</span><span class="cm">/* CAN1 TX Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SDH_MASK0		BFIN_IRQ(72)	</span><span class="cm">/* SDH Mask 0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SDH_MASK1		BFIN_IRQ(73)	</span><span class="cm">/* SDH Mask 1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB_INT0		BFIN_IRQ(75)	</span><span class="cm">/* USB INT0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB_INT1		BFIN_IRQ(76)	</span><span class="cm">/* USB INT1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB_INT2		BFIN_IRQ(77)	</span><span class="cm">/* USB INT2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB_DMA		BFIN_IRQ(78)	</span><span class="cm">/* USB DMA Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_OPTSEC		BFIN_IRQ(79)	</span><span class="cm">/* OTPSEC Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER0		BFIN_IRQ(86)	</span><span class="cm">/* Timer 0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER1		BFIN_IRQ(87)	</span><span class="cm">/* Timer 1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER2		BFIN_IRQ(88)	</span><span class="cm">/* Timer 2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER3		BFIN_IRQ(89)	</span><span class="cm">/* Timer 3 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER4		BFIN_IRQ(90)	</span><span class="cm">/* Timer 4 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER5		BFIN_IRQ(91)	</span><span class="cm">/* Timer 5 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER6		BFIN_IRQ(92)	</span><span class="cm">/* Timer 6 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER7		BFIN_IRQ(93)	</span><span class="cm">/* Timer 7 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PINT2		BFIN_IRQ(94)	</span><span class="cm">/* PINT2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PINT3		BFIN_IRQ(95)	</span><span class="cm">/* PINT3 Interrupt */</span><span class="cp"></span>

<span class="cp">#define SYS_IRQS		IRQ_PINT3</span>

<span class="cp">#define BFIN_PA_IRQ(x)		((x) + SYS_IRQS + 1)</span>
<span class="cp">#define IRQ_PA0			BFIN_PA_IRQ(0)</span>
<span class="cp">#define IRQ_PA1			BFIN_PA_IRQ(1)</span>
<span class="cp">#define IRQ_PA2			BFIN_PA_IRQ(2)</span>
<span class="cp">#define IRQ_PA3			BFIN_PA_IRQ(3)</span>
<span class="cp">#define IRQ_PA4			BFIN_PA_IRQ(4)</span>
<span class="cp">#define IRQ_PA5			BFIN_PA_IRQ(5)</span>
<span class="cp">#define IRQ_PA6			BFIN_PA_IRQ(6)</span>
<span class="cp">#define IRQ_PA7			BFIN_PA_IRQ(7)</span>
<span class="cp">#define IRQ_PA8			BFIN_PA_IRQ(8)</span>
<span class="cp">#define IRQ_PA9			BFIN_PA_IRQ(9)</span>
<span class="cp">#define IRQ_PA10		BFIN_PA_IRQ(10)</span>
<span class="cp">#define IRQ_PA11		BFIN_PA_IRQ(11)</span>
<span class="cp">#define IRQ_PA12		BFIN_PA_IRQ(12)</span>
<span class="cp">#define IRQ_PA13		BFIN_PA_IRQ(13)</span>
<span class="cp">#define IRQ_PA14		BFIN_PA_IRQ(14)</span>
<span class="cp">#define IRQ_PA15		BFIN_PA_IRQ(15)</span>

<span class="cp">#define BFIN_PB_IRQ(x)		((x) + IRQ_PA15 + 1)</span>
<span class="cp">#define IRQ_PB0			BFIN_PB_IRQ(0)</span>
<span class="cp">#define IRQ_PB1			BFIN_PB_IRQ(1)</span>
<span class="cp">#define IRQ_PB2			BFIN_PB_IRQ(2)</span>
<span class="cp">#define IRQ_PB3			BFIN_PB_IRQ(3)</span>
<span class="cp">#define IRQ_PB4			BFIN_PB_IRQ(4)</span>
<span class="cp">#define IRQ_PB5			BFIN_PB_IRQ(5)</span>
<span class="cp">#define IRQ_PB6			BFIN_PB_IRQ(6)</span>
<span class="cp">#define IRQ_PB7			BFIN_PB_IRQ(7)</span>
<span class="cp">#define IRQ_PB8			BFIN_PB_IRQ(8)</span>
<span class="cp">#define IRQ_PB9			BFIN_PB_IRQ(9)</span>
<span class="cp">#define IRQ_PB10		BFIN_PB_IRQ(10)</span>
<span class="cp">#define IRQ_PB11		BFIN_PB_IRQ(11)</span>
<span class="cp">#define IRQ_PB12		BFIN_PB_IRQ(12)</span>
<span class="cp">#define IRQ_PB13		BFIN_PB_IRQ(13)</span>
<span class="cp">#define IRQ_PB14		BFIN_PB_IRQ(14)</span>
<span class="cp">#define IRQ_PB15		BFIN_PB_IRQ(15)		</span><span class="cm">/* N/A */</span><span class="cp"></span>

<span class="cp">#define BFIN_PC_IRQ(x)		((x) + IRQ_PB15 + 1)</span>
<span class="cp">#define IRQ_PC0			BFIN_PC_IRQ(0)</span>
<span class="cp">#define IRQ_PC1			BFIN_PC_IRQ(1)</span>
<span class="cp">#define IRQ_PC2			BFIN_PC_IRQ(2)</span>
<span class="cp">#define IRQ_PC3			BFIN_PC_IRQ(3)</span>
<span class="cp">#define IRQ_PC4			BFIN_PC_IRQ(4)</span>
<span class="cp">#define IRQ_PC5			BFIN_PC_IRQ(5)</span>
<span class="cp">#define IRQ_PC6			BFIN_PC_IRQ(6)</span>
<span class="cp">#define IRQ_PC7			BFIN_PC_IRQ(7)</span>
<span class="cp">#define IRQ_PC8			BFIN_PC_IRQ(8)</span>
<span class="cp">#define IRQ_PC9			BFIN_PC_IRQ(9)</span>
<span class="cp">#define IRQ_PC10		BFIN_PC_IRQ(10)</span>
<span class="cp">#define IRQ_PC11		BFIN_PC_IRQ(11)</span>
<span class="cp">#define IRQ_PC12		BFIN_PC_IRQ(12)</span>
<span class="cp">#define IRQ_PC13		BFIN_PC_IRQ(13)</span>
<span class="cp">#define IRQ_PC14		BFIN_PC_IRQ(14)		</span><span class="cm">/* N/A */</span><span class="cp"></span>
<span class="cp">#define IRQ_PC15		BFIN_PC_IRQ(15)		</span><span class="cm">/* N/A */</span><span class="cp"></span>

<span class="cp">#define BFIN_PD_IRQ(x)		((x) + IRQ_PC15 + 1)</span>
<span class="cp">#define IRQ_PD0			BFIN_PD_IRQ(0)</span>
<span class="cp">#define IRQ_PD1			BFIN_PD_IRQ(1)</span>
<span class="cp">#define IRQ_PD2			BFIN_PD_IRQ(2)</span>
<span class="cp">#define IRQ_PD3			BFIN_PD_IRQ(3)</span>
<span class="cp">#define IRQ_PD4			BFIN_PD_IRQ(4)</span>
<span class="cp">#define IRQ_PD5			BFIN_PD_IRQ(5)</span>
<span class="cp">#define IRQ_PD6			BFIN_PD_IRQ(6)</span>
<span class="cp">#define IRQ_PD7			BFIN_PD_IRQ(7)</span>
<span class="cp">#define IRQ_PD8			BFIN_PD_IRQ(8)</span>
<span class="cp">#define IRQ_PD9			BFIN_PD_IRQ(9)</span>
<span class="cp">#define IRQ_PD10		BFIN_PD_IRQ(10)</span>
<span class="cp">#define IRQ_PD11		BFIN_PD_IRQ(11)</span>
<span class="cp">#define IRQ_PD12		BFIN_PD_IRQ(12)</span>
<span class="cp">#define IRQ_PD13		BFIN_PD_IRQ(13)</span>
<span class="cp">#define IRQ_PD14		BFIN_PD_IRQ(14)</span>
<span class="cp">#define IRQ_PD15		BFIN_PD_IRQ(15)</span>

<span class="cp">#define BFIN_PE_IRQ(x)		((x) + IRQ_PD15 + 1)</span>
<span class="cp">#define IRQ_PE0			BFIN_PE_IRQ(0)</span>
<span class="cp">#define IRQ_PE1			BFIN_PE_IRQ(1)</span>
<span class="cp">#define IRQ_PE2			BFIN_PE_IRQ(2)</span>
<span class="cp">#define IRQ_PE3			BFIN_PE_IRQ(3)</span>
<span class="cp">#define IRQ_PE4			BFIN_PE_IRQ(4)</span>
<span class="cp">#define IRQ_PE5			BFIN_PE_IRQ(5)</span>
<span class="cp">#define IRQ_PE6			BFIN_PE_IRQ(6)</span>
<span class="cp">#define IRQ_PE7			BFIN_PE_IRQ(7)</span>
<span class="cp">#define IRQ_PE8			BFIN_PE_IRQ(8)</span>
<span class="cp">#define IRQ_PE9			BFIN_PE_IRQ(9)</span>
<span class="cp">#define IRQ_PE10		BFIN_PE_IRQ(10)</span>
<span class="cp">#define IRQ_PE11		BFIN_PE_IRQ(11)</span>
<span class="cp">#define IRQ_PE12		BFIN_PE_IRQ(12)</span>
<span class="cp">#define IRQ_PE13		BFIN_PE_IRQ(13)</span>
<span class="cp">#define IRQ_PE14		BFIN_PE_IRQ(14)</span>
<span class="cp">#define IRQ_PE15		BFIN_PE_IRQ(15)</span>

<span class="cp">#define BFIN_PF_IRQ(x)		((x) + IRQ_PE15 + 1)</span>
<span class="cp">#define IRQ_PF0			BFIN_PF_IRQ(0)</span>
<span class="cp">#define IRQ_PF1			BFIN_PF_IRQ(1)</span>
<span class="cp">#define IRQ_PF2			BFIN_PF_IRQ(2)</span>
<span class="cp">#define IRQ_PF3			BFIN_PF_IRQ(3)</span>
<span class="cp">#define IRQ_PF4			BFIN_PF_IRQ(4)</span>
<span class="cp">#define IRQ_PF5			BFIN_PF_IRQ(5)</span>
<span class="cp">#define IRQ_PF6			BFIN_PF_IRQ(6)</span>
<span class="cp">#define IRQ_PF7			BFIN_PF_IRQ(7)</span>
<span class="cp">#define IRQ_PF8			BFIN_PF_IRQ(8)</span>
<span class="cp">#define IRQ_PF9			BFIN_PF_IRQ(9)</span>
<span class="cp">#define IRQ_PF10		BFIN_PF_IRQ(10)</span>
<span class="cp">#define IRQ_PF11		BFIN_PF_IRQ(11)</span>
<span class="cp">#define IRQ_PF12		BFIN_PF_IRQ(12)</span>
<span class="cp">#define IRQ_PF13		BFIN_PF_IRQ(13)</span>
<span class="cp">#define IRQ_PF14		BFIN_PF_IRQ(14)</span>
<span class="cp">#define IRQ_PF15		BFIN_PF_IRQ(15)</span>

<span class="cp">#define BFIN_PG_IRQ(x)		((x) + IRQ_PF15 + 1)</span>
<span class="cp">#define IRQ_PG0			BFIN_PG_IRQ(0)</span>
<span class="cp">#define IRQ_PG1			BFIN_PG_IRQ(1)</span>
<span class="cp">#define IRQ_PG2			BFIN_PG_IRQ(2)</span>
<span class="cp">#define IRQ_PG3			BFIN_PG_IRQ(3)</span>
<span class="cp">#define IRQ_PG4			BFIN_PG_IRQ(4)</span>
<span class="cp">#define IRQ_PG5			BFIN_PG_IRQ(5)</span>
<span class="cp">#define IRQ_PG6			BFIN_PG_IRQ(6)</span>
<span class="cp">#define IRQ_PG7			BFIN_PG_IRQ(7)</span>
<span class="cp">#define IRQ_PG8			BFIN_PG_IRQ(8)</span>
<span class="cp">#define IRQ_PG9			BFIN_PG_IRQ(9)</span>
<span class="cp">#define IRQ_PG10		BFIN_PG_IRQ(10)</span>
<span class="cp">#define IRQ_PG11		BFIN_PG_IRQ(11)</span>
<span class="cp">#define IRQ_PG12		BFIN_PG_IRQ(12)</span>
<span class="cp">#define IRQ_PG13		BFIN_PG_IRQ(13)</span>
<span class="cp">#define IRQ_PG14		BFIN_PG_IRQ(14)</span>
<span class="cp">#define IRQ_PG15		BFIN_PG_IRQ(15)</span>

<span class="cp">#define BFIN_PH_IRQ(x)		((x) + IRQ_PG15 + 1)</span>
<span class="cp">#define IRQ_PH0			BFIN_PH_IRQ(0)</span>
<span class="cp">#define IRQ_PH1			BFIN_PH_IRQ(1)</span>
<span class="cp">#define IRQ_PH2			BFIN_PH_IRQ(2)</span>
<span class="cp">#define IRQ_PH3			BFIN_PH_IRQ(3)</span>
<span class="cp">#define IRQ_PH4			BFIN_PH_IRQ(4)</span>
<span class="cp">#define IRQ_PH5			BFIN_PH_IRQ(5)</span>
<span class="cp">#define IRQ_PH6			BFIN_PH_IRQ(6)</span>
<span class="cp">#define IRQ_PH7			BFIN_PH_IRQ(7)</span>
<span class="cp">#define IRQ_PH8			BFIN_PH_IRQ(8)</span>
<span class="cp">#define IRQ_PH9			BFIN_PH_IRQ(9)</span>
<span class="cp">#define IRQ_PH10		BFIN_PH_IRQ(10)</span>
<span class="cp">#define IRQ_PH11		BFIN_PH_IRQ(11)</span>
<span class="cp">#define IRQ_PH12		BFIN_PH_IRQ(12)</span>
<span class="cp">#define IRQ_PH13		BFIN_PH_IRQ(13)</span>
<span class="cp">#define IRQ_PH14		BFIN_PH_IRQ(14)		</span><span class="cm">/* N/A */</span><span class="cp"></span>
<span class="cp">#define IRQ_PH15		BFIN_PH_IRQ(15)		</span><span class="cm">/* N/A */</span><span class="cp"></span>

<span class="cp">#define BFIN_PI_IRQ(x)		((x) + IRQ_PH15 + 1)</span>
<span class="cp">#define IRQ_PI0			BFIN_PI_IRQ(0)</span>
<span class="cp">#define IRQ_PI1			BFIN_PI_IRQ(1)</span>
<span class="cp">#define IRQ_PI2			BFIN_PI_IRQ(2)</span>
<span class="cp">#define IRQ_PI3			BFIN_PI_IRQ(3)</span>
<span class="cp">#define IRQ_PI4			BFIN_PI_IRQ(4)</span>
<span class="cp">#define IRQ_PI5			BFIN_PI_IRQ(5)</span>
<span class="cp">#define IRQ_PI6			BFIN_PI_IRQ(6)</span>
<span class="cp">#define IRQ_PI7			BFIN_PI_IRQ(7)</span>
<span class="cp">#define IRQ_PI8			BFIN_PI_IRQ(8)</span>
<span class="cp">#define IRQ_PI9			BFIN_PI_IRQ(9)</span>
<span class="cp">#define IRQ_PI10		BFIN_PI_IRQ(10)</span>
<span class="cp">#define IRQ_PI11		BFIN_PI_IRQ(11)</span>
<span class="cp">#define IRQ_PI12		BFIN_PI_IRQ(12)</span>
<span class="cp">#define IRQ_PI13		BFIN_PI_IRQ(13)</span>
<span class="cp">#define IRQ_PI14		BFIN_PI_IRQ(14)</span>
<span class="cp">#define IRQ_PI15		BFIN_PI_IRQ(15)</span>

<span class="cp">#define BFIN_PJ_IRQ(x)		((x) + IRQ_PI15 + 1)</span>
<span class="cp">#define IRQ_PJ0			BFIN_PJ_IRQ(0)</span>
<span class="cp">#define IRQ_PJ1			BFIN_PJ_IRQ(1)</span>
<span class="cp">#define IRQ_PJ2			BFIN_PJ_IRQ(2)</span>
<span class="cp">#define IRQ_PJ3			BFIN_PJ_IRQ(3)</span>
<span class="cp">#define IRQ_PJ4			BFIN_PJ_IRQ(4)</span>
<span class="cp">#define IRQ_PJ5			BFIN_PJ_IRQ(5)</span>
<span class="cp">#define IRQ_PJ6			BFIN_PJ_IRQ(6)</span>
<span class="cp">#define IRQ_PJ7			BFIN_PJ_IRQ(7)</span>
<span class="cp">#define IRQ_PJ8			BFIN_PJ_IRQ(8)</span>
<span class="cp">#define IRQ_PJ9			BFIN_PJ_IRQ(9)</span>
<span class="cp">#define IRQ_PJ10		BFIN_PJ_IRQ(10)</span>
<span class="cp">#define IRQ_PJ11		BFIN_PJ_IRQ(11)</span>
<span class="cp">#define IRQ_PJ12		BFIN_PJ_IRQ(12)</span>
<span class="cp">#define IRQ_PJ13		BFIN_PJ_IRQ(13)</span>
<span class="cp">#define IRQ_PJ14		BFIN_PJ_IRQ(14)		</span><span class="cm">/* N/A */</span><span class="cp"></span>
<span class="cp">#define IRQ_PJ15		BFIN_PJ_IRQ(15)		</span><span class="cm">/* N/A */</span><span class="cp"></span>

<span class="cp">#define GPIO_IRQ_BASE		IRQ_PA0</span>

<span class="cp">#define NR_MACH_IRQS		(IRQ_PJ15 + 1)</span>

<span class="cm">/* For compatibility reasons with existing code */</span>

<span class="cp">#define IRQ_DMAC0_ERR		IRQ_DMAC0_ERROR</span>
<span class="cp">#define IRQ_EPPI0_ERR		IRQ_EPPI0_ERROR</span>
<span class="cp">#define IRQ_SPORT0_ERR		IRQ_SPORT0_ERROR</span>
<span class="cp">#define IRQ_SPORT1_ERR		IRQ_SPORT1_ERROR</span>
<span class="cp">#define IRQ_SPI0_ERR		IRQ_SPI0_ERROR</span>
<span class="cp">#define IRQ_UART0_ERR		IRQ_UART0_ERROR</span>
<span class="cp">#define IRQ_DMAC1_ERR		IRQ_DMAC1_ERROR</span>
<span class="cp">#define IRQ_SPORT2_ERR		IRQ_SPORT2_ERROR</span>
<span class="cp">#define IRQ_SPORT3_ERR		IRQ_SPORT3_ERROR</span>
<span class="cp">#define IRQ_SPI1_ERR		IRQ_SPI1_ERROR</span>
<span class="cp">#define IRQ_SPI2_ERR		IRQ_SPI2_ERROR</span>
<span class="cp">#define IRQ_UART1_ERR		IRQ_UART1_ERROR</span>
<span class="cp">#define IRQ_UART2_ERR		IRQ_UART2_ERROR</span>
<span class="cp">#define IRQ_CAN0_ERR		IRQ_CAN0_ERROR</span>
<span class="cp">#define IRQ_MXVR_ERR		IRQ_MXVR_ERROR</span>
<span class="cp">#define IRQ_EPPI1_ERR		IRQ_EPPI1_ERROR</span>
<span class="cp">#define IRQ_EPPI2_ERR		IRQ_EPPI2_ERROR</span>
<span class="cp">#define IRQ_UART3_ERR		IRQ_UART3_ERROR</span>
<span class="cp">#define IRQ_HOST_ERR		IRQ_HOST_ERROR</span>
<span class="cp">#define IRQ_PIXC_ERR		IRQ_PIXC_ERROR</span>
<span class="cp">#define IRQ_NFC_ERR		IRQ_NFC_ERROR</span>
<span class="cp">#define IRQ_ATAPI_ERR		IRQ_ATAPI_ERROR</span>
<span class="cp">#define IRQ_CAN1_ERR		IRQ_CAN1_ERROR</span>
<span class="cp">#define IRQ_HS_DMA_ERR		IRQ_HS_DMA_ERROR</span>

<span class="cm">/* IAR0 BIT FIELDS */</span>
<span class="cp">#define IRQ_PLL_WAKEUP_POS	0</span>
<span class="cp">#define IRQ_DMAC0_ERR_POS	4</span>
<span class="cp">#define IRQ_EPPI0_ERR_POS	8</span>
<span class="cp">#define IRQ_SPORT0_ERR_POS	12</span>
<span class="cp">#define IRQ_SPORT1_ERR_POS	16</span>
<span class="cp">#define IRQ_SPI0_ERR_POS	20</span>
<span class="cp">#define IRQ_UART0_ERR_POS	24</span>
<span class="cp">#define IRQ_RTC_POS		28</span>

<span class="cm">/* IAR1 BIT FIELDS */</span>
<span class="cp">#define IRQ_EPPI0_POS		0</span>
<span class="cp">#define IRQ_SPORT0_RX_POS	4</span>
<span class="cp">#define IRQ_SPORT0_TX_POS	8</span>
<span class="cp">#define IRQ_SPORT1_RX_POS	12</span>
<span class="cp">#define IRQ_SPORT1_TX_POS	16</span>
<span class="cp">#define IRQ_SPI0_POS		20</span>
<span class="cp">#define IRQ_UART0_RX_POS	24</span>
<span class="cp">#define IRQ_UART0_TX_POS	28</span>

<span class="cm">/* IAR2 BIT FIELDS */</span>
<span class="cp">#define IRQ_TIMER8_POS		0</span>
<span class="cp">#define IRQ_TIMER9_POS		4</span>
<span class="cp">#define IRQ_TIMER10_POS		8</span>
<span class="cp">#define IRQ_PINT0_POS		12</span>
<span class="cp">#define IRQ_PINT1_POS		16</span>
<span class="cp">#define IRQ_MDMAS0_POS		20</span>
<span class="cp">#define IRQ_MDMAS1_POS		24</span>
<span class="cp">#define IRQ_WATCH_POS		28</span>

<span class="cm">/* IAR3 BIT FIELDS */</span>
<span class="cp">#define IRQ_DMAC1_ERR_POS	0</span>
<span class="cp">#define IRQ_SPORT2_ERR_POS	4</span>
<span class="cp">#define IRQ_SPORT3_ERR_POS	8</span>
<span class="cp">#define IRQ_MXVR_DATA_POS	12</span>
<span class="cp">#define IRQ_SPI1_ERR_POS	16</span>
<span class="cp">#define IRQ_SPI2_ERR_POS	20</span>
<span class="cp">#define IRQ_UART1_ERR_POS	24</span>
<span class="cp">#define IRQ_UART2_ERR_POS	28</span>

<span class="cm">/* IAR4 BIT FILEDS */</span>
<span class="cp">#define IRQ_CAN0_ERR_POS	0</span>
<span class="cp">#define IRQ_SPORT2_RX_POS	4</span>
<span class="cp">#define IRQ_UART2_RX_POS	4</span>
<span class="cp">#define IRQ_SPORT2_TX_POS	8</span>
<span class="cp">#define IRQ_UART2_TX_POS	8</span>
<span class="cp">#define IRQ_SPORT3_RX_POS	12</span>
<span class="cp">#define IRQ_UART3_RX_POS	12</span>
<span class="cp">#define IRQ_SPORT3_TX_POS	16</span>
<span class="cp">#define IRQ_UART3_TX_POS	16</span>
<span class="cp">#define IRQ_EPPI1_POS		20</span>
<span class="cp">#define IRQ_EPPI2_POS		24</span>
<span class="cp">#define IRQ_SPI1_POS		28</span>

<span class="cm">/* IAR5 BIT FIELDS */</span>
<span class="cp">#define IRQ_SPI2_POS		0</span>
<span class="cp">#define IRQ_UART1_RX_POS	4</span>
<span class="cp">#define IRQ_UART1_TX_POS	8</span>
<span class="cp">#define IRQ_ATAPI_RX_POS	12</span>
<span class="cp">#define IRQ_ATAPI_TX_POS	16</span>
<span class="cp">#define IRQ_TWI0_POS		20</span>
<span class="cp">#define IRQ_TWI1_POS		24</span>
<span class="cp">#define IRQ_CAN0_RX_POS		28</span>

<span class="cm">/* IAR6 BIT FIELDS */</span>
<span class="cp">#define IRQ_CAN0_TX_POS		0</span>
<span class="cp">#define IRQ_MDMAS2_POS		4</span>
<span class="cp">#define IRQ_MDMAS3_POS		8</span>
<span class="cp">#define IRQ_MXVR_ERR_POS	12</span>
<span class="cp">#define IRQ_MXVR_MSG_POS	16</span>
<span class="cp">#define IRQ_MXVR_PKT_POS	20</span>
<span class="cp">#define IRQ_EPPI1_ERR_POS	24</span>
<span class="cp">#define IRQ_EPPI2_ERR_POS	28</span>

<span class="cm">/* IAR7 BIT FIELDS */</span>
<span class="cp">#define IRQ_UART3_ERR_POS	0</span>
<span class="cp">#define IRQ_HOST_ERR_POS	4</span>
<span class="cp">#define IRQ_PIXC_ERR_POS	12</span>
<span class="cp">#define IRQ_NFC_ERR_POS		16</span>
<span class="cp">#define IRQ_ATAPI_ERR_POS	20</span>
<span class="cp">#define IRQ_CAN1_ERR_POS	24</span>
<span class="cp">#define IRQ_HS_DMA_ERR_POS	28</span>

<span class="cm">/* IAR8 BIT FIELDS */</span>
<span class="cp">#define IRQ_PIXC_IN0_POS	0</span>
<span class="cp">#define IRQ_PIXC_IN1_POS	4</span>
<span class="cp">#define IRQ_PIXC_OUT_POS	8</span>
<span class="cp">#define IRQ_SDH_POS		12</span>
<span class="cp">#define IRQ_CNT_POS		16</span>
<span class="cp">#define IRQ_KEY_POS		20</span>
<span class="cp">#define IRQ_CAN1_RX_POS		24</span>
<span class="cp">#define IRQ_CAN1_TX_POS		28</span>

<span class="cm">/* IAR9 BIT FIELDS */</span>
<span class="cp">#define IRQ_SDH_MASK0_POS	0</span>
<span class="cp">#define IRQ_SDH_MASK1_POS	4</span>
<span class="cp">#define IRQ_USB_INT0_POS	12</span>
<span class="cp">#define IRQ_USB_INT1_POS	16</span>
<span class="cp">#define IRQ_USB_INT2_POS	20</span>
<span class="cp">#define IRQ_USB_DMA_POS		24</span>
<span class="cp">#define IRQ_OTPSEC_POS		28</span>

<span class="cm">/* IAR10 BIT FIELDS */</span>
<span class="cp">#define IRQ_TIMER0_POS		24</span>
<span class="cp">#define IRQ_TIMER1_POS		28</span>

<span class="cm">/* IAR11 BIT FIELDS */</span>
<span class="cp">#define IRQ_TIMER2_POS		0</span>
<span class="cp">#define IRQ_TIMER3_POS		4</span>
<span class="cp">#define IRQ_TIMER4_POS		8</span>
<span class="cp">#define IRQ_TIMER5_POS		12</span>
<span class="cp">#define IRQ_TIMER6_POS		16</span>
<span class="cp">#define IRQ_TIMER7_POS		20</span>
<span class="cp">#define IRQ_PINT2_POS		24</span>
<span class="cp">#define IRQ_PINT3_POS		28</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * bfin pint registers layout</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">bfin_pint_regs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask_set</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask_clear</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">request</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">assign</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">edge_set</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">edge_clear</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">invert_set</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">invert_clear</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pinstate</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">latch</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__pad0</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#endif</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
