v 20061020 1
N 72000 63600 76300 63600 4
{
T 75400 63700 5 10 1 1 0 0 1
netname=VCLK
}
N 72000 63600 72000 65500 4
N 76300 63600 76300 66700 4
N 66500 65800 72000 65800 4
{
T 71200 65900 5 10 1 1 0 0 1
netname=MCLK
}
N 71000 62600 71000 65800 4
C 70900 60000 1 0 1 7414-2.sym
{
T 70600 60000 5 10 1 1 0 6 1
device=74HC14
T 70200 60200 5 10 1 1 0 6 1
refdes=U5
T 70600 63600 5 10 0 0 0 6 1
symversion=1.0
T 70900 60000 5 10 0 0 0 0 1
slot=3
}
N 70900 60500 71000 60500 4
C 70800 60500 1 270 1 capacitor-1.sym
{
T 71500 60900 5 10 1 1 180 2 1
refdes=C12
T 71700 60700 5 10 0 0 90 2 1
symversion=0.1
T 71200 60700 5 10 1 1 0 0 1
value=100p
}
C 71100 59600 1 90 0 resistor-2.sym
{
T 71200 60200 5 10 1 1 180 6 1
refdes=R1
T 71200 59900 5 10 1 1 0 0 1
value=56k
}
C 70900 58400 1 0 0 gnd-1.sym
C 72800 61700 1 90 1 7414-2.sym
{
T 72500 61000 5 10 1 1 180 6 1
device=74HC14
T 72600 61200 5 10 1 1 180 6 1
refdes=U5
T 69200 61400 5 10 0 0 90 6 1
symversion=1.0
T 72800 61700 5 10 0 0 0 0 1
slot=6
}
C 72400 61700 1 90 0 resistor-2.sym
{
T 72100 62400 5 10 1 1 180 0 1
refdes=R4
T 72100 62100 5 10 1 1 0 6 1
value=8k2
}
C 70500 62600 1 270 0 7414-2.sym
{
T 70800 61900 5 10 1 1 0 6 1
device=74HC14
T 70700 62100 5 10 1 1 0 6 1
refdes=U5
T 74100 62300 5 10 0 0 270 0 1
symversion=1.0
T 70500 62600 5 10 0 0 0 0 1
slot=2
}
N 71000 62600 72300 62600 4
C 73600 61400 1 0 1 capacitor-1.sym
{
T 73000 62100 5 10 1 1 180 8 1
refdes=C14
T 73400 62300 5 10 0 0 180 2 1
symversion=0.1
T 72900 61900 5 10 1 1 0 0 1
value=100p
}
N 72700 61600 72300 61600 4
C 73500 61300 1 0 0 gnd-1.sym
C 72500 57600 1 90 0 capacitor-1.sym
{
T 72000 58200 5 10 1 1 180 0 1
refdes=C13
T 71600 57800 5 10 0 0 90 0 1
symversion=0.1
T 72000 57900 5 10 1 1 0 6 1
value=100p
}
N 72400 57600 72300 57600 4
C 72200 56700 1 270 1 resistor-2.sym
{
T 72000 57200 5 10 1 1 180 2 1
refdes=R3
T 72000 57000 5 10 1 1 0 6 1
=33k
}
C 72400 56400 1 0 1 gnd-1.sym
C 72400 57100 1 0 0 7414-2.sym
{
T 72800 57200 5 10 1 1 180 6 1
device=74HC14
T 73100 57400 5 10 1 1 180 6 1
refdes=U5
T 72700 60700 5 10 0 0 0 0 1
symversion=1.0
T 72400 57100 5 10 0 0 0 0 1
slot=5
}
N 72300 60500 72300 58500 4
{
T 72400 59900 5 10 1 1 0 0 1
netname=/MCDEL
}
L 67500 52900 69700 52900 3 0 0 0 -1 -1
L 69700 52900 69700 52600 3 0 0 0 -1 -1
L 69700 52600 72400 52600 3 0 0 0 -1 -1
L 72400 52600 72400 52900 3 0 0 0 -1 -1
L 72400 52900 74200 52900 3 0 0 0 -1 -1
T 66800 52700 9 10 1 0 0 0 1
MCLK
L 67500 52100 69700 52100 3 0 0 0 -1 -1
L 69700 52100 69700 51800 3 0 0 0 -1 -1
L 69700 51800 71000 51800 3 0 0 0 -1 -1
L 71000 51800 71000 52100 3 0 0 0 -1 -1
L 71000 52100 74200 52100 3 0 0 0 -1 -1
T 66500 51900 9 10 1 0 0 0 1
/HBLANK
L 67500 50900 70000 50900 3 0 0 0 -1 -1
L 70000 50900 70000 51200 3 0 0 0 -1 -1
L 70000 51200 72700 51200 3 0 0 0 -1 -1
L 72700 51200 72700 50900 3 0 0 0 -1 -1
L 72700 50900 74200 50900 3 0 0 0 -1 -1
T 66600 50900 9 10 1 0 0 0 1
/MCDEL
L 67500 50200 70000 50200 3 0 0 0 -1 -1
L 70000 50200 70000 49900 3 0 0 0 -1 -1
L 70000 49900 70500 49900 3 0 0 0 -1 -1
L 70500 49900 70500 50200 3 0 0 0 -1 -1
L 70500 50200 74200 50200 3 0 0 0 -1 -1
T 66700 50000 9 10 1 0 0 0 1
/HSYN
N 74000 66500 75000 66500 4
L 78800 53000 79700 53000 3 0 0 0 -1 -1
L 79700 53000 79700 53400 3 0 0 0 -1 -1
L 79700 53400 82000 53400 3 0 0 0 -1 -1
L 82000 53400 82000 53000 3 0 0 0 -1 -1
L 82000 53000 86700 53000 3 0 0 0 -1 -1
T 80600 53600 9 10 1 0 0 0 1
13
N 74000 66800 75000 66800 4
C 75000 66100 1 0 0 7421-1.sym
{
T 75400 67300 5 10 1 1 0 0 1
refdes=U7
T 75400 67100 5 10 1 1 0 0 1
device=74HC21
}
N 74000 67400 75000 67400 4
N 75000 67400 75000 67200 4
N 75000 66800 75000 66900 4
N 75000 66200 75000 64700 4
C 77300 65500 1 0 0 gnd-1.sym
C 77600 65800 1 90 0 capacitor-1.sym
{
T 77500 66100 5 10 1 1 180 6 1
refdes=C15
T 76700 66000 5 10 0 0 90 0 1
symversion=0.1
T 77500 65800 5 10 1 1 0 0 1
value=10n
}
C 77500 66200 1 0 0 7414-2.sym
{
T 77800 66200 5 10 1 1 0 0 1
device=74HC14
T 78300 67000 5 10 1 1 0 0 1
refdes=U8
T 77800 69800 5 10 0 0 0 0 1
symversion=1.0
T 77500 66200 5 10 0 0 0 0 1
slot=6
}
L 78800 52300 80000 52300 3 0 0 0 -1 -1
L 80000 52300 80000 51900 3 0 0 0 -1 -1
L 80000 51900 82300 51900 3 0 0 0 -1 -1
L 82300 51900 82300 52300 3 0 0 0 -1 -1
L 82300 52300 86700 52300 3 0 0 0 -1 -1
N 78700 66700 79100 66700 4
{
T 78700 66800 5 10 1 1 0 0 1
netname=VCDEL
}
T 77600 53100 9 10 1 0 0 0 1
VCLK
T 77600 52400 9 10 1 0 0 0 1
/VCDEL
N 79100 64100 79300 64100 4
{
T 78900 63900 5 10 1 1 0 0 1
netname=VCLK
}
C 80200 64300 1 180 0 diode-3.sym
{
T 79850 64750 5 10 1 1 180 0 1
refdes=D1
T 79400 64400 5 10 1 1 0 0 1
device=1N4148
}
C 80500 62900 1 0 0 gnd-1.sym
C 80800 63200 1 90 0 capacitor-1.sym
{
T 80900 63800 5 10 1 1 180 6 1
refdes=C17
T 79900 63400 5 10 0 0 90 0 1
symversion=0.1
T 80900 63500 5 10 1 1 0 0 1
value=10n
}
N 80200 64100 81800 64100 4
C 80300 63200 1 90 0 resistor-2.sym
{
T 80000 63600 5 10 1 1 180 0 1
refdes=R8
T 80000 63300 5 10 1 1 0 6 1
value=82k
}
C 79000 62800 1 0 0 gnd-1.sym
C 81800 63600 1 0 0 7414-2.sym
{
T 82100 63600 5 10 1 1 0 0 1
device=74HC14
T 82600 64400 5 10 1 1 0 0 1
refdes=U8
T 82100 67200 5 10 0 0 0 0 1
symversion=1.0
T 81800 63600 5 10 0 0 0 0 1
slot=3
}
L 78800 51500 79700 51500 3 0 0 0 -1 -1
L 79700 51500 79700 51100 3 0 0 0 -1 -1
L 79700 51100 83000 51100 3 0 0 0 -1 -1
L 83000 51100 83000 51500 3 0 0 0 -1 -1
L 83000 51500 86700 51500 3 0 0 0 -1 -1
T 81200 51200 9 10 1 0 0 0 1
25
T 77600 51300 9 10 1 0 0 0 1
/VBLANK
N 83000 64100 83200 64100 4
{
T 79500 62400 5 10 1 1 0 0 1
netname=/VBLANK
}
C 80000 66500 1 0 1 capacitor-1.sym
{
T 79700 66300 5 10 1 1 180 2 1
refdes=C16
T 79800 67400 5 10 0 0 180 2 1
symversion=0.1
T 79400 66100 5 10 1 1 0 0 1
value=220p
}
C 79900 67600 1 270 0 resistor-2.sym
{
T 80200 67300 5 10 1 1 0 0 1
refdes=R10
T 80200 67100 5 10 1 1 0 0 1
value=330k
}
C 80300 66200 1 0 0 7414-2.sym
{
T 80600 66200 5 10 1 1 0 0 1
device=74HC14
T 81100 66400 5 10 1 1 0 0 1
refdes=U8
T 80600 69800 5 10 0 0 0 0 1
symversion=1.0
T 80300 66200 5 10 0 0 0 0 1
slot=5
}
N 80300 66700 80000 66700 4
N 81500 66700 82100 66700 4
{
T 81500 66800 5 10 1 1 0 0 1
netname=VSYN
}
L 78800 50200 80000 50200 3 0 0 0 -1 -1
L 80000 50200 80000 50600 3 0 0 0 -1 -1
L 80000 50600 80300 50600 3 0 0 0 -1 -1
L 80300 50600 80300 50200 3 0 0 0 -1 -1
L 80300 50200 86700 50200 3 0 0 0 -1 -1
T 77600 50300 9 10 1 0 0 0 1
VSYN
C 82100 66200 1 0 0 7414-2.sym
{
T 82400 66200 5 10 1 1 0 0 1
device=74HC14
T 82900 66400 5 10 1 1 0 0 1
refdes=U8
T 82400 69800 5 10 0 0 0 0 1
symversion=1.0
T 82100 66200 5 10 0 0 0 0 1
slot=4
}
N 83300 66700 83900 66700 4
{
T 83300 66800 5 10 1 1 0 0 1
netname=/VSYN
}
T 79800 52400 9 10 1 0 0 0 1
2
T 80100 50700 9 10 1 0 0 0 1
2
C 66900 66200 1 0 0 7430-1.sym
{
T 67300 68300 5 10 1 1 0 0 1
refdes=U4
}
N 65300 66300 66900 66300 4
N 65300 66600 66800 66600 4
N 66800 66600 66800 66700 4
N 65300 66900 66600 66900 4
N 66600 66900 66600 67100 4
N 65300 67200 66400 67200 4
N 66400 67200 66400 67500 4
N 66400 67500 66900 67500 4
N 65300 67500 66200 67500 4
N 66200 67500 66200 67900 4
N 66200 67900 66900 67900 4
N 65300 67800 66000 67800 4
N 66000 67800 66000 68300 4
N 66000 68300 66900 68300 4
N 65300 68100 65700 68100 4
N 65700 68100 65700 68700 4
N 65700 68700 66900 68700 4
N 65300 69000 65500 69000 4
N 65500 69000 65500 69100 4
N 65500 69100 66900 69100 4
N 66600 67100 66900 67100 4
N 66800 66700 66900 66700 4
C 68200 67400 1 0 0 7414-2.sym
{
T 68500 67400 5 10 1 1 0 0 1
device=74HC14
T 69000 67600 5 10 1 1 0 0 1
refdes=U5
T 68500 71000 5 10 0 0 0 0 1
symversion=1.0
}
N 63300 67100 63300 65200 4
N 63300 65200 69400 65200 4
N 69400 65200 69400 67900 4
N 66500 66300 66500 65800 4
C 55300 47400 0 0 0 title-bordered-A1.sym
C 82600 60600 1 270 0 resistor-variable-2.sym
{
T 83050 60400 5 10 1 1 0 0 1
refdes=R13
T 83500 59800 5 10 0 1 270 0 1
device=VARIABLE_RESISTOR
T 83000 60200 5 10 1 1 0 0 1
value=220
}
C 82600 59400 1 0 0 gnd-1.sym
N 83200 60100 84000 60100 4
{
T 83700 60200 5 10 1 1 0 0 1
netname=red
}
C 82600 58600 1 270 0 resistor-variable-2.sym
{
T 82950 58400 5 10 1 1 0 0 1
refdes=R11
T 83500 57800 5 10 0 1 270 0 1
device=VARIABLE_RESISTOR
T 82900 58200 5 10 1 1 0 0 1
value=220
}
C 82600 57400 1 0 0 gnd-1.sym
C 82600 56900 1 270 0 resistor-variable-2.sym
{
T 82950 56700 5 10 1 1 0 0 1
refdes=R12
T 83500 56100 5 10 0 1 270 0 1
device=VARIABLE_RESISTOR
T 83000 56500 5 10 1 1 0 0 1
value=220
}
C 82600 55700 1 0 0 gnd-1.sym
T 83400 48500 9 20 1 0 0 0 1
VGA Lamp
T 81700 48000 9 10 1 0 0 0 1
Licensed under GFDL
T 81700 47700 9 10 1 0 0 0 1
1
T 83300 47700 9 10 1 0 0 0 1
1
T 86100 48000 9 10 1 0 0 0 1
20071028
T 85700 47700 9 10 1 0 0 0 1
Karel 'Clock' Kulhavy
C 77400 60700 1 0 0 7421-1.sym
{
T 77800 61900 5 10 1 1 0 0 1
refdes=U7
T 77400 60700 5 10 0 0 0 0 1
slot=2
T 77800 61700 5 10 1 1 0 0 1
device=74HC21
}
N 83200 64100 83200 62600 4
N 83200 62600 77400 62600 4
N 77400 62600 77400 61800 4
N 81700 56900 82700 56900 4
C 61900 67300 1 0 0 osc-3.sym
{
T 62400 68000 5 10 1 1 0 0 1
device=OSC
T 62400 68200 5 10 1 1 0 0 1
refdes=U1
T 61900 68400 5 10 0 0 0 0 1
footprint=OSC14
T 62100 67000 5 10 1 1 0 0 1
value=32 MHz
}
N 63100 67400 63300 67400 4
C 61800 68200 1 0 0 5V-plus-1.sym
C 65700 62400 1 0 0 lm7805-1.sym
{
T 67300 63700 5 10 0 0 0 0 1
device=7805
T 67100 63400 5 10 1 1 0 6 1
refdes=U2
}
C 65200 62100 1 270 1 capacitor-1.sym
{
T 65800 62300 5 10 1 1 180 2 1
refdes=C9
T 66100 62300 5 10 0 0 90 2 1
symversion=0.1
T 65500 62100 5 10 1 1 0 0 1
value=100n
}
C 65500 61800 1 0 1 gnd-1.sym
C 67300 62100 1 270 1 capacitor-1.sym
{
T 68000 62300 5 10 1 1 180 2 1
refdes=C10
T 68200 62300 5 10 0 0 90 2 1
symversion=0.1
T 67600 62100 5 10 1 1 0 0 1
value=100n
}
C 67600 61800 1 0 1 gnd-1.sym
C 66600 61800 1 0 1 gnd-1.sym
N 66500 62100 66500 62400 4
C 63900 62700 1 0 0 pwrjack-1.sym
{
T 64000 63200 5 10 0 0 0 0 1
device=PWRJACK
T 63900 63400 5 10 1 1 0 0 1
refdes=CONN1
T 63900 63200 5 10 1 1 0 0 1
description=POWER 6V DC
}
N 64800 63000 65700 63000 4
C 64900 61800 1 0 1 gnd-1.sym
N 64800 62100 64800 62800 4
C 68700 63000 1 0 0 5V-plus-1.sym
C 79800 68500 1 0 0 5V-plus-1.sym
N 83900 66700 83900 61500 4
N 73600 57600 81200 57600 4
{
T 75800 57700 5 10 1 1 0 6 1
netname=/HSYN
}
N 81200 57600 81200 55300 4
T 68100 65900 9 10 1 0 0 0 1
31.465 kHz
T 75000 63100 9 10 1 0 0 0 2
59.934 Hz

T 65800 66000 9 10 1 0 0 0 1
1017
T 74400 64500 9 10 1 0 0 0 1
525
N 85600 60600 84000 60600 4
N 84000 60600 84000 60100 4
N 83200 58100 84300 58100 4
{
T 83500 58200 5 10 1 1 0 0 1
netname=green
}
N 85600 60000 84600 60000 4
N 84600 60000 84600 56400 4
N 83200 56400 84600 56400 4
{
T 83600 56500 5 10 1 1 0 0 1
netname=blue
}
N 85600 59400 85600 58500 4
C 87300 56200 1 0 1 connector15-1.sym
{
T 85500 60700 5 10 0 0 0 6 1
device=CONNECTOR_15
T 86700 61100 5 10 1 1 0 0 1
refdes=CONN2
T 86900 60900 5 10 1 1 0 0 1
comment=VGA
}
N 85600 60300 84300 60300 4
N 84300 60300 84300 58100 4
C 85300 57600 1 0 0 gnd-1.sym
N 85600 56700 85200 56700 4
N 85200 56700 85200 61500 4
N 85200 61500 83900 61500 4
N 85600 57000 85400 57000 4
N 85400 57000 85400 55300 4
N 81200 55300 85400 55300 4
N 85600 57900 85400 57900 4
N 85400 57900 85400 58500 4
N 85400 58500 85600 58500 4
C 68200 63000 1 270 0 capacitor-4.sym
{
T 69300 62800 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 68700 62500 5 10 1 1 0 0 1
refdes=C11
T 68900 62800 5 10 0 0 270 0 1
symversion=0.1
T 68700 62300 5 10 1 1 0 0 1
value=2.2u/6V
}
C 68500 61800 1 0 1 gnd-1.sym
N 67300 63000 68900 63000 4
N 82700 60600 82700 61500 4
N 82700 58600 82200 58600 4
C 71100 58700 1 90 0 resistor-2.sym
{
T 71200 59300 5 10 1 1 180 6 1
refdes=R2
T 71200 59000 5 10 1 1 0 0 1
value=2.7k
}
N 71400 58900 77100 58900 4
{
T 73700 59000 5 10 1 1 0 0 1
netname=/HBLANK
}
N 71400 58900 71400 57900 4
N 71400 57900 69700 57900 4
N 69700 57900 69700 60500 4
N 74000 64700 76700 64700 4
N 76700 64700 76700 64100 4
C 76700 63600 1 0 0 7414-2.sym
{
T 77000 64500 5 10 1 1 0 0 1
device=74HC14
T 77000 64700 5 10 1 1 0 0 1
refdes=U8
T 77000 67200 5 10 0 0 0 0 1
symversion=1.0
T 77100 64300 5 10 0 1 0 0 1
slot=1
}
C 77900 63600 1 0 0 7414-2.sym
{
T 78200 63600 5 10 1 1 0 0 1
device=74HC14
T 78700 64400 5 10 1 1 0 0 1
refdes=U8
T 78200 67200 5 10 0 0 0 0 1
symversion=1.0
T 77900 63600 5 10 0 0 0 0 1
slot=2
}
C 76800 64700 1 90 0 resistor-2.sym
{
T 76900 65200 5 10 1 1 180 6 1
refdes=R6
T 76900 64900 5 10 1 1 0 0 1
value=39k
}
C 76800 65600 1 90 0 resistor-2.sym
{
T 76900 66100 5 10 1 1 180 6 1
refdes=R5
T 76900 65800 5 10 1 1 0 0 1
value=5.6k
}
C 79100 63000 1 0 0 resistor-2.sym
{
T 79500 63600 5 10 1 1 180 0 1
refdes=R7
T 79500 63300 5 10 1 1 0 6 1
value=12k
}
N 80000 63100 80200 63100 4
N 80200 63100 80200 63200 4
N 77400 61500 77100 61500 4
N 77100 58900 77100 61500 4
C 77800 60300 1 0 0 5V-plus-1.sym
N 77400 61100 77400 60300 4
N 77400 60300 78000 60300 4
C 78700 61200 1 0 0 7400-3.sym
{
T 79000 61000 5 10 0 1 0 0 1
device=7400
T 79000 62100 5 10 1 1 0 0 1
refdes=U9
T 79200 63250 5 10 0 0 0 0 1
footprint=so14_tbl
T 79000 61900 5 10 1 1 0 0 1
device=74HC00
}
C 78500 61700 1 0 0 5V-plus-1.sym
C 80000 61200 1 0 0 7400-3.sym
{
T 80300 61000 5 10 0 1 0 0 1
device=7400
T 80300 62100 5 10 1 1 0 0 1
refdes=U9
T 80500 63250 5 10 0 0 0 0 1
footprint=so14_tbl
T 80300 61900 5 10 1 1 0 0 1
device=74HC00
T 80000 61200 5 10 0 0 0 0 1
slot=2
}
C 80000 60000 1 0 0 7400-3.sym
{
T 80300 59800 5 10 0 1 0 0 1
device=7400
T 80300 60900 5 10 1 1 0 0 1
refdes=U9
T 80500 62050 5 10 0 0 0 0 1
footprint=so14_tbl
T 80300 60700 5 10 1 1 0 0 1
device=74HC00
T 80000 60000 5 10 0 0 0 0 1
slot=4
}
C 80000 58700 1 0 0 7400-3.sym
{
T 80300 58500 5 10 0 1 0 0 1
device=7400
T 80300 59600 5 10 1 1 0 0 1
refdes=U9
T 80500 60750 5 10 0 0 0 0 1
footprint=so14_tbl
T 80300 59400 5 10 1 1 0 0 1
device=74HC00
T 80000 58700 5 10 0 0 0 0 1
slot=3
}
N 80000 58800 80000 61700 4
N 81700 56900 81700 59000 4
N 81700 59000 81300 59000 4
N 82700 61500 81300 61500 4
N 81300 60300 82200 60300 4
N 82200 60300 82200 58600 4
C 79900 68500 1 270 0 resistor-2.sym
{
T 80200 68200 5 10 1 1 0 0 1
refdes=R9
T 80200 68000 5 10 1 1 0 0 1
value=47k
}
N 76700 66500 76700 66700 4
N 76700 66700 77500 66700 4
C 63300 65400 1 0 0 4040-2.sym
{
T 63600 69350 5 10 0 1 0 0 1
device=4040
T 65000 69600 5 10 1 1 0 6 1
refdes=U3
T 63600 69550 5 10 0 0 0 0 1
footprint=DIP16
T 65000 69400 5 10 1 1 0 6 1
device=74HC4040
}
C 72000 63800 1 0 0 4040-2.sym
{
T 72300 67750 5 10 0 1 0 0 1
device=4040
T 73700 68000 5 10 1 1 0 6 1
refdes=U6
T 72300 67950 5 10 0 0 0 0 1
footprint=DIP16
T 73700 67800 5 10 1 1 0 6 1
device=74HC4040
}
C 61700 68200 1 90 1 capacitor-1.sym
{
T 61200 67800 5 10 1 1 180 2 1
refdes=C8
T 60800 68000 5 10 0 0 270 2 1
symversion=0.1
T 61200 67600 5 10 1 1 0 6 1
value=100n
}
N 62000 68200 61500 68200 4
C 61600 67000 1 0 1 gnd-1.sym
C 68800 60100 1 0 1 7414-2.sym
{
T 68500 60100 5 10 1 1 0 6 1
device=74HC14
T 68100 60300 5 10 1 1 0 6 1
refdes=U5
T 68500 63700 5 10 0 0 0 6 1
symversion=1.0
T 68800 60100 5 10 0 0 0 0 1
slot=4
}
C 68900 60300 1 0 1 gnd-1.sym
C 58100 58400 1 0 0 74power-1.sym
{
T 58400 59300 5 10 1 1 0 0 1
refdes=U4
T 58300 59850 5 10 0 0 0 0 1
footprint=DIP14
T 58600 59000 5 10 1 1 0 0 1
device=74HC30
}
C 58000 59500 1 90 1 capacitor-1.sym
{
T 57500 59100 5 10 1 1 180 2 1
refdes=C1
T 57100 59300 5 10 0 0 270 2 1
symversion=0.1
T 57500 58900 5 10 1 1 0 6 1
value=100n
}
C 57900 58000 1 0 1 gnd-1.sym
N 57800 59500 58300 59500 4
C 58400 58000 1 0 1 gnd-1.sym
N 57800 58600 57800 58300 4
C 58100 59500 1 0 0 5V-plus-1.sym
C 61300 59500 1 90 1 capacitor-1.sym
{
T 60800 59100 5 10 1 1 180 2 1
refdes=C6
T 60400 59300 5 10 0 0 270 2 1
symversion=0.1
T 60800 58900 5 10 1 1 0 6 1
value=100n
}
C 61200 58000 1 0 1 gnd-1.sym
N 61100 59500 61600 59500 4
C 61700 58000 1 0 1 gnd-1.sym
N 61100 58600 61100 58300 4
C 61400 59500 1 0 0 5V-plus-1.sym
C 61400 58400 1 0 0 74power-2.sym
{
T 61700 59300 5 10 1 1 0 0 1
refdes=U3
T 61600 59850 5 10 0 0 0 0 1
footprint=DIP16
T 61900 59000 5 10 1 1 0 0 1
device=74HC4040
}
C 58100 56300 1 0 0 74power-1.sym
{
T 58400 57200 5 10 1 1 0 0 1
refdes=U5
T 58600 56900 5 10 1 1 0 0 1
device=74HC14
T 58300 57750 5 10 0 0 0 0 1
footprint=DIP14
}
C 58000 57400 1 90 1 capacitor-1.sym
{
T 57500 57000 5 10 1 1 180 2 1
refdes=C2
T 57100 57200 5 10 0 0 270 2 1
symversion=0.1
T 57500 56800 5 10 1 1 0 6 1
value=100n
}
C 57900 55900 1 0 1 gnd-1.sym
N 57800 57400 58300 57400 4
C 58400 55900 1 0 1 gnd-1.sym
N 57800 56500 57800 56200 4
C 58100 57400 1 0 0 5V-plus-1.sym
C 58100 54200 1 0 0 74power-1.sym
{
T 58400 55100 5 10 1 1 0 0 1
refdes=U7
T 58600 54800 5 10 1 1 0 0 1
device=74HC21
T 58300 55650 5 10 0 0 0 0 1
footprint=DIP14
}
C 58000 55300 1 90 1 capacitor-1.sym
{
T 57500 54900 5 10 1 1 180 2 1
refdes=C3
T 57100 55100 5 10 0 0 270 2 1
symversion=0.1
T 57500 54700 5 10 1 1 0 6 1
value=100n
}
C 57900 53800 1 0 1 gnd-1.sym
N 57800 55300 58300 55300 4
C 58400 53800 1 0 1 gnd-1.sym
N 57800 54400 57800 54100 4
C 58100 55300 1 0 0 5V-plus-1.sym
C 58100 52200 1 0 0 74power-1.sym
{
T 58400 53100 5 10 1 1 0 0 1
refdes=U8
T 58600 52800 5 10 1 1 0 0 1
device=74HC14
T 58300 53650 5 10 0 0 0 0 1
footprint=DIP14
}
C 58000 53300 1 90 1 capacitor-1.sym
{
T 57500 52900 5 10 1 1 180 2 1
refdes=C4
T 57100 53100 5 10 0 0 270 2 1
symversion=0.1
T 57500 52700 5 10 1 1 0 6 1
value=100n
}
C 57900 51800 1 0 1 gnd-1.sym
N 57800 53300 58300 53300 4
C 58400 51800 1 0 1 gnd-1.sym
N 57800 52400 57800 52100 4
C 58100 53300 1 0 0 5V-plus-1.sym
C 58100 50100 1 0 0 74power-1.sym
{
T 58400 51000 5 10 1 1 0 0 1
refdes=U9
T 58600 50700 5 10 1 1 0 0 1
device=74HC00
T 58300 51550 5 10 0 0 0 0 1
footprint=DIP14
}
C 58000 51200 1 90 1 capacitor-1.sym
{
T 57500 50800 5 10 1 1 180 2 1
refdes=C5
T 57100 51000 5 10 0 0 270 2 1
symversion=0.1
T 57500 50600 5 10 1 1 0 6 1
value=100n
}
C 57900 49700 1 0 1 gnd-1.sym
N 57800 51200 58300 51200 4
C 58400 49700 1 0 1 gnd-1.sym
N 57800 50300 57800 50000 4
C 58100 51200 1 0 0 5V-plus-1.sym
C 61300 57400 1 90 1 capacitor-1.sym
{
T 60800 57000 5 10 1 1 180 2 1
refdes=C7
T 60400 57200 5 10 0 0 270 2 1
symversion=0.1
T 60800 56800 5 10 1 1 0 6 1
value=100n
}
C 61200 55900 1 0 1 gnd-1.sym
N 61100 57400 61600 57400 4
C 61700 55900 1 0 1 gnd-1.sym
N 61100 56500 61100 56200 4
C 61400 57400 1 0 0 5V-plus-1.sym
C 61400 56300 1 0 0 74power-2.sym
{
T 61700 57200 5 10 1 1 0 0 1
refdes=U6
T 61600 57750 5 10 0 0 0 0 1
footprint=DIP16
T 61900 56900 5 10 1 1 0 0 1
device=74HC4040
}
