#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12ef24850 .scope module, "SPI_SM_TB" "SPI_SM_TB" 2 4;
 .timescale -9 -12;
v0x12ef3de40_0 .net "A0", 0 0, L_0x12ef3e5b0;  1 drivers
v0x12ef3dee0_0 .net "A1", 0 0, L_0x12ef3e640;  1 drivers
v0x12ef3dfc0_0 .var "clk", 0 0;
v0x12ef3e090_0 .net "cs", 0 0, L_0x12ef3e520;  1 drivers
v0x12ef3e160_0 .net "mosi", 0 0, L_0x12ef3e440;  1 drivers
v0x12ef3e270_0 .var "rst", 0 0;
v0x12ef3e300_0 .net "sclk", 0 0, L_0x12ef3e4b0;  1 drivers
S_0x12ef259b0 .scope module, "spi_sm" "SPI_SM" 2 13, 3 3 0, S_0x12ef24850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "mosi";
    .port_info 4 /OUTPUT 1 "cs";
    .port_info 5 /OUTPUT 1 "A0";
    .port_info 6 /OUTPUT 1 "A1";
P_0x12ef25650 .param/l "SPI_FINISHED" 0 3 28, C4<0011>;
P_0x12ef25690 .param/l "SPI_IDLE" 0 3 25, C4<0000>;
P_0x12ef256d0 .param/l "SPI_RESET" 0 3 26, C4<0001>;
P_0x12ef25710 .param/l "SPI_SEND" 0 3 27, C4<0010>;
P_0x12ef25750 .param/l "SPI_SEND_DONE_MAX" 0 3 33, C4<1011>;
P_0x12ef25790 .param/l "clk_div" 0 3 21, +C4<00000000000000000000000000000101>;
L_0x12ef3e390 .functor BUFZ 32, v0x12ef3dcf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ef3d2f0_0 .net "A0", 0 0, L_0x12ef3e5b0;  alias, 1 drivers
v0x12ef3d400_0 .net "A1", 0 0, L_0x12ef3e640;  alias, 1 drivers
v0x12ef3d490_0 .var "SPI_DATA_OPT", 3 0;
v0x12ef3d520_0 .var "SPI_SEND_DONE", 3 0;
v0x12ef3d5b0_0 .net "clk", 0 0, v0x12ef3dfc0_0;  1 drivers
v0x12ef3d640_0 .net "cs", 0 0, L_0x12ef3e520;  alias, 1 drivers
v0x12ef3d750_0 .net "din_w", 31 0, L_0x12ef3e390;  1 drivers
v0x12ef3d7e0_0 .var "en_r", 0 0;
v0x12ef3d870_0 .net "finished", 0 0, v0x12ef3cd50_0;  1 drivers
v0x12ef3d980_0 .net "mosi", 0 0, L_0x12ef3e440;  alias, 1 drivers
v0x12ef3da90_0 .var "reset_cnt", 7 0;
v0x12ef3db20_0 .var "reset_r", 0 0;
v0x12ef3dbb0_0 .net "rst", 0 0, v0x12ef3e270_0;  1 drivers
v0x12ef3dc40_0 .net "sclk", 0 0, L_0x12ef3e4b0;  alias, 1 drivers
v0x12ef3dcf0_0 .var "spi_data_r", 31 0;
v0x12ef3dd80_0 .var "state", 3 0;
E_0x12ef25ba0 .event posedge, v0x12ef3dbb0_0, v0x12ef3c5d0_0;
S_0x12ef252f0 .scope module, "spi0" "SPI_BASE" 3 50, 4 7 0, S_0x12ef259b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /INPUT 8 "n_bits";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 1 "sclk";
    .port_info 6 /OUTPUT 1 "dout";
    .port_info 7 /OUTPUT 1 "cs";
    .port_info 8 /OUTPUT 1 "A0";
    .port_info 9 /OUTPUT 1 "A1";
    .port_info 10 /OUTPUT 1 "finished";
P_0x12ef24f90 .param/l "CLKDIV" 0 4 13, +C4<00000000000000000000000000000101>;
P_0x12ef24fd0 .param/l "CNT_WIDTH" 0 4 10, +C4<00000000000000000000000000001000>;
P_0x12ef25010 .param/l "CPHA" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x12ef25050 .param/l "CPOL" 0 4 11, +C4<00000000000000000000000000000001>;
P_0x12ef25090 .param/l "DATAWIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x12ef250d0 .param/l "DAT_CNT_MAX" 1 4 50, +C4<00000000000000000000000000000000000000000000000000000000000001001>;
L_0x12ef3e440 .functor BUFZ 1, v0x12ef3cc10_0, C4<0>, C4<0>, C4<0>;
L_0x12ef3e4b0 .functor BUFZ 1, v0x12ef3d0a0_0, C4<0>, C4<0>, C4<0>;
L_0x12ef3e520 .functor BUFZ 1, v0x12ef3c7b0_0, C4<0>, C4<0>, C4<0>;
L_0x12ef3e5b0 .functor BUFZ 1, v0x12ef3c410_0, C4<0>, C4<0>, C4<0>;
L_0x12ef3e640 .functor BUFZ 1, v0x12ef3c540_0, C4<0>, C4<0>, C4<0>;
v0x12ef29550_0 .net "A0", 0 0, L_0x12ef3e5b0;  alias, 1 drivers
v0x12ef3c410_0 .var "A0_r", 0 0;
v0x12ef3c4b0_0 .net "A1", 0 0, L_0x12ef3e640;  alias, 1 drivers
v0x12ef3c540_0 .var "A1_r", 0 0;
v0x12ef3c5d0_0 .net "clk", 0 0, v0x12ef3dfc0_0;  alias, 1 drivers
v0x12ef3c660_0 .var "clk_cnt", 7 0;
v0x12ef3c710_0 .net "cs", 0 0, L_0x12ef3e520;  alias, 1 drivers
v0x12ef3c7b0_0 .var "cs_r", 0 0;
v0x12ef3c850_0 .var "d_cnt", 7 0;
v0x12ef3c960_0 .var "dat_cnt", 7 0;
v0x12ef3ca10_0 .var "delay_cnt", 7 0;
v0x12ef3cac0_0 .net "din", 31 0, L_0x12ef3e390;  alias, 1 drivers
v0x12ef3cb70_0 .net "dout", 0 0, L_0x12ef3e440;  alias, 1 drivers
v0x12ef3cc10_0 .var "dout_r", 0 0;
v0x12ef3ccb0_0 .net "en", 0 0, v0x12ef3d7e0_0;  1 drivers
v0x12ef3cd50_0 .var "finished", 0 0;
L_0x130088010 .functor BUFT 1, C4<00100000>, C4<0>, C4<0>, C4<0>;
v0x12ef3cdf0_0 .net "n_bits", 7 0, L_0x130088010;  1 drivers
v0x12ef3cf80_0 .net "rst", 0 0, v0x12ef3db20_0;  1 drivers
v0x12ef3d010_0 .net "sclk", 0 0, L_0x12ef3e4b0;  alias, 1 drivers
v0x12ef3d0a0_0 .var "sclk_r", 0 0;
v0x12ef3d140_0 .var "sclk_rdy", 0 0;
E_0x12ef28240 .event posedge, v0x12ef3cf80_0, v0x12ef3c5d0_0;
    .scope S_0x12ef252f0;
T_0 ;
    %wait E_0x12ef28240;
    %load/vec4 v0x12ef3cf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x12ef3c960_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x12ef3c850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3c7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ef3c410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ef3c540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3cd50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12ef3ccb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x12ef3c960_0;
    %pad/u 65;
    %cmpi/e 9, 0, 65;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12ef3c960_0, 0;
    %load/vec4 v0x12ef3cac0_0;
    %load/vec4 v0x12ef3c850_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x12ef3cc10_0, 0;
    %load/vec4 v0x12ef3c850_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x12ef3c850_0, 0;
    %load/vec4 v0x12ef3c850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ef3c7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3c410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3c540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ef3cd50_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x12ef3c960_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12ef3c960_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12ef252f0;
T_1 ;
    %wait E_0x12ef28240;
    %load/vec4 v0x12ef3cf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12ef3ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3d140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12ef3ccb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x12ef3ca10_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ef3d140_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x12ef3ca10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12ef3ca10_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12ef252f0;
T_2 ;
    %wait E_0x12ef28240;
    %load/vec4 v0x12ef3cf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ef3d0a0_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x12ef3c660_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12ef3ccb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x12ef3d140_0;
    %load/vec4 v0x12ef3c7b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x12ef3c660_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x12ef3d0a0_0;
    %inv;
    %assign/vec4 v0x12ef3d0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12ef3c660_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x12ef3c660_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12ef3c660_0, 0;
T_2.7 ;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12ef259b0;
T_3 ;
    %wait E_0x12ef25ba0;
    %load/vec4 v0x12ef3dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ef3dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3d7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3db20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12ef3da90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ef3d490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ef3d520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12ef3dd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ef3dd80_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x12ef3d520_0;
    %cmpi/u 11, 0, 4;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x12ef3dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3d7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3db20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12ef3da90_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x12ef3da90_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3db20_0, 0;
    %load/vec4 v0x12ef3da90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12ef3da90_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x12ef3da90_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ef3db20_0, 0;
    %load/vec4 v0x12ef3da90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12ef3da90_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x12ef3da90_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.14, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3db20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ef3d7e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12ef3dd80_0, 0;
T_3.14 ;
T_3.13 ;
T_3.11 ;
    %load/vec4 v0x12ef3d490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %jmp T_3.27;
T_3.16 ;
    %pushi/vec4 4160749569, 0, 32;
    %assign/vec4 v0x12ef3dcf0_0, 0;
    %jmp T_3.27;
T_3.17 ;
    %pushi/vec4 4093640959, 0, 32;
    %assign/vec4 v0x12ef3dcf0_0, 0;
    %jmp T_3.27;
T_3.18 ;
    %pushi/vec4 4127195136, 0, 32;
    %assign/vec4 v0x12ef3dcf0_0, 0;
    %jmp T_3.27;
T_3.19 ;
    %pushi/vec4 4077177856, 0, 32;
    %assign/vec4 v0x12ef3dcf0_0, 0;
    %jmp T_3.27;
T_3.20 ;
    %pushi/vec4 4076938240, 0, 32;
    %assign/vec4 v0x12ef3dcf0_0, 0;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 4077282816, 0, 32;
    %assign/vec4 v0x12ef3dcf0_0, 0;
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 4077038080, 0, 32;
    %assign/vec4 v0x12ef3dcf0_0, 0;
    %jmp T_3.27;
T_3.23 ;
    %pushi/vec4 4077387776, 0, 32;
    %assign/vec4 v0x12ef3dcf0_0, 0;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 4077387776, 0, 32;
    %assign/vec4 v0x12ef3dcf0_0, 0;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 4077387776, 0, 32;
    %assign/vec4 v0x12ef3dcf0_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 4077073152, 0, 32;
    %assign/vec4 v0x12ef3dcf0_0, 0;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x12ef3d870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x12ef3dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ef3d7e0_0, 0;
T_3.28 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ef3dd80_0, 0;
    %load/vec4 v0x12ef3d520_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12ef3d520_0, 0;
    %load/vec4 v0x12ef3d490_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12ef3d490_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12ef24850;
T_4 ;
    %vpi_call 2 24 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12ef24850 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x12ef24850;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ef3e270_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x12ef3e270_0;
    %inv;
    %store/vec4 v0x12ef3e270_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x12ef3e270_0;
    %inv;
    %store/vec4 v0x12ef3e270_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12ef24850;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ef3dfc0_0, 0, 1;
T_6.0 ;
    %delay 1000, 0;
    %load/vec4 v0x12ef3dfc0_0;
    %inv;
    %store/vec4 v0x12ef3dfc0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "spi_control_tb.v";
    "spi_control.v";
    "spi_base.v";
