;redcode
;assert 1
	SPL 0, <403
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SPL 12, <19
	SUB -207, <-120
	JMN 300, 90
	ADD -207, <-120
	ADD 300, 90
	SUB -207, <-120
	SUB #72, @200
	MOV 30, 9
	DJN 30, 9
	SPL 3, <2
	SUB @-127, 100
	SUB #0, -2
	MOV @-127, 100
	SPL @72, #200
	SPL <-127, 100
	SPL @72, #200
	SPL @72, #200
	SPL -0, 900
	SPL 0, -2
	CMP 12, @19
	SUB 7, <-124
	SPL -207, @-120
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	CMP 12, @-10
	SUB @127, 106
	SUB #72, @201
	CMP 12, @-10
	JMN 12, <10
	SPL -0, 100
	SPL -0, 900
	SPL @112, #240
	SUB 7, <-124
	SUB @-127, 100
	SLT 12, @10
	SUB -207, <-120
	ADD 300, 90
	SUB -207, <-120
	SUB -207, <-120
	SPL 0, <403
	CMP -207, <-120
	ADD 300, 90
	MOV -1, <-20
