$date
	Wed Feb 10 12:24:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_test $end
$var wire 8 ! d_bus [7:0] $end
$var wire 1 " z $end
$var wire 8 # latch [7:0] $end
$var wire 1 $ c $end
$var wire 8 % acc [7:0] $end
$var reg 1 & dbusSelect $end
$var reg 8 ' in_d_bus [7:0] $end
$var reg 1 ( inout_flag $end
$var reg 8 ) instruction [7:0] $end
$var reg 1 * ldAcc $end
$var reg 1 + reset $end
$var reg 1 , tclk $end
$var reg 1 - useAlu $end
$scope module alu $end
$var wire 8 . d_bus [7:0] $end
$var wire 1 & dbusSelect $end
$var wire 8 / instruction [7:0] $end
$var wire 1 * ldAcc $end
$var wire 1 + reset $end
$var wire 1 , tclk $end
$var wire 1 - useAlu $end
$var reg 8 0 acc [7:0] $end
$var reg 1 $ c $end
$var reg 8 1 latch [7:0] $end
$var reg 1 " z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
bx 0
b1100000 /
bz .
0-
1,
0+
0*
b1100000 )
1(
bz '
0&
bx %
x$
bx #
x"
bz !
$end
#50
0,
#100
1,
b1101000 )
b1101000 /
#150
0,
#200
1,
#250
0,
#300
0"
0$
b0 #
b0 1
b0 %
b0 0
1,
1+
#350
0,
#400
1,
0+
#450
0,
#500
b10011110 %
b10011110 0
1,
b10011110 !
b10011110 .
1*
b10011110 '
#550
0,
#600
b11111111 #
b11111111 1
1,
b1100001 !
b1100001 .
b0xxxxx )
b0xxxxx /
b1100001 '
1-
0*
#650
0,
#700
1"
b0 #
b0 1
1,
b10011110 !
b10011110 .
b10011110 '
b1xxxxx )
b1xxxxx /
#750
0,
#800
0"
1$
b1110101 #
b1110101 1
1,
b10101010 !
b10101010 .
b10101010 '
b10xxxxx )
b10xxxxx /
#850
0,
#900
b111100 #
b111100 1
1,
b1100000 )
b1100000 /
#950
0,
#1000
0$
b1001111 #
b1001111 1
1,
b1111111 )
b1111111 /
#1050
0,
#1100
b11111111 %
b11111111 0
1,
b11111111 !
b11111111 .
1*
b11111111 '
#1150
0,
#1200
b11111111 #
b11111111 1
1,
0*
b101xxxxx )
b101xxxxx /
#1250
0,
#1300
1,
0-
#1350
0,
#1400
1,
bz !
bz .
0(
b10101010 '
#1450
0,
#1500
1,
b11111111 !
b11111111 .
1&
#1550
0,
#1600
1,
bz !
bz .
0&
#1650
0,
#1700
1,
x+
#1750
0,
#1800
1,
z+
#1850
0,
#1900
b0 #
b0 1
b0 %
b0 0
1,
1+
#1950
0,
#2000
1,
0+
#2050
0,
#2100
1,
b10101010 !
b10101010 .
1(
1-
#2150
0,
#2200
b10101010 #
b10101010 1
1,
bx )
bx /
#2250
0,
#2300
1,
bz )
bz /
#2350
0,
#2400
1,
x-
#2450
0,
#2500
1,
b1xxxxx )
b1xxxxx /
#2550
0,
#2600
1,
z-
#2650
0,
#2700
1,
#2750
0,
#2800
1,
bx !
bx .
0-
0(
x&
#2850
0,
#2900
1,
z&
#2950
0,
#3000
1,
