#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x249af70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x247ebc0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x247d140 .functor NOT 1, L_0x24c0a60, C4<0>, C4<0>, C4<0>;
L_0x24c01d0 .functor XOR 5, L_0x24c0720, L_0x24c07c0, C4<00000>, C4<00000>;
L_0x24c0950 .functor XOR 5, L_0x24c01d0, L_0x24c08b0, C4<00000>, C4<00000>;
v0x24bd0f0_0 .net *"_ivl_10", 4 0, L_0x24c08b0;  1 drivers
v0x24bd1f0_0 .net *"_ivl_12", 4 0, L_0x24c0950;  1 drivers
v0x24bd2d0_0 .net *"_ivl_2", 4 0, L_0x24c0680;  1 drivers
v0x24bd390_0 .net *"_ivl_4", 4 0, L_0x24c0720;  1 drivers
v0x24bd470_0 .net *"_ivl_6", 4 0, L_0x24c07c0;  1 drivers
v0x24bd5a0_0 .net *"_ivl_8", 4 0, L_0x24c01d0;  1 drivers
v0x24bd680_0 .var "clk", 0 0;
v0x24bd720_0 .var/2u "stats1", 159 0;
v0x24bd7e0_0 .var/2u "strobe", 0 0;
v0x24bd930_0 .net "sum_dut", 4 0, L_0x24c04f0;  1 drivers
v0x24bd9f0_0 .net "sum_ref", 4 0, L_0x24be100;  1 drivers
v0x24bda90_0 .net "tb_match", 0 0, L_0x24c0a60;  1 drivers
v0x24bdb30_0 .net "tb_mismatch", 0 0, L_0x247d140;  1 drivers
v0x24bdbf0_0 .net "x", 3 0, v0x24b9ac0_0;  1 drivers
v0x24bdcb0_0 .net "y", 3 0, v0x24b9b80_0;  1 drivers
L_0x24c0680 .concat [ 5 0 0 0], L_0x24be100;
L_0x24c0720 .concat [ 5 0 0 0], L_0x24be100;
L_0x24c07c0 .concat [ 5 0 0 0], L_0x24c04f0;
L_0x24c08b0 .concat [ 5 0 0 0], L_0x24be100;
L_0x24c0a60 .cmp/eeq 5, L_0x24c0680, L_0x24c0950;
S_0x24817e0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x247ebc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x247e9f0_0 .net *"_ivl_0", 4 0, L_0x24bddf0;  1 drivers
L_0x7f7925c38018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2496350_0 .net *"_ivl_3", 0 0, L_0x7f7925c38018;  1 drivers
v0x2481320_0 .net *"_ivl_4", 4 0, L_0x24bdf80;  1 drivers
L_0x7f7925c38060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x247e6a0_0 .net *"_ivl_7", 0 0, L_0x7f7925c38060;  1 drivers
v0x24b95e0_0 .net "sum", 4 0, L_0x24be100;  alias, 1 drivers
v0x24b9710_0 .net "x", 3 0, v0x24b9ac0_0;  alias, 1 drivers
v0x24b97f0_0 .net "y", 3 0, v0x24b9b80_0;  alias, 1 drivers
L_0x24bddf0 .concat [ 4 1 0 0], v0x24b9ac0_0, L_0x7f7925c38018;
L_0x24bdf80 .concat [ 4 1 0 0], v0x24b9b80_0, L_0x7f7925c38060;
L_0x24be100 .arith/sum 5, L_0x24bddf0, L_0x24bdf80;
S_0x2496810 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x247ebc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x24b99e0_0 .net "clk", 0 0, v0x24bd680_0;  1 drivers
v0x24b9ac0_0 .var "x", 3 0;
v0x24b9b80_0 .var "y", 3 0;
E_0x2486d20/0 .event negedge, v0x24b99e0_0;
E_0x2486d20/1 .event posedge, v0x24b99e0_0;
E_0x2486d20 .event/or E_0x2486d20/0, E_0x2486d20/1;
S_0x24b9c60 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x247ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x24bc8d0_0 .net *"_ivl_43", 0 0, L_0x24c03d0;  1 drivers
v0x24bc9d0_0 .net "carry", 3 0, L_0x24c0240;  1 drivers
v0x24bcab0_0 .net "sum", 4 0, L_0x24c04f0;  alias, 1 drivers
v0x24bcb70_0 .net "sum_out", 3 0, L_0x24c0040;  1 drivers
v0x24bcc50_0 .net "x", 3 0, v0x24b9ac0_0;  alias, 1 drivers
v0x24bcd60_0 .net "y", 3 0, v0x24b9b80_0;  alias, 1 drivers
L_0x24be660 .part v0x24b9ac0_0, 0, 1;
L_0x24be700 .part v0x24b9b80_0, 0, 1;
L_0x24bed40 .part v0x24b9ac0_0, 1, 1;
L_0x24bede0 .part v0x24b9b80_0, 1, 1;
L_0x24beeb0 .part L_0x24c0240, 0, 1;
L_0x24bf4f0 .part v0x24b9ac0_0, 2, 1;
L_0x24bf5d0 .part v0x24b9b80_0, 2, 1;
L_0x24bf670 .part L_0x24c0240, 1, 1;
L_0x24bfcf0 .part v0x24b9ac0_0, 3, 1;
L_0x24bfd90 .part v0x24b9b80_0, 3, 1;
L_0x24bffa0 .part L_0x24c0240, 2, 1;
L_0x24c0040 .concat8 [ 1 1 1 1], L_0x24be450, L_0x24beb30, L_0x24bf2e0, L_0x24bfae0;
L_0x24c0240 .concat8 [ 1 1 1 1], L_0x24be510, L_0x24bebf0, L_0x24bf3a0, L_0x24bfba0;
L_0x24c03d0 .part L_0x24c0240, 3, 1;
L_0x24c04f0 .concat [ 4 1 0 0], L_0x24c0040, L_0x24c03d0;
S_0x24b9e40 .scope module, "fa0" "full_adder" 4 14, 4 50 0, S_0x24b9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x249c1e0 .functor XOR 1, L_0x24be660, L_0x24be700, C4<0>, C4<0>;
L_0x7f7925c380a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x248c050 .functor XOR 1, L_0x249c1e0, L_0x7f7925c380a8, C4<0>, C4<0>;
L_0x249c960 .functor AND 1, L_0x24be660, L_0x24be700, C4<1>, C4<1>;
L_0x24be360 .functor AND 1, L_0x249c1e0, L_0x7f7925c380a8, C4<1>, C4<1>;
L_0x24be450 .functor BUFZ 1, L_0x248c050, C4<0>, C4<0>, C4<0>;
L_0x24be510 .functor OR 1, L_0x249c960, L_0x24be360, C4<0>, C4<0>;
v0x24ba0d0_0 .net "and1", 0 0, L_0x249c960;  1 drivers
v0x24ba1b0_0 .net "and2", 0 0, L_0x24be360;  1 drivers
v0x24ba270_0 .net "carry_in", 0 0, L_0x7f7925c380a8;  1 drivers
v0x24ba340_0 .net "carry_out", 0 0, L_0x24be510;  1 drivers
v0x24ba400_0 .net "sum", 0 0, L_0x24be450;  1 drivers
v0x24ba510_0 .net "x", 0 0, L_0x24be660;  1 drivers
v0x24ba5d0_0 .net "xor1", 0 0, L_0x249c1e0;  1 drivers
v0x24ba690_0 .net "xor2", 0 0, L_0x248c050;  1 drivers
v0x24ba750_0 .net "y", 0 0, L_0x24be700;  1 drivers
S_0x24ba8b0 .scope module, "fa1" "full_adder" 4 22, 4 50 0, S_0x24b9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x24be7a0 .functor XOR 1, L_0x24bed40, L_0x24bede0, C4<0>, C4<0>;
L_0x24be810 .functor XOR 1, L_0x24be7a0, L_0x24beeb0, C4<0>, C4<0>;
L_0x24be900 .functor AND 1, L_0x24bed40, L_0x24bede0, C4<1>, C4<1>;
L_0x24bea40 .functor AND 1, L_0x24be7a0, L_0x24beeb0, C4<1>, C4<1>;
L_0x24beb30 .functor BUFZ 1, L_0x24be810, C4<0>, C4<0>, C4<0>;
L_0x24bebf0 .functor OR 1, L_0x24be900, L_0x24bea40, C4<0>, C4<0>;
v0x24bab10_0 .net "and1", 0 0, L_0x24be900;  1 drivers
v0x24babd0_0 .net "and2", 0 0, L_0x24bea40;  1 drivers
v0x24bac90_0 .net "carry_in", 0 0, L_0x24beeb0;  1 drivers
v0x24bad60_0 .net "carry_out", 0 0, L_0x24bebf0;  1 drivers
v0x24bae20_0 .net "sum", 0 0, L_0x24beb30;  1 drivers
v0x24baf30_0 .net "x", 0 0, L_0x24bed40;  1 drivers
v0x24baff0_0 .net "xor1", 0 0, L_0x24be7a0;  1 drivers
v0x24bb0b0_0 .net "xor2", 0 0, L_0x24be810;  1 drivers
v0x24bb170_0 .net "y", 0 0, L_0x24bede0;  1 drivers
S_0x24bb360 .scope module, "fa2" "full_adder" 4 30, 4 50 0, S_0x24b9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x24bef50 .functor XOR 1, L_0x24bf4f0, L_0x24bf5d0, C4<0>, C4<0>;
L_0x24befc0 .functor XOR 1, L_0x24bef50, L_0x24bf670, C4<0>, C4<0>;
L_0x24bf0b0 .functor AND 1, L_0x24bf4f0, L_0x24bf5d0, C4<1>, C4<1>;
L_0x24bf1f0 .functor AND 1, L_0x24bef50, L_0x24bf670, C4<1>, C4<1>;
L_0x24bf2e0 .functor BUFZ 1, L_0x24befc0, C4<0>, C4<0>, C4<0>;
L_0x24bf3a0 .functor OR 1, L_0x24bf0b0, L_0x24bf1f0, C4<0>, C4<0>;
v0x24bb5d0_0 .net "and1", 0 0, L_0x24bf0b0;  1 drivers
v0x24bb690_0 .net "and2", 0 0, L_0x24bf1f0;  1 drivers
v0x24bb750_0 .net "carry_in", 0 0, L_0x24bf670;  1 drivers
v0x24bb820_0 .net "carry_out", 0 0, L_0x24bf3a0;  1 drivers
v0x24bb8e0_0 .net "sum", 0 0, L_0x24bf2e0;  1 drivers
v0x24bb9f0_0 .net "x", 0 0, L_0x24bf4f0;  1 drivers
v0x24bbab0_0 .net "xor1", 0 0, L_0x24bef50;  1 drivers
v0x24bbb70_0 .net "xor2", 0 0, L_0x24befc0;  1 drivers
v0x24bbc30_0 .net "y", 0 0, L_0x24bf5d0;  1 drivers
S_0x24bbe20 .scope module, "fa3" "full_adder" 4 38, 4 50 0, S_0x24b9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x24bf7b0 .functor XOR 1, L_0x24bfcf0, L_0x24bfd90, C4<0>, C4<0>;
L_0x24bf820 .functor XOR 1, L_0x24bf7b0, L_0x24bffa0, C4<0>, C4<0>;
L_0x24bf8e0 .functor AND 1, L_0x24bfcf0, L_0x24bfd90, C4<1>, C4<1>;
L_0x24bf9f0 .functor AND 1, L_0x24bf7b0, L_0x24bffa0, C4<1>, C4<1>;
L_0x24bfae0 .functor BUFZ 1, L_0x24bf820, C4<0>, C4<0>, C4<0>;
L_0x24bfba0 .functor OR 1, L_0x24bf8e0, L_0x24bf9f0, C4<0>, C4<0>;
v0x24bc060_0 .net "and1", 0 0, L_0x24bf8e0;  1 drivers
v0x24bc140_0 .net "and2", 0 0, L_0x24bf9f0;  1 drivers
v0x24bc200_0 .net "carry_in", 0 0, L_0x24bffa0;  1 drivers
v0x24bc2d0_0 .net "carry_out", 0 0, L_0x24bfba0;  1 drivers
v0x24bc390_0 .net "sum", 0 0, L_0x24bfae0;  1 drivers
v0x24bc4a0_0 .net "x", 0 0, L_0x24bfcf0;  1 drivers
v0x24bc560_0 .net "xor1", 0 0, L_0x24bf7b0;  1 drivers
v0x24bc620_0 .net "xor2", 0 0, L_0x24bf820;  1 drivers
v0x24bc6e0_0 .net "y", 0 0, L_0x24bfd90;  1 drivers
S_0x24bcef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x247ebc0;
 .timescale -12 -12;
E_0x2486f10 .event anyedge, v0x24bd7e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24bd7e0_0;
    %nor/r;
    %assign/vec4 v0x24bd7e0_0, 0;
    %wait E_0x2486f10;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2496810;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2486d20;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x24b9b80_0, 0;
    %assign/vec4 v0x24b9ac0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x247ebc0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24bd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24bd7e0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x247ebc0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x24bd680_0;
    %inv;
    %store/vec4 v0x24bd680_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x247ebc0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24b99e0_0, v0x24bdb30_0, v0x24bdbf0_0, v0x24bdcb0_0, v0x24bd9f0_0, v0x24bd930_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x247ebc0;
T_5 ;
    %load/vec4 v0x24bd720_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x24bd720_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24bd720_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x24bd720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24bd720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24bd720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24bd720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x247ebc0;
T_6 ;
    %wait E_0x2486d20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24bd720_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24bd720_0, 4, 32;
    %load/vec4 v0x24bda90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x24bd720_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24bd720_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24bd720_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24bd720_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x24bd9f0_0;
    %load/vec4 v0x24bd9f0_0;
    %load/vec4 v0x24bd930_0;
    %xor;
    %load/vec4 v0x24bd9f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x24bd720_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24bd720_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x24bd720_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24bd720_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/m2014_q4j/iter0/response9/top_module.sv";
