# //  ModelSim SE-64 6.6b May 21 2010 Linux 2.6.18-238.9.1.el5
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom source/B_NextPacket.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_strip of b_strippayload
# ** Error: (vcom-11) Could not find work.b_strippayload.
# ** Error: source/B_NextPacket.vhd(24): VHDL Compiler exiting
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/B_NextPacket.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# ** Error: source/B_NextPacket.vhd(41): near "process": expecting "IF"
# ** Error: source/B_NextPacket.vhd(43): Illegal sequential statement.
# ** Error: source/B_NextPacket.vhd(76): near "b_next": expecting "PROCESS"
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/B_NextPacket.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# ** Error: source/B_NextPacket.vhd(41): near "process": expecting "IF"
# ** Error: source/B_NextPacket.vhd(42): Illegal sequential statement.
# ** Error: source/B_NextPacket.vhd(75): near "b_next": expecting "PROCESS"
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/B_NextPacket.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# ** Error: source/B_NextPacket.vhd(40): near "process": expecting "IF"
# ** Error: source/B_NextPacket.vhd(41): Illegal sequential statement.
# ** Error: source/B_NextPacket.vhd(74): near "b_next": expecting "PROCESS"
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/B_NextPacket.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# ** Error: source/B_NextPacket.vhd(75): near "b_next": expecting "PROCESS"
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/B_NextPacket.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# ** Error: source/B_NextPacket.vhd(76): near "end": expecting ';'
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/B_NextPacket.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
clear
# [H[2J
vcom source/tb_B_NextPacket.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# ** Error: source/tb_B_NextPacket.vhd(29): near "port": expecting "IDENTIFIER"
# ** Error: source/tb_B_NextPacket.vhd(43): Illegal target for signal assignment.
# ** Error: source/tb_B_NextPacket.vhd(43): (vcom-1136) Unknown identifier "clk".
# ** Error: source/tb_B_NextPacket.vhd(48): (vcom-1136) Unknown identifier "clk".
# ** Error: source/tb_B_NextPacket.vhd(79): VHDL Compiler exiting
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/tb_B_NextPacket.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
vsim work.tb_b_nextpacket
# vsim work.tb_b_nextpacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_b_nextpacket(test)#1
add wave -r sim:/tb_b_nextpacket/*
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# vsim work.tb_b_NextPacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_b_nextpacket(test)#1
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# vsim work.tb_b_NextPacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_b_nextpacket(test)#1
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# vsim work.tb_b_NextPacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_b_nextpacket(test)#1
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# ** Error: source/B_NextPacket.vhd(82): near "end": expecting ';'
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./d/npkt line 5
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/B_NextPacket.vhd"
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# ** Error: source/B_NextPacket.vhd(29): Nonresolved signal 'cnt8' has multiple sources.
#   Drivers:
#     source/B_NextPacket.vhd(33):Process updatestate
#        Driven at:
#           source/B_NextPacket.vhd(38)
#     source/B_NextPacket.vhd(44):Process statelogic_next
#        Driven at:
#           source/B_NextPacket.vhd(50)
# ** Error: source/B_NextPacket.vhd(83): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./d/npkt line 5
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/B_NextPacket.vhd"
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# vsim work.tb_b_NextPacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_b_nextpacket(test)#1
# ** Fatal: (vsim-3421) Value 49 is out of range 0 to 48.
#    Time: 189 ns  Iteration: 1  Process: /tb_b_nextpacket/dut/statelogic_next File: source/B_NextPacket.vhd
# Fatal error in Process statelogic_next at source/B_NextPacket.vhd line 73
# 
# HDL call sequence:
# Stopped at source/B_NextPacket.vhd 73 Process statelogic_next
# 
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# vsim work.tb_b_NextPacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_b_nextpacket(test)#1
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# vsim work.tb_b_NextPacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_b_nextpacket(test)#1
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_b_nextpacket
# -- Loading package conv_pack_b_nextpacket
# -- Compiling entity b_nextpacket
# -- Compiling architecture syn_b_next of b_nextpacket
# vsim work.tb_b_NextPacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_b_nextpacket
# Loading work.tb_b_nextpacket(test)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# ** Error: source/B_NextPacket.vhd(31): Nonresolved signal 'bluewait' has multiple sources.
#   Drivers:
#     source/B_NextPacket.vhd(34):Process updatestate
#        Driven at:
#           source/B_NextPacket.vhd(38)
#     source/B_NextPacket.vhd(46):Process statelogic_next
#        Driven at:
#           source/B_NextPacket.vhd(53)
# ** Error: source/B_NextPacket.vhd(85): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./d/npkt line 5
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/B_NextPacket.vhd"
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# vsim work.tb_b_NextPacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_b_nextpacket(test)#1
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# vsim work.tb_b_NextPacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_b_nextpacket(test)#1
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity b_nextpacket
# -- Compiling architecture b_next of b_nextpacket
# vsim work.tb_b_NextPacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_b_nextpacket(test)#1
do d/npkt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_b_nextpacket
# -- Compiling architecture test of tb_b_nextpacket
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_b_nextpacket
# -- Loading package conv_pack_b_nextpacket
# -- Compiling entity b_nextpacket
# -- Compiling architecture syn_b_next of b_nextpacket
# vsim work.tb_b_NextPacket 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_b_nextpacket
# Loading work.tb_b_nextpacket(test)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.invx2(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
