/fpga/*
/rust_examples/target/*
/hdl/verilator/riscv_asm/target/*
!/fpga/hippomenes/hippomenes.srcs/sources_1/ip/*
