<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___t_i_m___auto_reload_preload" xml:lang="en-US">
<title>TIM Auto-Reload Preload</title>
<indexterm><primary>TIM Auto-Reload Preload</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___t_i_m___auto_reload_preload_1ga4d0cf7e2800d0ab10f3f0ebfac11c9c7">TIM_AUTORELOAD_PRELOAD_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___auto_reload_preload_1gaaa36f0c74b1d1ec83b0c105bfedfa309">TIM_AUTORELOAD_PRELOAD_ENABLE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___t_i_m___auto_reload_preload_1ga4d0cf7e2800d0ab10f3f0ebfac11c9c7"/>    <section>
    <title>TIM_AUTORELOAD_PRELOAD_DISABLE</title>
<indexterm><primary>TIM_AUTORELOAD_PRELOAD_DISABLE</primary><secondary>TIM Auto-Reload Preload</secondary></indexterm>
<indexterm><primary>TIM Auto-Reload Preload</primary><secondary>TIM_AUTORELOAD_PRELOAD_DISABLE</secondary></indexterm>
<para><computeroutput>#define TIM_AUTORELOAD_PRELOAD_DISABLE   0x00000000U</computeroutput></para>
<para>TIMx_ARR register is not buffered </para>
    </section><anchor xml:id="_group___t_i_m___auto_reload_preload_1gaaa36f0c74b1d1ec83b0c105bfedfa309"/>    <section>
    <title>TIM_AUTORELOAD_PRELOAD_ENABLE</title>
<indexterm><primary>TIM_AUTORELOAD_PRELOAD_ENABLE</primary><secondary>TIM Auto-Reload Preload</secondary></indexterm>
<indexterm><primary>TIM Auto-Reload Preload</primary><secondary>TIM_AUTORELOAD_PRELOAD_ENABLE</secondary></indexterm>
<para><computeroutput>#define TIM_AUTORELOAD_PRELOAD_ENABLE   <link linkend="_group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</link></computeroutput></para>
<para>TIMx_ARR register is buffered </para>
</section>
</section>
</section>
